
can-sniffer-v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f90  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005050  08005050  00006050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005088  08005088  00007024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005088  08005088  00007024  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005088  08005088  00007024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005088  08005088  00006088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800508c  0800508c  0000608c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08005090  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000028  080050b4  00007028  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004c8  080050b4  000074c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001143f  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cfe  00000000  00000000  0001848b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  0001b190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae8  00000000  00000000  0001bfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b731  00000000  00000000  0001cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000134fa  00000000  00000000  000381e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099626  00000000  00000000  0004b6e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4d09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003194  00000000  00000000  000e4d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000e7ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005038 	.word	0x08005038

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	08005038 	.word	0x08005038

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fcd3 	bl	8000bd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f87d 	bl	8000328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f9eb 	bl	8000608 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 8000232:	f000 f9c3 	bl	80005bc <MX_USB_PCD_Init>
  MX_CAN_Init();
 8000236:	f000 f8e1 	bl	80003fc <MX_CAN_Init>
  MX_SPI1_Init();
 800023a:	f000 f951 	bl	80004e0 <MX_SPI1_Init>
  MX_FATFS_Init();
 800023e:	f004 f887 	bl	8004350 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8000242:	f000 f98b 	bl	800055c <MX_USART2_UART_Init>
//  if (__HAL_CAN_GET_FLAG(&hcan, CAN_FLAG_BOF)) {
//      HAL_CAN_DeInit(&hcan);
//      HAL_CAN_Init(&hcan);
//  }

  TxHeader.StdId = 0x123;
 8000246:	4b31      	ldr	r3, [pc, #196]	@ (800030c <main+0xec>)
 8000248:	2224      	movs	r2, #36	@ 0x24
 800024a:	32ff      	adds	r2, #255	@ 0xff
 800024c:	601a      	str	r2, [r3, #0]
  TxHeader.RTR = CAN_RTR_DATA;
 800024e:	4b2f      	ldr	r3, [pc, #188]	@ (800030c <main+0xec>)
 8000250:	2200      	movs	r2, #0
 8000252:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 8000254:	4b2d      	ldr	r3, [pc, #180]	@ (800030c <main+0xec>)
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 800025a:	4b2c      	ldr	r3, [pc, #176]	@ (800030c <main+0xec>)
 800025c:	2208      	movs	r2, #8
 800025e:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000260:	4b2a      	ldr	r3, [pc, #168]	@ (800030c <main+0xec>)
 8000262:	2200      	movs	r2, #0
 8000264:	751a      	strb	r2, [r3, #20]
  for (int i=0; i<8; i++){
 8000266:	2300      	movs	r3, #0
 8000268:	607b      	str	r3, [r7, #4]
 800026a:	e007      	b.n	800027c <main+0x5c>
	  TxData[i] = 0;
 800026c:	4a28      	ldr	r2, [pc, #160]	@ (8000310 <main+0xf0>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	18d3      	adds	r3, r2, r3
 8000272:	2200      	movs	r2, #0
 8000274:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<8; i++){
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	3301      	adds	r3, #1
 800027a:	607b      	str	r3, [r7, #4]
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2b07      	cmp	r3, #7
 8000280:	ddf4      	ble.n	800026c <main+0x4c>
//  TxData[7] = 0xFF;

  //for UART:
//  myprintf("\r\n~ SD card demo ~\r\n\r\n");

  tx = 0xAB, rx = 0x00;
 8000282:	4b24      	ldr	r3, [pc, #144]	@ (8000314 <main+0xf4>)
 8000284:	22ab      	movs	r2, #171	@ 0xab
 8000286:	701a      	strb	r2, [r3, #0]
 8000288:	4b23      	ldr	r3, [pc, #140]	@ (8000318 <main+0xf8>)
 800028a:	2200      	movs	r2, #0
 800028c:	701a      	strb	r2, [r3, #0]
  HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, 100);
 800028e:	4a22      	ldr	r2, [pc, #136]	@ (8000318 <main+0xf8>)
 8000290:	4920      	ldr	r1, [pc, #128]	@ (8000314 <main+0xf4>)
 8000292:	4822      	ldr	r0, [pc, #136]	@ (800031c <main+0xfc>)
 8000294:	2364      	movs	r3, #100	@ 0x64
 8000296:	9300      	str	r3, [sp, #0]
 8000298:	2301      	movs	r3, #1
 800029a:	f003 f8bf 	bl	800341c <HAL_SPI_TransmitReceive>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  for(int i=0; i<8; i++){
 800029e:	2300      	movs	r3, #0
 80002a0:	603b      	str	r3, [r7, #0]
 80002a2:	e011      	b.n	80002c8 <main+0xa8>
	  	  TxData[i] = (TxData[i] + (1+i)) & 0xFF;				//wraps around when reached 255
 80002a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000310 <main+0xf0>)
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	18d3      	adds	r3, r2, r3
 80002aa:	781a      	ldrb	r2, [r3, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	18d3      	adds	r3, r2, r3
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	3301      	adds	r3, #1
 80002b6:	b2d9      	uxtb	r1, r3
 80002b8:	4a15      	ldr	r2, [pc, #84]	@ (8000310 <main+0xf0>)
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	18d3      	adds	r3, r2, r3
 80002be:	1c0a      	adds	r2, r1, #0
 80002c0:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<8; i++){
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	3301      	adds	r3, #1
 80002c6:	603b      	str	r3, [r7, #0]
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	2b07      	cmp	r3, #7
 80002cc:	ddea      	ble.n	80002a4 <main+0x84>
	    }
	  TxData[0] ++; 				//increment the first byte
 80002ce:	4b10      	ldr	r3, [pc, #64]	@ (8000310 <main+0xf0>)
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	3301      	adds	r3, #1
 80002d4:	b2da      	uxtb	r2, r3
 80002d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000310 <main+0xf0>)
 80002d8:	701a      	strb	r2, [r3, #0]
	  TxData[7] --;					//increment the last byte
 80002da:	4b0d      	ldr	r3, [pc, #52]	@ (8000310 <main+0xf0>)
 80002dc:	79db      	ldrb	r3, [r3, #7]
 80002de:	3b01      	subs	r3, #1
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000310 <main+0xf0>)
 80002e4:	71da      	strb	r2, [r3, #7]

	  //mandatory to look for a free Tx mailbox
	  while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 80002e6:	46c0      	nop			@ (mov r8, r8)
 80002e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000320 <main+0x100>)
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 ffdc 	bl	80012a8 <HAL_CAN_GetTxMailboxesFreeLevel>
 80002f0:	1e03      	subs	r3, r0, #0
 80002f2:	d0f9      	beq.n	80002e8 <main+0xc8>
	  if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80002f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <main+0x104>)
 80002f6:	4a06      	ldr	r2, [pc, #24]	@ (8000310 <main+0xf0>)
 80002f8:	4904      	ldr	r1, [pc, #16]	@ (800030c <main+0xec>)
 80002fa:	4809      	ldr	r0, [pc, #36]	@ (8000320 <main+0x100>)
 80002fc:	f000 ff02 	bl	8001104 <HAL_CAN_AddTxMessage>
 8000300:	1e03      	subs	r3, r0, #0
 8000302:	d0cc      	beq.n	800029e <main+0x7e>
		  //transmission request error
		  Error_Handler();
 8000304:	f000 fa92 	bl	800082c <Error_Handler>
	  for(int i=0; i<8; i++){
 8000308:	e7c9      	b.n	800029e <main+0x7e>
 800030a:	46c0      	nop			@ (mov r8, r8)
 800030c:	20000438 	.word	0x20000438
 8000310:	2000046c 	.word	0x2000046c
 8000314:	20000480 	.word	0x20000480
 8000318:	20000481 	.word	0x20000481
 800031c:	2000006c 	.word	0x2000006c
 8000320:	20000044 	.word	0x20000044
 8000324:	2000047c 	.word	0x2000047c

08000328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000328:	b590      	push	{r4, r7, lr}
 800032a:	b099      	sub	sp, #100	@ 0x64
 800032c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032e:	242c      	movs	r4, #44	@ 0x2c
 8000330:	193b      	adds	r3, r7, r4
 8000332:	0018      	movs	r0, r3
 8000334:	2334      	movs	r3, #52	@ 0x34
 8000336:	001a      	movs	r2, r3
 8000338:	2100      	movs	r1, #0
 800033a:	f004 fe51 	bl	8004fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033e:	231c      	movs	r3, #28
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	0018      	movs	r0, r3
 8000344:	2310      	movs	r3, #16
 8000346:	001a      	movs	r2, r3
 8000348:	2100      	movs	r1, #0
 800034a:	f004 fe49 	bl	8004fe0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800034e:	003b      	movs	r3, r7
 8000350:	0018      	movs	r0, r3
 8000352:	231c      	movs	r3, #28
 8000354:	001a      	movs	r2, r3
 8000356:	2100      	movs	r1, #0
 8000358:	f004 fe42 	bl	8004fe0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800035c:	0021      	movs	r1, r4
 800035e:	187b      	adds	r3, r7, r1
 8000360:	2222      	movs	r2, #34	@ 0x22
 8000362:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000364:	187b      	adds	r3, r7, r1
 8000366:	2201      	movs	r2, #1
 8000368:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800036a:	187b      	adds	r3, r7, r1
 800036c:	2201      	movs	r2, #1
 800036e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000370:	187b      	adds	r3, r7, r1
 8000372:	2210      	movs	r2, #16
 8000374:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000376:	187b      	adds	r3, r7, r1
 8000378:	2202      	movs	r2, #2
 800037a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800037c:	187b      	adds	r3, r7, r1
 800037e:	2280      	movs	r2, #128	@ 0x80
 8000380:	0212      	lsls	r2, r2, #8
 8000382:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000384:	187b      	adds	r3, r7, r1
 8000386:	2280      	movs	r2, #128	@ 0x80
 8000388:	0352      	lsls	r2, r2, #13
 800038a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800038c:	187b      	adds	r3, r7, r1
 800038e:	2200      	movs	r2, #0
 8000390:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000392:	187b      	adds	r3, r7, r1
 8000394:	0018      	movs	r0, r3
 8000396:	f002 f839 	bl	800240c <HAL_RCC_OscConfig>
 800039a:	1e03      	subs	r3, r0, #0
 800039c:	d001      	beq.n	80003a2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800039e:	f000 fa45 	bl	800082c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003a2:	211c      	movs	r1, #28
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	2207      	movs	r2, #7
 80003a8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2202      	movs	r2, #2
 80003ae:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b0:	187b      	adds	r3, r7, r1
 80003b2:	2200      	movs	r2, #0
 80003b4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003b6:	187b      	adds	r3, r7, r1
 80003b8:	2200      	movs	r2, #0
 80003ba:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	2101      	movs	r1, #1
 80003c0:	0018      	movs	r0, r3
 80003c2:	f002 fba9 	bl	8002b18 <HAL_RCC_ClockConfig>
 80003c6:	1e03      	subs	r3, r0, #0
 80003c8:	d001      	beq.n	80003ce <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80003ca:	f000 fa2f 	bl	800082c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2;
 80003ce:	003b      	movs	r3, r7
 80003d0:	4a09      	ldr	r2, [pc, #36]	@ (80003f8 <SystemClock_Config+0xd0>)
 80003d2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003d4:	003b      	movs	r3, r7
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80003da:	003b      	movs	r3, r7
 80003dc:	2200      	movs	r2, #0
 80003de:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e0:	003b      	movs	r3, r7
 80003e2:	0018      	movs	r0, r3
 80003e4:	f002 fd04 	bl	8002df0 <HAL_RCCEx_PeriphCLKConfig>
 80003e8:	1e03      	subs	r3, r0, #0
 80003ea:	d001      	beq.n	80003f0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80003ec:	f000 fa1e 	bl	800082c <Error_Handler>
  }
}
 80003f0:	46c0      	nop			@ (mov r8, r8)
 80003f2:	46bd      	mov	sp, r7
 80003f4:	b019      	add	sp, #100	@ 0x64
 80003f6:	bd90      	pop	{r4, r7, pc}
 80003f8:	00020002 	.word	0x00020002

080003fc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b08a      	sub	sp, #40	@ 0x28
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000402:	4b35      	ldr	r3, [pc, #212]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000404:	4a35      	ldr	r2, [pc, #212]	@ (80004dc <MX_CAN_Init+0xe0>)
 8000406:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8000408:	4b33      	ldr	r3, [pc, #204]	@ (80004d8 <MX_CAN_Init+0xdc>)
 800040a:	2206      	movs	r2, #6
 800040c:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800040e:	4b32      	ldr	r3, [pc, #200]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000414:	4b30      	ldr	r3, [pc, #192]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000416:	2200      	movs	r2, #0
 8000418:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 800041a:	4b2f      	ldr	r3, [pc, #188]	@ (80004d8 <MX_CAN_Init+0xdc>)
 800041c:	22b0      	movs	r2, #176	@ 0xb0
 800041e:	0312      	lsls	r2, r2, #12
 8000420:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000422:	4b2d      	ldr	r3, [pc, #180]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000424:	2280      	movs	r2, #128	@ 0x80
 8000426:	0392      	lsls	r2, r2, #14
 8000428:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800042a:	4b2b      	ldr	r3, [pc, #172]	@ (80004d8 <MX_CAN_Init+0xdc>)
 800042c:	2200      	movs	r2, #0
 800042e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000430:	4b29      	ldr	r3, [pc, #164]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000432:	2200      	movs	r2, #0
 8000434:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000436:	4b28      	ldr	r3, [pc, #160]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000438:	2200      	movs	r2, #0
 800043a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800043c:	4b26      	ldr	r3, [pc, #152]	@ (80004d8 <MX_CAN_Init+0xdc>)
 800043e:	2200      	movs	r2, #0
 8000440:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000442:	4b25      	ldr	r3, [pc, #148]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000444:	2200      	movs	r2, #0
 8000446:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000448:	4b23      	ldr	r3, [pc, #140]	@ (80004d8 <MX_CAN_Init+0xdc>)
 800044a:	2200      	movs	r2, #0
 800044c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800044e:	4b22      	ldr	r3, [pc, #136]	@ (80004d8 <MX_CAN_Init+0xdc>)
 8000450:	0018      	movs	r0, r3
 8000452:	f000 fc21 	bl	8000c98 <HAL_CAN_Init>
 8000456:	1e03      	subs	r3, r0, #0
 8000458:	d001      	beq.n	800045e <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800045a:	f000 f9e7 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  sFilterConfig.FilterBank = 0;
 800045e:	003b      	movs	r3, r7
 8000460:	2200      	movs	r2, #0
 8000462:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000464:	003b      	movs	r3, r7
 8000466:	2200      	movs	r2, #0
 8000468:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800046a:	003b      	movs	r3, r7
 800046c:	2201      	movs	r2, #1
 800046e:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000470:	003b      	movs	r3, r7
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000476:	003b      	movs	r3, r7
 8000478:	2200      	movs	r2, #0
 800047a:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800047c:	003b      	movs	r3, r7
 800047e:	2200      	movs	r2, #0
 8000480:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000482:	003b      	movs	r3, r7
 8000484:	2200      	movs	r2, #0
 8000486:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000488:	003b      	movs	r3, r7
 800048a:	2200      	movs	r2, #0
 800048c:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800048e:	003b      	movs	r3, r7
 8000490:	2201      	movs	r2, #1
 8000492:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8000494:	003b      	movs	r3, r7
 8000496:	220e      	movs	r2, #14
 8000498:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK){
 800049a:	003a      	movs	r2, r7
 800049c:	4b0e      	ldr	r3, [pc, #56]	@ (80004d8 <MX_CAN_Init+0xdc>)
 800049e:	0011      	movs	r1, r2
 80004a0:	0018      	movs	r0, r3
 80004a2:	f000 fcf7 	bl	8000e94 <HAL_CAN_ConfigFilter>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d001      	beq.n	80004ae <MX_CAN_Init+0xb2>
	  //filter configuration error
	  Error_Handler();
 80004aa:	f000 f9bf 	bl	800082c <Error_Handler>
  }
  //Starting CAN peripheral
  if (HAL_CAN_Start(&hcan) != HAL_OK){
 80004ae:	4b0a      	ldr	r3, [pc, #40]	@ (80004d8 <MX_CAN_Init+0xdc>)
 80004b0:	0018      	movs	r0, r3
 80004b2:	f000 fde1 	bl	8001078 <HAL_CAN_Start>
 80004b6:	1e03      	subs	r3, r0, #0
 80004b8:	d001      	beq.n	80004be <MX_CAN_Init+0xc2>
	  //start error
	  Error_Handler();
 80004ba:	f000 f9b7 	bl	800082c <Error_Handler>
  }
  //Activate CAN RX notification on FIFO0
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)){
 80004be:	4b06      	ldr	r3, [pc, #24]	@ (80004d8 <MX_CAN_Init+0xdc>)
 80004c0:	2102      	movs	r1, #2
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 f853 	bl	800156e <HAL_CAN_ActivateNotification>
 80004c8:	1e03      	subs	r3, r0, #0
 80004ca:	d001      	beq.n	80004d0 <MX_CAN_Init+0xd4>
	  //notification error
	  Error_Handler();
 80004cc:	f000 f9ae 	bl	800082c <Error_Handler>
  }

  /* USER CODE END CAN_Init 2 */

}
 80004d0:	46c0      	nop			@ (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b00a      	add	sp, #40	@ 0x28
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	20000044 	.word	0x20000044
 80004dc:	40006400 	.word	0x40006400

080004e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000554 <MX_SPI1_Init+0x74>)
 80004e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000558 <MX_SPI1_Init+0x78>)
 80004e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000554 <MX_SPI1_Init+0x74>)
 80004ec:	2282      	movs	r2, #130	@ 0x82
 80004ee:	0052      	lsls	r2, r2, #1
 80004f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004f2:	4b18      	ldr	r3, [pc, #96]	@ (8000554 <MX_SPI1_Init+0x74>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004f8:	4b16      	ldr	r3, [pc, #88]	@ (8000554 <MX_SPI1_Init+0x74>)
 80004fa:	22e0      	movs	r2, #224	@ 0xe0
 80004fc:	00d2      	lsls	r2, r2, #3
 80004fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000500:	4b14      	ldr	r3, [pc, #80]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000502:	2200      	movs	r2, #0
 8000504:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000506:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000508:	2200      	movs	r2, #0
 800050a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800050c:	4b11      	ldr	r3, [pc, #68]	@ (8000554 <MX_SPI1_Init+0x74>)
 800050e:	2280      	movs	r2, #128	@ 0x80
 8000510:	0092      	lsls	r2, r2, #2
 8000512:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000514:	4b0f      	ldr	r3, [pc, #60]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000516:	2238      	movs	r2, #56	@ 0x38
 8000518:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800051a:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <MX_SPI1_Init+0x74>)
 800051c:	2200      	movs	r2, #0
 800051e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000520:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000522:	2200      	movs	r2, #0
 8000524:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000526:	4b0b      	ldr	r3, [pc, #44]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000528:	2200      	movs	r2, #0
 800052a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800052c:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <MX_SPI1_Init+0x74>)
 800052e:	2207      	movs	r2, #7
 8000530:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000532:	4b08      	ldr	r3, [pc, #32]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000534:	2200      	movs	r2, #0
 8000536:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_SPI1_Init+0x74>)
 800053a:	2208      	movs	r2, #8
 800053c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800053e:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <MX_SPI1_Init+0x74>)
 8000540:	0018      	movs	r0, r3
 8000542:	f002 fd53 	bl	8002fec <HAL_SPI_Init>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800054a:	f000 f96f 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000006c 	.word	0x2000006c
 8000558:	40013000 	.word	0x40013000

0800055c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000560:	4b14      	ldr	r3, [pc, #80]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000562:	4a15      	ldr	r2, [pc, #84]	@ (80005b8 <MX_USART2_UART_Init+0x5c>)
 8000564:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000566:	4b13      	ldr	r3, [pc, #76]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000568:	22e1      	movs	r2, #225	@ 0xe1
 800056a:	0252      	lsls	r2, r2, #9
 800056c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800056e:	4b11      	ldr	r3, [pc, #68]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000574:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000576:	2200      	movs	r2, #0
 8000578:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800057a:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 800057c:	2200      	movs	r2, #0
 800057e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000580:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000582:	220c      	movs	r2, #12
 8000584:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000586:	4b0b      	ldr	r3, [pc, #44]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000588:	2200      	movs	r2, #0
 800058a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800058c:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 800058e:	2200      	movs	r2, #0
 8000590:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000592:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 8000594:	2200      	movs	r2, #0
 8000596:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 800059a:	2200      	movs	r2, #0
 800059c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800059e:	4b05      	ldr	r3, [pc, #20]	@ (80005b4 <MX_USART2_UART_Init+0x58>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f003 fa93 	bl	8003acc <HAL_UART_Init>
 80005a6:	1e03      	subs	r3, r0, #0
 80005a8:	d001      	beq.n	80005ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005aa:	f000 f93f 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	200000d0 	.word	0x200000d0
 80005b8:	40004400 	.word	0x40004400

080005bc <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80005c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005c2:	4a10      	ldr	r2, [pc, #64]	@ (8000604 <MX_USB_PCD_Init+0x48>)
 80005c4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80005c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005c8:	2208      	movs	r2, #8
 80005ca:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80005cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005ce:	2202      	movs	r2, #2
 80005d0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80005d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005d4:	2202      	movs	r2, #2
 80005d6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80005d8:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005da:	2200      	movs	r2, #0
 80005dc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80005de:	4b08      	ldr	r3, [pc, #32]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80005ea:	4b05      	ldr	r3, [pc, #20]	@ (8000600 <MX_USB_PCD_Init+0x44>)
 80005ec:	0018      	movs	r0, r3
 80005ee:	f001 fdef 	bl	80021d0 <HAL_PCD_Init>
 80005f2:	1e03      	subs	r3, r0, #0
 80005f4:	d001      	beq.n	80005fa <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80005f6:	f000 f919 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000158 	.word	0x20000158
 8000604:	40005c00 	.word	0x40005c00

08000608 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b08b      	sub	sp, #44	@ 0x2c
 800060c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060e:	2414      	movs	r4, #20
 8000610:	193b      	adds	r3, r7, r4
 8000612:	0018      	movs	r0, r3
 8000614:	2314      	movs	r3, #20
 8000616:	001a      	movs	r2, r3
 8000618:	2100      	movs	r1, #0
 800061a:	f004 fce1 	bl	8004fe0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061e:	4b5f      	ldr	r3, [pc, #380]	@ (800079c <MX_GPIO_Init+0x194>)
 8000620:	695a      	ldr	r2, [r3, #20]
 8000622:	4b5e      	ldr	r3, [pc, #376]	@ (800079c <MX_GPIO_Init+0x194>)
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	0309      	lsls	r1, r1, #12
 8000628:	430a      	orrs	r2, r1
 800062a:	615a      	str	r2, [r3, #20]
 800062c:	4b5b      	ldr	r3, [pc, #364]	@ (800079c <MX_GPIO_Init+0x194>)
 800062e:	695a      	ldr	r2, [r3, #20]
 8000630:	2380      	movs	r3, #128	@ 0x80
 8000632:	031b      	lsls	r3, r3, #12
 8000634:	4013      	ands	r3, r2
 8000636:	613b      	str	r3, [r7, #16]
 8000638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800063a:	4b58      	ldr	r3, [pc, #352]	@ (800079c <MX_GPIO_Init+0x194>)
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	4b57      	ldr	r3, [pc, #348]	@ (800079c <MX_GPIO_Init+0x194>)
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	03c9      	lsls	r1, r1, #15
 8000644:	430a      	orrs	r2, r1
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b54      	ldr	r3, [pc, #336]	@ (800079c <MX_GPIO_Init+0x194>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	03db      	lsls	r3, r3, #15
 8000650:	4013      	ands	r3, r2
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	4b51      	ldr	r3, [pc, #324]	@ (800079c <MX_GPIO_Init+0x194>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b50      	ldr	r3, [pc, #320]	@ (800079c <MX_GPIO_Init+0x194>)
 800065c:	2180      	movs	r1, #128	@ 0x80
 800065e:	0289      	lsls	r1, r1, #10
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b4d      	ldr	r3, [pc, #308]	@ (800079c <MX_GPIO_Init+0x194>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	029b      	lsls	r3, r3, #10
 800066c:	4013      	ands	r3, r2
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b4a      	ldr	r3, [pc, #296]	@ (800079c <MX_GPIO_Init+0x194>)
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	4b49      	ldr	r3, [pc, #292]	@ (800079c <MX_GPIO_Init+0x194>)
 8000678:	2180      	movs	r1, #128	@ 0x80
 800067a:	02c9      	lsls	r1, r1, #11
 800067c:	430a      	orrs	r2, r1
 800067e:	615a      	str	r2, [r3, #20]
 8000680:	4b46      	ldr	r3, [pc, #280]	@ (800079c <MX_GPIO_Init+0x194>)
 8000682:	695a      	ldr	r2, [r3, #20]
 8000684:	2380      	movs	r3, #128	@ 0x80
 8000686:	02db      	lsls	r3, r3, #11
 8000688:	4013      	ands	r3, r2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800068e:	23c0      	movs	r3, #192	@ 0xc0
 8000690:	01db      	lsls	r3, r3, #7
 8000692:	4843      	ldr	r0, [pc, #268]	@ (80007a0 <MX_GPIO_Init+0x198>)
 8000694:	2200      	movs	r2, #0
 8000696:	0019      	movs	r1, r3
 8000698:	f001 fd60 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800069c:	2380      	movs	r3, #128	@ 0x80
 800069e:	0219      	lsls	r1, r3, #8
 80006a0:	2390      	movs	r3, #144	@ 0x90
 80006a2:	05db      	lsls	r3, r3, #23
 80006a4:	2200      	movs	r2, #0
 80006a6:	0018      	movs	r0, r3
 80006a8:	f001 fd58 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80006ac:	193b      	adds	r3, r7, r4
 80006ae:	2280      	movs	r2, #128	@ 0x80
 80006b0:	0192      	lsls	r2, r2, #6
 80006b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	2284      	movs	r2, #132	@ 0x84
 80006b8:	0392      	lsls	r2, r2, #14
 80006ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	4a37      	ldr	r2, [pc, #220]	@ (80007a4 <MX_GPIO_Init+0x19c>)
 80006c6:	0019      	movs	r1, r3
 80006c8:	0010      	movs	r0, r2
 80006ca:	f001 fbcf 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_SCL_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin;
 80006ce:	0021      	movs	r1, r4
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	2280      	movs	r2, #128	@ 0x80
 80006d4:	00d2      	lsls	r2, r2, #3
 80006d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d8:	000c      	movs	r4, r1
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2202      	movs	r2, #2
 80006de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e6:	193b      	adds	r3, r7, r4
 80006e8:	2203      	movs	r2, #3
 80006ea:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	2205      	movs	r2, #5
 80006f0:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	4a2a      	ldr	r2, [pc, #168]	@ (80007a0 <MX_GPIO_Init+0x198>)
 80006f6:	0019      	movs	r1, r3
 80006f8:	0010      	movs	r0, r2
 80006fa:	f001 fbb7 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CSB_Pin LCD_MOSI_Pin */
  GPIO_InitStruct.Pin = LCD_CSB_Pin|LCD_MOSI_Pin;
 80006fe:	0021      	movs	r1, r4
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2290      	movs	r2, #144	@ 0x90
 8000704:	0212      	lsls	r2, r2, #8
 8000706:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000708:	000c      	movs	r4, r1
 800070a:	193b      	adds	r3, r7, r4
 800070c:	2202      	movs	r2, #2
 800070e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000716:	193b      	adds	r3, r7, r4
 8000718:	2203      	movs	r2, #3
 800071a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800071c:	193b      	adds	r3, r7, r4
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000722:	193b      	adds	r3, r7, r4
 8000724:	4a1e      	ldr	r2, [pc, #120]	@ (80007a0 <MX_GPIO_Init+0x198>)
 8000726:	0019      	movs	r1, r3
 8000728:	0010      	movs	r0, r2
 800072a:	f001 fb9f 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RST_Pin;
 800072e:	0021      	movs	r1, r4
 8000730:	187b      	adds	r3, r7, r1
 8000732:	22c0      	movs	r2, #192	@ 0xc0
 8000734:	01d2      	lsls	r2, r2, #7
 8000736:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000738:	000c      	movs	r4, r1
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2201      	movs	r2, #1
 800073e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	193b      	adds	r3, r7, r4
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074c:	193b      	adds	r3, r7, r4
 800074e:	4a14      	ldr	r2, [pc, #80]	@ (80007a0 <MX_GPIO_Init+0x198>)
 8000750:	0019      	movs	r1, r3
 8000752:	0010      	movs	r0, r2
 8000754:	f001 fb8a 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000758:	0021      	movs	r1, r4
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	0212      	lsls	r2, r2, #8
 8000760:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2201      	movs	r2, #1
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000774:	187a      	adds	r2, r7, r1
 8000776:	2390      	movs	r3, #144	@ 0x90
 8000778:	05db      	lsls	r3, r3, #23
 800077a:	0011      	movs	r1, r2
 800077c:	0018      	movs	r0, r3
 800077e:	f001 fb75 	bl	8001e6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000782:	2200      	movs	r2, #0
 8000784:	2100      	movs	r1, #0
 8000786:	2007      	movs	r0, #7
 8000788:	f001 f9dc 	bl	8001b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800078c:	2007      	movs	r0, #7
 800078e:	f001 f9ee 	bl	8001b6e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000792:	46c0      	nop			@ (mov r8, r8)
 8000794:	46bd      	mov	sp, r7
 8000796:	b00b      	add	sp, #44	@ 0x2c
 8000798:	bd90      	pop	{r4, r7, pc}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	40021000 	.word	0x40021000
 80007a0:	48000400 	.word	0x48000400
 80007a4:	48000800 	.word	0x48000800

080007a8 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
  void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	  //get RX message
	  if(HAL_CAN_GetRxMessage(CanHandle, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80007b2:	4a07      	ldr	r2, [pc, #28]	@ (80007d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	2100      	movs	r1, #0
 80007b8:	f000 fdae 	bl	8001318 <HAL_CAN_GetRxMessage>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
		  //reception error
		  Error_Handler();
 80007c0:	f000 f834 	bl	800082c <Error_Handler>
	  }
  }
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b002      	add	sp, #8
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000474 	.word	0x20000474
 80007d0:	20000450 	.word	0x20000450

080007d4 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
	{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	0002      	movs	r2, r0
 80007dc:	1dbb      	adds	r3, r7, #6
 80007de:	801a      	strh	r2, [r3, #0]
		if (GPIO_PIN == GPIO_PIN_13)
 80007e0:	1dbb      	adds	r3, r7, #6
 80007e2:	881a      	ldrh	r2, [r3, #0]
 80007e4:	2380      	movs	r3, #128	@ 0x80
 80007e6:	019b      	lsls	r3, r3, #6
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d118      	bne.n	800081e <HAL_GPIO_EXTI_Callback+0x4a>
		{
			if (led_state == 0){
 80007ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000828 <HAL_GPIO_EXTI_Callback+0x54>)
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d10a      	bne.n	800080a <HAL_GPIO_EXTI_Callback+0x36>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80007f4:	2390      	movs	r3, #144	@ 0x90
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	2201      	movs	r2, #1
 80007fa:	2120      	movs	r1, #32
 80007fc:	0018      	movs	r0, r3
 80007fe:	f001 fcad 	bl	800215c <HAL_GPIO_WritePin>
				led_state = 1;
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <HAL_GPIO_EXTI_Callback+0x54>)
 8000804:	2201      	movs	r2, #1
 8000806:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
				led_state = 0;
			}
		}

	}
 8000808:	e009      	b.n	800081e <HAL_GPIO_EXTI_Callback+0x4a>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800080a:	2390      	movs	r3, #144	@ 0x90
 800080c:	05db      	lsls	r3, r3, #23
 800080e:	2200      	movs	r2, #0
 8000810:	2120      	movs	r1, #32
 8000812:	0018      	movs	r0, r3
 8000814:	f001 fca2 	bl	800215c <HAL_GPIO_WritePin>
				led_state = 0;
 8000818:	4b03      	ldr	r3, [pc, #12]	@ (8000828 <HAL_GPIO_EXTI_Callback+0x54>)
 800081a:	2200      	movs	r2, #0
 800081c:	801a      	strh	r2, [r3, #0]
	}
 800081e:	46c0      	nop			@ (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	b002      	add	sp, #8
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	20000434 	.word	0x20000434

0800082c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000830:	b672      	cpsid	i
}
 8000832:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000834:	46c0      	nop			@ (mov r8, r8)
 8000836:	e7fd      	b.n	8000834 <Error_Handler+0x8>

08000838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083e:	4b13      	ldr	r3, [pc, #76]	@ (800088c <HAL_MspInit+0x54>)
 8000840:	699a      	ldr	r2, [r3, #24]
 8000842:	4b12      	ldr	r3, [pc, #72]	@ (800088c <HAL_MspInit+0x54>)
 8000844:	2101      	movs	r1, #1
 8000846:	430a      	orrs	r2, r1
 8000848:	619a      	str	r2, [r3, #24]
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <HAL_MspInit+0x54>)
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	2201      	movs	r2, #1
 8000850:	4013      	ands	r3, r2
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <HAL_MspInit+0x54>)
 8000858:	69da      	ldr	r2, [r3, #28]
 800085a:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <HAL_MspInit+0x54>)
 800085c:	2180      	movs	r1, #128	@ 0x80
 800085e:	0549      	lsls	r1, r1, #21
 8000860:	430a      	orrs	r2, r1
 8000862:	61da      	str	r2, [r3, #28]
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <HAL_MspInit+0x54>)
 8000866:	69da      	ldr	r2, [r3, #28]
 8000868:	2380      	movs	r3, #128	@ 0x80
 800086a:	055b      	lsls	r3, r3, #21
 800086c:	4013      	ands	r3, r2
 800086e:	603b      	str	r3, [r7, #0]
 8000870:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	2003      	movs	r0, #3
 8000878:	f001 f964 	bl	8001b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800087c:	2003      	movs	r0, #3
 800087e:	f001 f976 	bl	8001b6e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	40021000 	.word	0x40021000

08000890 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000890:	b590      	push	{r4, r7, lr}
 8000892:	b08b      	sub	sp, #44	@ 0x2c
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	2414      	movs	r4, #20
 800089a:	193b      	adds	r3, r7, r4
 800089c:	0018      	movs	r0, r3
 800089e:	2314      	movs	r3, #20
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f004 fb9c 	bl	8004fe0 <memset>
  if(hcan->Instance==CAN)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a2b      	ldr	r2, [pc, #172]	@ (800095c <HAL_CAN_MspInit+0xcc>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d150      	bne.n	8000954 <HAL_CAN_MspInit+0xc4>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80008b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000960 <HAL_CAN_MspInit+0xd0>)
 80008b4:	69da      	ldr	r2, [r3, #28]
 80008b6:	4b2a      	ldr	r3, [pc, #168]	@ (8000960 <HAL_CAN_MspInit+0xd0>)
 80008b8:	2180      	movs	r1, #128	@ 0x80
 80008ba:	0489      	lsls	r1, r1, #18
 80008bc:	430a      	orrs	r2, r1
 80008be:	61da      	str	r2, [r3, #28]
 80008c0:	4b27      	ldr	r3, [pc, #156]	@ (8000960 <HAL_CAN_MspInit+0xd0>)
 80008c2:	69da      	ldr	r2, [r3, #28]
 80008c4:	2380      	movs	r3, #128	@ 0x80
 80008c6:	049b      	lsls	r3, r3, #18
 80008c8:	4013      	ands	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ce:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <HAL_CAN_MspInit+0xd0>)
 80008d0:	695a      	ldr	r2, [r3, #20]
 80008d2:	4b23      	ldr	r3, [pc, #140]	@ (8000960 <HAL_CAN_MspInit+0xd0>)
 80008d4:	2180      	movs	r1, #128	@ 0x80
 80008d6:	02c9      	lsls	r1, r1, #11
 80008d8:	430a      	orrs	r2, r1
 80008da:	615a      	str	r2, [r3, #20]
 80008dc:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <HAL_CAN_MspInit+0xd0>)
 80008de:	695a      	ldr	r2, [r3, #20]
 80008e0:	2380      	movs	r3, #128	@ 0x80
 80008e2:	02db      	lsls	r3, r3, #11
 80008e4:	4013      	ands	r3, r2
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2280      	movs	r2, #128	@ 0x80
 80008ee:	0052      	lsls	r2, r2, #1
 80008f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	2202      	movs	r2, #2
 80008f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	2201      	movs	r2, #1
 80008fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	2203      	movs	r2, #3
 8000902:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000904:	193b      	adds	r3, r7, r4
 8000906:	2204      	movs	r2, #4
 8000908:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800090a:	193b      	adds	r3, r7, r4
 800090c:	4a15      	ldr	r2, [pc, #84]	@ (8000964 <HAL_CAN_MspInit+0xd4>)
 800090e:	0019      	movs	r1, r3
 8000910:	0010      	movs	r0, r2
 8000912:	f001 faab 	bl	8001e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000916:	0021      	movs	r1, r4
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2280      	movs	r2, #128	@ 0x80
 800091c:	0092      	lsls	r2, r2, #2
 800091e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	187b      	adds	r3, r7, r1
 8000922:	2202      	movs	r2, #2
 8000924:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	187b      	adds	r3, r7, r1
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800092c:	187b      	adds	r3, r7, r1
 800092e:	2203      	movs	r2, #3
 8000930:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2204      	movs	r2, #4
 8000936:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	187b      	adds	r3, r7, r1
 800093a:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <HAL_CAN_MspInit+0xd4>)
 800093c:	0019      	movs	r1, r3
 800093e:	0010      	movs	r0, r2
 8000940:	f001 fa94 	bl	8001e6c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000944:	2200      	movs	r2, #0
 8000946:	2100      	movs	r1, #0
 8000948:	201e      	movs	r0, #30
 800094a:	f001 f8fb 	bl	8001b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 800094e:	201e      	movs	r0, #30
 8000950:	f001 f90d 	bl	8001b6e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 8000954:	46c0      	nop			@ (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	b00b      	add	sp, #44	@ 0x2c
 800095a:	bd90      	pop	{r4, r7, pc}
 800095c:	40006400 	.word	0x40006400
 8000960:	40021000 	.word	0x40021000
 8000964:	48000400 	.word	0x48000400

08000968 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000968:	b590      	push	{r4, r7, lr}
 800096a:	b08b      	sub	sp, #44	@ 0x2c
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	2414      	movs	r4, #20
 8000972:	193b      	adds	r3, r7, r4
 8000974:	0018      	movs	r0, r3
 8000976:	2314      	movs	r3, #20
 8000978:	001a      	movs	r2, r3
 800097a:	2100      	movs	r1, #0
 800097c:	f004 fb30 	bl	8004fe0 <memset>
  if(hspi->Instance==SPI1)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a26      	ldr	r2, [pc, #152]	@ (8000a20 <HAL_SPI_MspInit+0xb8>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d146      	bne.n	8000a18 <HAL_SPI_MspInit+0xb0>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800098a:	4b26      	ldr	r3, [pc, #152]	@ (8000a24 <HAL_SPI_MspInit+0xbc>)
 800098c:	699a      	ldr	r2, [r3, #24]
 800098e:	4b25      	ldr	r3, [pc, #148]	@ (8000a24 <HAL_SPI_MspInit+0xbc>)
 8000990:	2180      	movs	r1, #128	@ 0x80
 8000992:	0149      	lsls	r1, r1, #5
 8000994:	430a      	orrs	r2, r1
 8000996:	619a      	str	r2, [r3, #24]
 8000998:	4b22      	ldr	r3, [pc, #136]	@ (8000a24 <HAL_SPI_MspInit+0xbc>)
 800099a:	699a      	ldr	r2, [r3, #24]
 800099c:	2380      	movs	r3, #128	@ 0x80
 800099e:	015b      	lsls	r3, r3, #5
 80009a0:	4013      	ands	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a24 <HAL_SPI_MspInit+0xbc>)
 80009a8:	695a      	ldr	r2, [r3, #20]
 80009aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000a24 <HAL_SPI_MspInit+0xbc>)
 80009ac:	2180      	movs	r1, #128	@ 0x80
 80009ae:	02c9      	lsls	r1, r1, #11
 80009b0:	430a      	orrs	r2, r1
 80009b2:	615a      	str	r2, [r3, #20]
 80009b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a24 <HAL_SPI_MspInit+0xbc>)
 80009b6:	695a      	ldr	r2, [r3, #20]
 80009b8:	2380      	movs	r3, #128	@ 0x80
 80009ba:	02db      	lsls	r3, r3, #11
 80009bc:	4013      	ands	r3, r2
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2208      	movs	r2, #8
 80009c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2202      	movs	r2, #2
 80009cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	2200      	movs	r2, #0
 80009de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SD_SCK_GPIO_Port, &GPIO_InitStruct);
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	4a11      	ldr	r2, [pc, #68]	@ (8000a28 <HAL_SPI_MspInit+0xc0>)
 80009e4:	0019      	movs	r1, r3
 80009e6:	0010      	movs	r0, r2
 80009e8:	f001 fa40 	bl	8001e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_MISO_Pin|SD_MOSI_Pin;
 80009ec:	0021      	movs	r1, r4
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2230      	movs	r2, #48	@ 0x30
 80009f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2202      	movs	r2, #2
 80009f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2203      	movs	r2, #3
 8000a04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	4a06      	ldr	r2, [pc, #24]	@ (8000a28 <HAL_SPI_MspInit+0xc0>)
 8000a10:	0019      	movs	r1, r3
 8000a12:	0010      	movs	r0, r2
 8000a14:	f001 fa2a 	bl	8001e6c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a18:	46c0      	nop			@ (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b00b      	add	sp, #44	@ 0x2c
 8000a1e:	bd90      	pop	{r4, r7, pc}
 8000a20:	40013000 	.word	0x40013000
 8000a24:	40021000 	.word	0x40021000
 8000a28:	48000400 	.word	0x48000400

08000a2c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b08b      	sub	sp, #44	@ 0x2c
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	2414      	movs	r4, #20
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	0018      	movs	r0, r3
 8000a3a:	2314      	movs	r3, #20
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f004 face 	bl	8004fe0 <memset>
  if(huart->Instance==USART2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a1c      	ldr	r2, [pc, #112]	@ (8000abc <HAL_UART_MspInit+0x90>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d132      	bne.n	8000ab4 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <HAL_UART_MspInit+0x94>)
 8000a50:	69da      	ldr	r2, [r3, #28]
 8000a52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <HAL_UART_MspInit+0x94>)
 8000a54:	2180      	movs	r1, #128	@ 0x80
 8000a56:	0289      	lsls	r1, r1, #10
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	61da      	str	r2, [r3, #28]
 8000a5c:	4b18      	ldr	r3, [pc, #96]	@ (8000ac0 <HAL_UART_MspInit+0x94>)
 8000a5e:	69da      	ldr	r2, [r3, #28]
 8000a60:	2380      	movs	r3, #128	@ 0x80
 8000a62:	029b      	lsls	r3, r3, #10
 8000a64:	4013      	ands	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <HAL_UART_MspInit+0x94>)
 8000a6c:	695a      	ldr	r2, [r3, #20]
 8000a6e:	4b14      	ldr	r3, [pc, #80]	@ (8000ac0 <HAL_UART_MspInit+0x94>)
 8000a70:	2180      	movs	r1, #128	@ 0x80
 8000a72:	0289      	lsls	r1, r1, #10
 8000a74:	430a      	orrs	r2, r1
 8000a76:	615a      	str	r2, [r3, #20]
 8000a78:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <HAL_UART_MspInit+0x94>)
 8000a7a:	695a      	ldr	r2, [r3, #20]
 8000a7c:	2380      	movs	r3, #128	@ 0x80
 8000a7e:	029b      	lsls	r3, r3, #10
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a86:	0021      	movs	r1, r4
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	2202      	movs	r2, #2
 8000a92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2203      	movs	r2, #3
 8000a9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa6:	187a      	adds	r2, r7, r1
 8000aa8:	2390      	movs	r3, #144	@ 0x90
 8000aaa:	05db      	lsls	r3, r3, #23
 8000aac:	0011      	movs	r1, r2
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f001 f9dc 	bl	8001e6c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ab4:	46c0      	nop			@ (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	b00b      	add	sp, #44	@ 0x2c
 8000aba:	bd90      	pop	{r4, r7, pc}
 8000abc:	40004400 	.word	0x40004400
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8000afc <HAL_PCD_MspInit+0x38>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d10d      	bne.n	8000af2 <HAL_PCD_MspInit+0x2e>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <HAL_PCD_MspInit+0x3c>)
 8000ad8:	69da      	ldr	r2, [r3, #28]
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <HAL_PCD_MspInit+0x3c>)
 8000adc:	2180      	movs	r1, #128	@ 0x80
 8000ade:	0409      	lsls	r1, r1, #16
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	61da      	str	r2, [r3, #28]
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_PCD_MspInit+0x3c>)
 8000ae6:	69da      	ldr	r2, [r3, #28]
 8000ae8:	2380      	movs	r3, #128	@ 0x80
 8000aea:	041b      	lsls	r3, r3, #16
 8000aec:	4013      	ands	r3, r2
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b004      	add	sp, #16
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	40005c00 	.word	0x40005c00
 8000b00:	40021000 	.word	0x40021000

08000b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	e7fd      	b.n	8000b08 <NMI_Handler+0x4>

08000b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	e7fd      	b.n	8000b10 <HardFault_Handler+0x4>

08000b14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b18:	46c0      	nop			@ (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2c:	f000 f898 	bl	8000c60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8000b3a:	f001 f835 	bl	8001ba8 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8000b3e:	46c0      	nop			@ (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8000b48:	2380      	movs	r3, #128	@ 0x80
 8000b4a:	019b      	lsls	r3, r3, #6
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f001 fb23 	bl	8002198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000b5c:	4b03      	ldr	r3, [pc, #12]	@ (8000b6c <CEC_CAN_IRQHandler+0x14>)
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 fd2f 	bl	80015c2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	46c0      	nop			@ (mov r8, r8)
 8000b6c:	20000044 	.word	0x20000044

08000b70 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b74:	46c0      	nop			@ (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
	...

08000b7c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b7c:	480d      	ldr	r0, [pc, #52]	@ (8000bb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b7e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b80:	f7ff fff6 	bl	8000b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b84:	480c      	ldr	r0, [pc, #48]	@ (8000bb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b86:	490d      	ldr	r1, [pc, #52]	@ (8000bbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b88:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc0 <LoopForever+0xe>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b8c:	e002      	b.n	8000b94 <LoopCopyDataInit>

08000b8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b92:	3304      	adds	r3, #4

08000b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b98:	d3f9      	bcc.n	8000b8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000bc8 <LoopForever+0x16>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba0:	e001      	b.n	8000ba6 <LoopFillZerobss>

08000ba2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba4:	3204      	adds	r2, #4

08000ba6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba8:	d3fb      	bcc.n	8000ba2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000baa:	f004 fa21 	bl	8004ff0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bae:	f7ff fb37 	bl	8000220 <main>

08000bb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bb2:	e7fe      	b.n	8000bb2 <LoopForever>
  ldr   r0, =_estack
 8000bb4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000bb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bbc:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000bc0:	08005090 	.word	0x08005090
  ldr r2, =_sbss
 8000bc4:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000bc8:	200004c8 	.word	0x200004c8

08000bcc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bcc:	e7fe      	b.n	8000bcc <ADC1_COMP_IRQHandler>
	...

08000bd0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd4:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <HAL_Init+0x24>)
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_Init+0x24>)
 8000bda:	2110      	movs	r1, #16
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 f809 	bl	8000bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000be6:	f7ff fe27 	bl	8000838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bea:	2300      	movs	r3, #0
}
 8000bec:	0018      	movs	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	40022000 	.word	0x40022000

08000bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c00:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <HAL_InitTick+0x5c>)
 8000c02:	681c      	ldr	r4, [r3, #0]
 8000c04:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <HAL_InitTick+0x60>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	0019      	movs	r1, r3
 8000c0a:	23fa      	movs	r3, #250	@ 0xfa
 8000c0c:	0098      	lsls	r0, r3, #2
 8000c0e:	f7ff fa7b 	bl	8000108 <__udivsi3>
 8000c12:	0003      	movs	r3, r0
 8000c14:	0019      	movs	r1, r3
 8000c16:	0020      	movs	r0, r4
 8000c18:	f7ff fa76 	bl	8000108 <__udivsi3>
 8000c1c:	0003      	movs	r3, r0
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 ffb5 	bl	8001b8e <HAL_SYSTICK_Config>
 8000c24:	1e03      	subs	r3, r0, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e00f      	b.n	8000c4c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b03      	cmp	r3, #3
 8000c30:	d80b      	bhi.n	8000c4a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c32:	6879      	ldr	r1, [r7, #4]
 8000c34:	2301      	movs	r3, #1
 8000c36:	425b      	negs	r3, r3
 8000c38:	2200      	movs	r2, #0
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f000 ff82 	bl	8001b44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <HAL_InitTick+0x64>)
 8000c42:	687a      	ldr	r2, [r7, #4]
 8000c44:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c46:	2300      	movs	r3, #0
 8000c48:	e000      	b.n	8000c4c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
}
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b003      	add	sp, #12
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000008 	.word	0x20000008
 8000c5c:	20000004 	.word	0x20000004

08000c60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c64:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <HAL_IncTick+0x1c>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	001a      	movs	r2, r3
 8000c6a:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <HAL_IncTick+0x20>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	18d2      	adds	r2, r2, r3
 8000c70:	4b03      	ldr	r3, [pc, #12]	@ (8000c80 <HAL_IncTick+0x20>)
 8000c72:	601a      	str	r2, [r3, #0]
}
 8000c74:	46c0      	nop			@ (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	20000484 	.word	0x20000484

08000c84 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  return uwTick;
 8000c88:	4b02      	ldr	r3, [pc, #8]	@ (8000c94 <HAL_GetTick+0x10>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
}
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	20000484 	.word	0x20000484

08000c98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d101      	bne.n	8000caa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e0f0      	b.n	8000e8c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2220      	movs	r2, #32
 8000cae:	5c9b      	ldrb	r3, [r3, r2]
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d103      	bne.n	8000cbe <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f7ff fde9 	bl	8000890 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2101      	movs	r1, #1
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cce:	f7ff ffd9 	bl	8000c84 <HAL_GetTick>
 8000cd2:	0003      	movs	r3, r0
 8000cd4:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cd6:	e013      	b.n	8000d00 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cd8:	f7ff ffd4 	bl	8000c84 <HAL_GetTick>
 8000cdc:	0002      	movs	r2, r0
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b0a      	cmp	r3, #10
 8000ce4:	d90c      	bls.n	8000d00 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cea:	2280      	movs	r2, #128	@ 0x80
 8000cec:	0292      	lsls	r2, r2, #10
 8000cee:	431a      	orrs	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2220      	movs	r2, #32
 8000cf8:	2105      	movs	r1, #5
 8000cfa:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e0c5      	b.n	8000e8c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2201      	movs	r2, #1
 8000d08:	4013      	ands	r3, r2
 8000d0a:	d0e5      	beq.n	8000cd8 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2102      	movs	r1, #2
 8000d18:	438a      	bics	r2, r1
 8000d1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d1c:	f7ff ffb2 	bl	8000c84 <HAL_GetTick>
 8000d20:	0003      	movs	r3, r0
 8000d22:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d24:	e013      	b.n	8000d4e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d26:	f7ff ffad 	bl	8000c84 <HAL_GetTick>
 8000d2a:	0002      	movs	r2, r0
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	2b0a      	cmp	r3, #10
 8000d32:	d90c      	bls.n	8000d4e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d38:	2280      	movs	r2, #128	@ 0x80
 8000d3a:	0292      	lsls	r2, r2, #10
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2220      	movs	r2, #32
 8000d46:	2105      	movs	r1, #5
 8000d48:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e09e      	b.n	8000e8c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	2202      	movs	r2, #2
 8000d56:	4013      	ands	r3, r2
 8000d58:	d1e5      	bne.n	8000d26 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	7e1b      	ldrb	r3, [r3, #24]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d108      	bne.n	8000d74 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2180      	movs	r1, #128	@ 0x80
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	e007      	b.n	8000d84 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2180      	movs	r1, #128	@ 0x80
 8000d80:	438a      	bics	r2, r1
 8000d82:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	7e5b      	ldrb	r3, [r3, #25]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d108      	bne.n	8000d9e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2140      	movs	r1, #64	@ 0x40
 8000d98:	430a      	orrs	r2, r1
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	e007      	b.n	8000dae <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2140      	movs	r1, #64	@ 0x40
 8000daa:	438a      	bics	r2, r1
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	7e9b      	ldrb	r3, [r3, #26]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d108      	bne.n	8000dc8 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	e007      	b.n	8000dd8 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2120      	movs	r1, #32
 8000dd4:	438a      	bics	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	7edb      	ldrb	r3, [r3, #27]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d108      	bne.n	8000df2 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2110      	movs	r1, #16
 8000dec:	438a      	bics	r2, r1
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	e007      	b.n	8000e02 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2110      	movs	r1, #16
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7f1b      	ldrb	r3, [r3, #28]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d108      	bne.n	8000e1c <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2108      	movs	r1, #8
 8000e16:	430a      	orrs	r2, r1
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e007      	b.n	8000e2c <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2108      	movs	r1, #8
 8000e28:	438a      	bics	r2, r1
 8000e2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	7f5b      	ldrb	r3, [r3, #29]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d108      	bne.n	8000e46 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2104      	movs	r1, #4
 8000e40:	430a      	orrs	r2, r1
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	e007      	b.n	8000e56 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2104      	movs	r1, #4
 8000e52:	438a      	bics	r2, r1
 8000e54:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	689a      	ldr	r2, [r3, #8]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	431a      	orrs	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	691b      	ldr	r3, [r3, #16]
 8000e64:	431a      	orrs	r2, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	0011      	movs	r1, r2
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	1e5a      	subs	r2, r3, #1
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2220      	movs	r2, #32
 8000e86:	2101      	movs	r1, #1
 8000e88:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	b004      	add	sp, #16
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ea4:	2013      	movs	r0, #19
 8000ea6:	183b      	adds	r3, r7, r0
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	2120      	movs	r1, #32
 8000eac:	5c52      	ldrb	r2, [r2, r1]
 8000eae:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000eb0:	0002      	movs	r2, r0
 8000eb2:	18bb      	adds	r3, r7, r2
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d004      	beq.n	8000ec4 <HAL_CAN_ConfigFilter+0x30>
 8000eba:	18bb      	adds	r3, r7, r2
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d000      	beq.n	8000ec4 <HAL_CAN_ConfigFilter+0x30>
 8000ec2:	e0cd      	b.n	8001060 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ec4:	697a      	ldr	r2, [r7, #20]
 8000ec6:	2380      	movs	r3, #128	@ 0x80
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	58d3      	ldr	r3, [r2, r3]
 8000ecc:	2201      	movs	r2, #1
 8000ece:	431a      	orrs	r2, r3
 8000ed0:	0011      	movs	r1, r2
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	2380      	movs	r3, #128	@ 0x80
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	221f      	movs	r2, #31
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	409a      	lsls	r2, r3
 8000ee6:	0013      	movs	r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000eea:	697a      	ldr	r2, [r7, #20]
 8000eec:	2387      	movs	r3, #135	@ 0x87
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	58d3      	ldr	r3, [r2, r3]
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	43d2      	mvns	r2, r2
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	0011      	movs	r1, r2
 8000efa:	697a      	ldr	r2, [r7, #20]
 8000efc:	2387      	movs	r3, #135	@ 0x87
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d129      	bne.n	8000f5e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	2383      	movs	r3, #131	@ 0x83
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	58d3      	ldr	r3, [r2, r3]
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	43d2      	mvns	r2, r2
 8000f16:	401a      	ands	r2, r3
 8000f18:	0011      	movs	r1, r2
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	2383      	movs	r3, #131	@ 0x83
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	041b      	lsls	r3, r3, #16
 8000f2e:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f34:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	3248      	adds	r2, #72	@ 0x48
 8000f3a:	00d2      	lsls	r2, r2, #3
 8000f3c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	041b      	lsls	r3, r3, #16
 8000f4a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f50:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f52:	6979      	ldr	r1, [r7, #20]
 8000f54:	3348      	adds	r3, #72	@ 0x48
 8000f56:	00db      	lsls	r3, r3, #3
 8000f58:	18cb      	adds	r3, r1, r3
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d128      	bne.n	8000fb8 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	2383      	movs	r3, #131	@ 0x83
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	58d2      	ldr	r2, [r2, r3]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	431a      	orrs	r2, r3
 8000f72:	0011      	movs	r1, r2
 8000f74:	697a      	ldr	r2, [r7, #20]
 8000f76:	2383      	movs	r3, #131	@ 0x83
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	041b      	lsls	r3, r3, #16
 8000f88:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f8e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	3248      	adds	r2, #72	@ 0x48
 8000f94:	00d2      	lsls	r2, r2, #3
 8000f96:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	041b      	lsls	r3, r3, #16
 8000fa4:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000faa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000fac:	6979      	ldr	r1, [r7, #20]
 8000fae:	3348      	adds	r3, #72	@ 0x48
 8000fb0:	00db      	lsls	r3, r3, #3
 8000fb2:	18cb      	adds	r3, r1, r3
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d10c      	bne.n	8000fda <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000fc0:	697a      	ldr	r2, [r7, #20]
 8000fc2:	2381      	movs	r3, #129	@ 0x81
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	58d3      	ldr	r3, [r2, r3]
 8000fc8:	68fa      	ldr	r2, [r7, #12]
 8000fca:	43d2      	mvns	r2, r2
 8000fcc:	401a      	ands	r2, r3
 8000fce:	0011      	movs	r1, r2
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	2381      	movs	r3, #129	@ 0x81
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	50d1      	str	r1, [r2, r3]
 8000fd8:	e00a      	b.n	8000ff0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000fda:	697a      	ldr	r2, [r7, #20]
 8000fdc:	2381      	movs	r3, #129	@ 0x81
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	58d2      	ldr	r2, [r2, r3]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	0011      	movs	r1, r2
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	2381      	movs	r3, #129	@ 0x81
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d10c      	bne.n	8001012 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ff8:	697a      	ldr	r2, [r7, #20]
 8000ffa:	2385      	movs	r3, #133	@ 0x85
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	58d3      	ldr	r3, [r2, r3]
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	43d2      	mvns	r2, r2
 8001004:	401a      	ands	r2, r3
 8001006:	0011      	movs	r1, r2
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	2385      	movs	r3, #133	@ 0x85
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	50d1      	str	r1, [r2, r3]
 8001010:	e00a      	b.n	8001028 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001012:	697a      	ldr	r2, [r7, #20]
 8001014:	2385      	movs	r3, #133	@ 0x85
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	58d2      	ldr	r2, [r2, r3]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	431a      	orrs	r2, r3
 800101e:	0011      	movs	r1, r2
 8001020:	697a      	ldr	r2, [r7, #20]
 8001022:	2385      	movs	r3, #133	@ 0x85
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	6a1b      	ldr	r3, [r3, #32]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d10a      	bne.n	8001046 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001030:	697a      	ldr	r2, [r7, #20]
 8001032:	2387      	movs	r3, #135	@ 0x87
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	58d2      	ldr	r2, [r2, r3]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	431a      	orrs	r2, r3
 800103c:	0011      	movs	r1, r2
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	2387      	movs	r3, #135	@ 0x87
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	2380      	movs	r3, #128	@ 0x80
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	58d3      	ldr	r3, [r2, r3]
 800104e:	2201      	movs	r2, #1
 8001050:	4393      	bics	r3, r2
 8001052:	0019      	movs	r1, r3
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	2380      	movs	r3, #128	@ 0x80
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800105c:	2300      	movs	r3, #0
 800105e:	e007      	b.n	8001070 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001064:	2280      	movs	r2, #128	@ 0x80
 8001066:	02d2      	lsls	r2, r2, #11
 8001068:	431a      	orrs	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
  }
}
 8001070:	0018      	movs	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	b006      	add	sp, #24
 8001076:	bd80      	pop	{r7, pc}

08001078 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2220      	movs	r2, #32
 8001084:	5c9b      	ldrb	r3, [r3, r2]
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b01      	cmp	r3, #1
 800108a:	d12f      	bne.n	80010ec <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2220      	movs	r2, #32
 8001090:	2102      	movs	r1, #2
 8001092:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2101      	movs	r1, #1
 80010a0:	438a      	bics	r2, r1
 80010a2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80010a4:	f7ff fdee 	bl	8000c84 <HAL_GetTick>
 80010a8:	0003      	movs	r3, r0
 80010aa:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80010ac:	e013      	b.n	80010d6 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010ae:	f7ff fde9 	bl	8000c84 <HAL_GetTick>
 80010b2:	0002      	movs	r2, r0
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b0a      	cmp	r3, #10
 80010ba:	d90c      	bls.n	80010d6 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c0:	2280      	movs	r2, #128	@ 0x80
 80010c2:	0292      	lsls	r2, r2, #10
 80010c4:	431a      	orrs	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2220      	movs	r2, #32
 80010ce:	2105      	movs	r1, #5
 80010d0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e012      	b.n	80010fc <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	2201      	movs	r2, #1
 80010de:	4013      	ands	r3, r2
 80010e0:	d1e5      	bne.n	80010ae <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2200      	movs	r2, #0
 80010e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e007      	b.n	80010fc <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f0:	2280      	movs	r2, #128	@ 0x80
 80010f2:	0312      	lsls	r2, r2, #12
 80010f4:	431a      	orrs	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
  }
}
 80010fc:	0018      	movs	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	b004      	add	sp, #16
 8001102:	bd80      	pop	{r7, pc}

08001104 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001112:	201f      	movs	r0, #31
 8001114:	183b      	adds	r3, r7, r0
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	2120      	movs	r1, #32
 800111a:	5c52      	ldrb	r2, [r2, r1]
 800111c:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001126:	183b      	adds	r3, r7, r0
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d004      	beq.n	8001138 <HAL_CAN_AddTxMessage+0x34>
 800112e:	183b      	adds	r3, r7, r0
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d000      	beq.n	8001138 <HAL_CAN_AddTxMessage+0x34>
 8001136:	e0ab      	b.n	8001290 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	2380      	movs	r3, #128	@ 0x80
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	4013      	ands	r3, r2
 8001140:	d10a      	bne.n	8001158 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	2380      	movs	r3, #128	@ 0x80
 8001146:	051b      	lsls	r3, r3, #20
 8001148:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800114a:	d105      	bne.n	8001158 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	2380      	movs	r3, #128	@ 0x80
 8001150:	055b      	lsls	r3, r3, #21
 8001152:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001154:	d100      	bne.n	8001158 <HAL_CAN_AddTxMessage+0x54>
 8001156:	e092      	b.n	800127e <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	0e1b      	lsrs	r3, r3, #24
 800115c:	2203      	movs	r2, #3
 800115e:	4013      	ands	r3, r2
 8001160:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001162:	2201      	movs	r2, #1
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	409a      	lsls	r2, r3
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10c      	bne.n	800118e <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4311      	orrs	r1, r2
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	3218      	adds	r2, #24
 8001188:	0112      	lsls	r2, r2, #4
 800118a:	50d1      	str	r1, [r2, r3]
 800118c:	e00f      	b.n	80011ae <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001198:	431a      	orrs	r2, r3
 800119a:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 80011a4:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	3218      	adds	r2, #24
 80011aa:	0112      	lsls	r2, r2, #4
 80011ac:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6819      	ldr	r1, [r3, #0]
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	691a      	ldr	r2, [r3, #16]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3318      	adds	r3, #24
 80011ba:	011b      	lsls	r3, r3, #4
 80011bc:	18cb      	adds	r3, r1, r3
 80011be:	3304      	adds	r3, #4
 80011c0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	7d1b      	ldrb	r3, [r3, #20]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d112      	bne.n	80011f0 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	3318      	adds	r3, #24
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	18d3      	adds	r3, r2, r3
 80011d6:	3304      	adds	r3, #4
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6819      	ldr	r1, [r3, #0]
 80011de:	2380      	movs	r3, #128	@ 0x80
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	431a      	orrs	r2, r3
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	3318      	adds	r3, #24
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	18cb      	adds	r3, r1, r3
 80011ec:	3304      	adds	r3, #4
 80011ee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	3307      	adds	r3, #7
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	061a      	lsls	r2, r3, #24
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3306      	adds	r3, #6
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	041b      	lsls	r3, r3, #16
 8001200:	431a      	orrs	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3305      	adds	r3, #5
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	431a      	orrs	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3304      	adds	r3, #4
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	0019      	movs	r1, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	6818      	ldr	r0, [r3, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	6979      	ldr	r1, [r7, #20]
 800121c:	23c6      	movs	r3, #198	@ 0xc6
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	0109      	lsls	r1, r1, #4
 8001222:	1841      	adds	r1, r0, r1
 8001224:	18cb      	adds	r3, r1, r3
 8001226:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3303      	adds	r3, #3
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	061a      	lsls	r2, r3, #24
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3302      	adds	r3, #2
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	041b      	lsls	r3, r3, #16
 8001238:	431a      	orrs	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3301      	adds	r3, #1
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	431a      	orrs	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	0019      	movs	r1, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	430a      	orrs	r2, r1
 8001250:	6979      	ldr	r1, [r7, #20]
 8001252:	23c4      	movs	r3, #196	@ 0xc4
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	0109      	lsls	r1, r1, #4
 8001258:	1841      	adds	r1, r0, r1
 800125a:	18cb      	adds	r3, r1, r3
 800125c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	3218      	adds	r2, #24
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	58d2      	ldr	r2, [r2, r3]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2101      	movs	r1, #1
 8001270:	4311      	orrs	r1, r2
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	3218      	adds	r2, #24
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 800127a:	2300      	movs	r3, #0
 800127c:	e010      	b.n	80012a0 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001282:	2280      	movs	r2, #128	@ 0x80
 8001284:	0392      	lsls	r2, r2, #14
 8001286:	431a      	orrs	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e007      	b.n	80012a0 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001294:	2280      	movs	r2, #128	@ 0x80
 8001296:	02d2      	lsls	r2, r2, #11
 8001298:	431a      	orrs	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
  }
}
 80012a0:	0018      	movs	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b008      	add	sp, #32
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012b4:	200b      	movs	r0, #11
 80012b6:	183b      	adds	r3, r7, r0
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	2120      	movs	r1, #32
 80012bc:	5c52      	ldrb	r2, [r2, r1]
 80012be:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80012c0:	0002      	movs	r2, r0
 80012c2:	18bb      	adds	r3, r7, r2
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d003      	beq.n	80012d2 <HAL_CAN_GetTxMailboxesFreeLevel+0x2a>
 80012ca:	18bb      	adds	r3, r7, r2
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d11d      	bne.n	800130e <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	2380      	movs	r3, #128	@ 0x80
 80012da:	04db      	lsls	r3, r3, #19
 80012dc:	4013      	ands	r3, r2
 80012de:	d002      	beq.n	80012e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x3e>
    {
      freelevel++;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	3301      	adds	r3, #1
 80012e4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	2380      	movs	r3, #128	@ 0x80
 80012ee:	051b      	lsls	r3, r3, #20
 80012f0:	4013      	ands	r3, r2
 80012f2:	d002      	beq.n	80012fa <HAL_CAN_GetTxMailboxesFreeLevel+0x52>
    {
      freelevel++;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3301      	adds	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	2380      	movs	r3, #128	@ 0x80
 8001302:	055b      	lsls	r3, r3, #21
 8001304:	4013      	ands	r3, r2
 8001306:	d002      	beq.n	800130e <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
    {
      freelevel++;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	3301      	adds	r3, #1
 800130c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800130e:	68fb      	ldr	r3, [r7, #12]
}
 8001310:	0018      	movs	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	b004      	add	sp, #16
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
 8001324:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001326:	2017      	movs	r0, #23
 8001328:	183b      	adds	r3, r7, r0
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	2120      	movs	r1, #32
 800132e:	5c52      	ldrb	r2, [r2, r1]
 8001330:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001332:	0002      	movs	r2, r0
 8001334:	18bb      	adds	r3, r7, r2
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d004      	beq.n	8001346 <HAL_CAN_GetRxMessage+0x2e>
 800133c:	18bb      	adds	r3, r7, r2
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d000      	beq.n	8001346 <HAL_CAN_GetRxMessage+0x2e>
 8001344:	e107      	b.n	8001556 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d10e      	bne.n	800136a <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2203      	movs	r2, #3
 8001354:	4013      	ands	r3, r2
 8001356:	d117      	bne.n	8001388 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135c:	2280      	movs	r2, #128	@ 0x80
 800135e:	0392      	lsls	r2, r2, #14
 8001360:	431a      	orrs	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e0fd      	b.n	8001566 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	691b      	ldr	r3, [r3, #16]
 8001370:	2203      	movs	r2, #3
 8001372:	4013      	ands	r3, r2
 8001374:	d108      	bne.n	8001388 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800137a:	2280      	movs	r2, #128	@ 0x80
 800137c:	0392      	lsls	r2, r2, #14
 800137e:	431a      	orrs	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e0ee      	b.n	8001566 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	321b      	adds	r2, #27
 8001390:	0112      	lsls	r2, r2, #4
 8001392:	58d3      	ldr	r3, [r2, r3]
 8001394:	2204      	movs	r2, #4
 8001396:	401a      	ands	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d10b      	bne.n	80013bc <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	68ba      	ldr	r2, [r7, #8]
 80013aa:	321b      	adds	r2, #27
 80013ac:	0112      	lsls	r2, r2, #4
 80013ae:	58d3      	ldr	r3, [r2, r3]
 80013b0:	0d5b      	lsrs	r3, r3, #21
 80013b2:	055b      	lsls	r3, r3, #21
 80013b4:	0d5a      	lsrs	r2, r3, #21
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	e00a      	b.n	80013d2 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	68ba      	ldr	r2, [r7, #8]
 80013c2:	321b      	adds	r2, #27
 80013c4:	0112      	lsls	r2, r2, #4
 80013c6:	58d3      	ldr	r3, [r2, r3]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	321b      	adds	r2, #27
 80013da:	0112      	lsls	r2, r2, #4
 80013dc:	58d3      	ldr	r3, [r2, r3]
 80013de:	2202      	movs	r2, #2
 80013e0:	401a      	ands	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	331b      	adds	r3, #27
 80013ee:	011b      	lsls	r3, r3, #4
 80013f0:	18d3      	adds	r3, r2, r3
 80013f2:	3304      	adds	r3, #4
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2208      	movs	r2, #8
 80013f8:	4013      	ands	r3, r2
 80013fa:	d003      	beq.n	8001404 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2208      	movs	r2, #8
 8001400:	611a      	str	r2, [r3, #16]
 8001402:	e00b      	b.n	800141c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	331b      	adds	r3, #27
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	18d3      	adds	r3, r2, r3
 8001410:	3304      	adds	r3, #4
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	220f      	movs	r2, #15
 8001416:	401a      	ands	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	331b      	adds	r3, #27
 8001424:	011b      	lsls	r3, r3, #4
 8001426:	18d3      	adds	r3, r2, r3
 8001428:	3304      	adds	r3, #4
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	0a1b      	lsrs	r3, r3, #8
 800142e:	22ff      	movs	r2, #255	@ 0xff
 8001430:	401a      	ands	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	331b      	adds	r3, #27
 800143e:	011b      	lsls	r3, r3, #4
 8001440:	18d3      	adds	r3, r2, r3
 8001442:	3304      	adds	r3, #4
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	0c1b      	lsrs	r3, r3, #16
 8001448:	041b      	lsls	r3, r3, #16
 800144a:	0c1a      	lsrs	r2, r3, #16
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6819      	ldr	r1, [r3, #0]
 8001454:	68ba      	ldr	r2, [r7, #8]
 8001456:	23dc      	movs	r3, #220	@ 0xdc
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	0112      	lsls	r2, r2, #4
 800145c:	188a      	adds	r2, r1, r2
 800145e:	18d3      	adds	r3, r2, r3
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	b2da      	uxtb	r2, r3
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	6819      	ldr	r1, [r3, #0]
 800146c:	68ba      	ldr	r2, [r7, #8]
 800146e:	23dc      	movs	r3, #220	@ 0xdc
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	0112      	lsls	r2, r2, #4
 8001474:	188a      	adds	r2, r1, r2
 8001476:	18d3      	adds	r3, r2, r3
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	0a1a      	lsrs	r2, r3, #8
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	3301      	adds	r3, #1
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	6819      	ldr	r1, [r3, #0]
 8001488:	68ba      	ldr	r2, [r7, #8]
 800148a:	23dc      	movs	r3, #220	@ 0xdc
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	0112      	lsls	r2, r2, #4
 8001490:	188a      	adds	r2, r1, r2
 8001492:	18d3      	adds	r3, r2, r3
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	0c1a      	lsrs	r2, r3, #16
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	3302      	adds	r3, #2
 800149c:	b2d2      	uxtb	r2, r2
 800149e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6819      	ldr	r1, [r3, #0]
 80014a4:	68ba      	ldr	r2, [r7, #8]
 80014a6:	23dc      	movs	r3, #220	@ 0xdc
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	0112      	lsls	r2, r2, #4
 80014ac:	188a      	adds	r2, r1, r2
 80014ae:	18d3      	adds	r3, r2, r3
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	0e1a      	lsrs	r2, r3, #24
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	3303      	adds	r3, #3
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	6819      	ldr	r1, [r3, #0]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	23de      	movs	r3, #222	@ 0xde
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	0112      	lsls	r2, r2, #4
 80014c8:	188a      	adds	r2, r1, r2
 80014ca:	18d3      	adds	r3, r2, r3
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	3304      	adds	r3, #4
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	68ba      	ldr	r2, [r7, #8]
 80014dc:	23de      	movs	r3, #222	@ 0xde
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	0112      	lsls	r2, r2, #4
 80014e2:	188a      	adds	r2, r1, r2
 80014e4:	18d3      	adds	r3, r2, r3
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	0a1a      	lsrs	r2, r3, #8
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	3305      	adds	r3, #5
 80014ee:	b2d2      	uxtb	r2, r2
 80014f0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	6819      	ldr	r1, [r3, #0]
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	23de      	movs	r3, #222	@ 0xde
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	0112      	lsls	r2, r2, #4
 80014fe:	188a      	adds	r2, r1, r2
 8001500:	18d3      	adds	r3, r2, r3
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	0c1a      	lsrs	r2, r3, #16
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	3306      	adds	r3, #6
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6819      	ldr	r1, [r3, #0]
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	23de      	movs	r3, #222	@ 0xde
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	0112      	lsls	r2, r2, #4
 800151a:	188a      	adds	r2, r1, r2
 800151c:	18d3      	adds	r3, r2, r3
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	0e1a      	lsrs	r2, r3, #24
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	3307      	adds	r3, #7
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d108      	bne.n	8001542 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68da      	ldr	r2, [r3, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2120      	movs	r1, #32
 800153c:	430a      	orrs	r2, r1
 800153e:	60da      	str	r2, [r3, #12]
 8001540:	e007      	b.n	8001552 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2120      	movs	r1, #32
 800154e:	430a      	orrs	r2, r1
 8001550:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	e007      	b.n	8001566 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155a:	2280      	movs	r2, #128	@ 0x80
 800155c:	02d2      	lsls	r2, r2, #11
 800155e:	431a      	orrs	r2, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
  }
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b006      	add	sp, #24
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001578:	200f      	movs	r0, #15
 800157a:	183b      	adds	r3, r7, r0
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	2120      	movs	r1, #32
 8001580:	5c52      	ldrb	r2, [r2, r1]
 8001582:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001584:	0002      	movs	r2, r0
 8001586:	18bb      	adds	r3, r7, r2
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d003      	beq.n	8001596 <HAL_CAN_ActivateNotification+0x28>
 800158e:	18bb      	adds	r3, r7, r2
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b02      	cmp	r3, #2
 8001594:	d109      	bne.n	80015aa <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	6959      	ldr	r1, [r3, #20]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e007      	b.n	80015ba <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ae:	2280      	movs	r2, #128	@ 0x80
 80015b0:	02d2      	lsls	r2, r2, #11
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
  }
}
 80015ba:	0018      	movs	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	b004      	add	sp, #16
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b08a      	sub	sp, #40	@ 0x28
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015ca:	2300      	movs	r3, #0
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	695b      	ldr	r3, [r3, #20]
 80015d4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80015fe:	6a3b      	ldr	r3, [r7, #32]
 8001600:	2201      	movs	r2, #1
 8001602:	4013      	ands	r3, r2
 8001604:	d100      	bne.n	8001608 <HAL_CAN_IRQHandler+0x46>
 8001606:	e084      	b.n	8001712 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	2201      	movs	r2, #1
 800160c:	4013      	ands	r3, r2
 800160e:	d024      	beq.n	800165a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2201      	movs	r2, #1
 8001616:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2202      	movs	r2, #2
 800161c:	4013      	ands	r3, r2
 800161e:	d004      	beq.n	800162a <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	0018      	movs	r0, r3
 8001624:	f000 f981 	bl	800192a <HAL_CAN_TxMailbox0CompleteCallback>
 8001628:	e017      	b.n	800165a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	2204      	movs	r2, #4
 800162e:	4013      	ands	r3, r2
 8001630:	d005      	beq.n	800163e <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	2280      	movs	r2, #128	@ 0x80
 8001636:	0112      	lsls	r2, r2, #4
 8001638:	4313      	orrs	r3, r2
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
 800163c:	e00d      	b.n	800165a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	2208      	movs	r2, #8
 8001642:	4013      	ands	r3, r2
 8001644:	d005      	beq.n	8001652 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001648:	2280      	movs	r2, #128	@ 0x80
 800164a:	0152      	lsls	r2, r2, #5
 800164c:	4313      	orrs	r3, r2
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001650:	e003      	b.n	800165a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	0018      	movs	r0, r3
 8001656:	f000 f980 	bl	800195a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	2380      	movs	r3, #128	@ 0x80
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	4013      	ands	r3, r2
 8001662:	d028      	beq.n	80016b6 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2280      	movs	r2, #128	@ 0x80
 800166a:	0052      	lsls	r2, r2, #1
 800166c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4013      	ands	r3, r2
 8001676:	d004      	beq.n	8001682 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	0018      	movs	r0, r3
 800167c:	f000 f95d 	bl	800193a <HAL_CAN_TxMailbox1CompleteCallback>
 8001680:	e019      	b.n	80016b6 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	2380      	movs	r3, #128	@ 0x80
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	4013      	ands	r3, r2
 800168a:	d005      	beq.n	8001698 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	2280      	movs	r2, #128	@ 0x80
 8001690:	0192      	lsls	r2, r2, #6
 8001692:	4313      	orrs	r3, r2
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
 8001696:	e00e      	b.n	80016b6 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	2380      	movs	r3, #128	@ 0x80
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	4013      	ands	r3, r2
 80016a0:	d005      	beq.n	80016ae <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80016a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a4:	2280      	movs	r2, #128	@ 0x80
 80016a6:	01d2      	lsls	r2, r2, #7
 80016a8:	4313      	orrs	r3, r2
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ac:	e003      	b.n	80016b6 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	0018      	movs	r0, r3
 80016b2:	f000 f95a 	bl	800196a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	2380      	movs	r3, #128	@ 0x80
 80016ba:	025b      	lsls	r3, r3, #9
 80016bc:	4013      	ands	r3, r2
 80016be:	d028      	beq.n	8001712 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2280      	movs	r2, #128	@ 0x80
 80016c6:	0252      	lsls	r2, r2, #9
 80016c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	2380      	movs	r3, #128	@ 0x80
 80016ce:	029b      	lsls	r3, r3, #10
 80016d0:	4013      	ands	r3, r2
 80016d2:	d004      	beq.n	80016de <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	0018      	movs	r0, r3
 80016d8:	f000 f937 	bl	800194a <HAL_CAN_TxMailbox2CompleteCallback>
 80016dc:	e019      	b.n	8001712 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	2380      	movs	r3, #128	@ 0x80
 80016e2:	02db      	lsls	r3, r3, #11
 80016e4:	4013      	ands	r3, r2
 80016e6:	d005      	beq.n	80016f4 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80016e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ea:	2280      	movs	r2, #128	@ 0x80
 80016ec:	0212      	lsls	r2, r2, #8
 80016ee:	4313      	orrs	r3, r2
 80016f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f2:	e00e      	b.n	8001712 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	2380      	movs	r3, #128	@ 0x80
 80016f8:	031b      	lsls	r3, r3, #12
 80016fa:	4013      	ands	r3, r2
 80016fc:	d005      	beq.n	800170a <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80016fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001700:	2280      	movs	r2, #128	@ 0x80
 8001702:	0252      	lsls	r2, r2, #9
 8001704:	4313      	orrs	r3, r2
 8001706:	627b      	str	r3, [r7, #36]	@ 0x24
 8001708:	e003      	b.n	8001712 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	0018      	movs	r0, r3
 800170e:	f000 f934 	bl	800197a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	2208      	movs	r2, #8
 8001716:	4013      	ands	r3, r2
 8001718:	d00c      	beq.n	8001734 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	2210      	movs	r2, #16
 800171e:	4013      	ands	r3, r2
 8001720:	d008      	beq.n	8001734 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001724:	2280      	movs	r2, #128	@ 0x80
 8001726:	0092      	lsls	r2, r2, #2
 8001728:	4313      	orrs	r3, r2
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2210      	movs	r2, #16
 8001732:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	2204      	movs	r2, #4
 8001738:	4013      	ands	r3, r2
 800173a:	d00b      	beq.n	8001754 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	2208      	movs	r2, #8
 8001740:	4013      	ands	r3, r2
 8001742:	d007      	beq.n	8001754 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2208      	movs	r2, #8
 800174a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	0018      	movs	r0, r3
 8001750:	f000 f91b 	bl	800198a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001754:	6a3b      	ldr	r3, [r7, #32]
 8001756:	2202      	movs	r2, #2
 8001758:	4013      	ands	r3, r2
 800175a:	d009      	beq.n	8001770 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2203      	movs	r2, #3
 8001764:	4013      	ands	r3, r2
 8001766:	d003      	beq.n	8001770 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	0018      	movs	r0, r3
 800176c:	f7ff f81c 	bl	80007a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	2240      	movs	r2, #64	@ 0x40
 8001774:	4013      	ands	r3, r2
 8001776:	d00c      	beq.n	8001792 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	2210      	movs	r2, #16
 800177c:	4013      	ands	r3, r2
 800177e:	d008      	beq.n	8001792 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001782:	2280      	movs	r2, #128	@ 0x80
 8001784:	00d2      	lsls	r2, r2, #3
 8001786:	4313      	orrs	r3, r2
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2210      	movs	r2, #16
 8001790:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001792:	6a3b      	ldr	r3, [r7, #32]
 8001794:	2220      	movs	r2, #32
 8001796:	4013      	ands	r3, r2
 8001798:	d00b      	beq.n	80017b2 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	2208      	movs	r2, #8
 800179e:	4013      	ands	r3, r2
 80017a0:	d007      	beq.n	80017b2 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2208      	movs	r2, #8
 80017a8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	0018      	movs	r0, r3
 80017ae:	f000 f8fc 	bl	80019aa <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	2210      	movs	r2, #16
 80017b6:	4013      	ands	r3, r2
 80017b8:	d009      	beq.n	80017ce <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	2203      	movs	r2, #3
 80017c2:	4013      	ands	r3, r2
 80017c4:	d003      	beq.n	80017ce <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	0018      	movs	r0, r3
 80017ca:	f000 f8e6 	bl	800199a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80017ce:	6a3a      	ldr	r2, [r7, #32]
 80017d0:	2380      	movs	r3, #128	@ 0x80
 80017d2:	029b      	lsls	r3, r3, #10
 80017d4:	4013      	ands	r3, r2
 80017d6:	d00b      	beq.n	80017f0 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	2210      	movs	r2, #16
 80017dc:	4013      	ands	r3, r2
 80017de:	d007      	beq.n	80017f0 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2210      	movs	r2, #16
 80017e6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	0018      	movs	r0, r3
 80017ec:	f000 f8e5 	bl	80019ba <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80017f0:	6a3a      	ldr	r2, [r7, #32]
 80017f2:	2380      	movs	r3, #128	@ 0x80
 80017f4:	025b      	lsls	r3, r3, #9
 80017f6:	4013      	ands	r3, r2
 80017f8:	d00b      	beq.n	8001812 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	2208      	movs	r2, #8
 80017fe:	4013      	ands	r3, r2
 8001800:	d007      	beq.n	8001812 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2208      	movs	r2, #8
 8001808:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	0018      	movs	r0, r3
 800180e:	f000 f8dc 	bl	80019ca <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001812:	6a3a      	ldr	r2, [r7, #32]
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	4013      	ands	r3, r2
 800181a:	d100      	bne.n	800181e <HAL_CAN_IRQHandler+0x25c>
 800181c:	e074      	b.n	8001908 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	2204      	movs	r2, #4
 8001822:	4013      	ands	r3, r2
 8001824:	d100      	bne.n	8001828 <HAL_CAN_IRQHandler+0x266>
 8001826:	e06b      	b.n	8001900 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001828:	6a3a      	ldr	r2, [r7, #32]
 800182a:	2380      	movs	r3, #128	@ 0x80
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	4013      	ands	r3, r2
 8001830:	d007      	beq.n	8001842 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001838:	d003      	beq.n	8001842 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800183a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183c:	2201      	movs	r2, #1
 800183e:	4313      	orrs	r3, r2
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001842:	6a3a      	ldr	r2, [r7, #32]
 8001844:	2380      	movs	r3, #128	@ 0x80
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4013      	ands	r3, r2
 800184a:	d007      	beq.n	800185c <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2202      	movs	r2, #2
 8001850:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001852:	d003      	beq.n	800185c <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001856:	2202      	movs	r2, #2
 8001858:	4313      	orrs	r3, r2
 800185a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800185c:	6a3a      	ldr	r2, [r7, #32]
 800185e:	2380      	movs	r3, #128	@ 0x80
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	4013      	ands	r3, r2
 8001864:	d007      	beq.n	8001876 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2204      	movs	r2, #4
 800186a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800186c:	d003      	beq.n	8001876 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001870:	2204      	movs	r2, #4
 8001872:	4313      	orrs	r3, r2
 8001874:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001876:	6a3a      	ldr	r2, [r7, #32]
 8001878:	2380      	movs	r3, #128	@ 0x80
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	4013      	ands	r3, r2
 800187e:	d03f      	beq.n	8001900 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2270      	movs	r2, #112	@ 0x70
 8001884:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001886:	d03b      	beq.n	8001900 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2270      	movs	r2, #112	@ 0x70
 800188c:	4013      	ands	r3, r2
 800188e:	2b60      	cmp	r3, #96	@ 0x60
 8001890:	d027      	beq.n	80018e2 <HAL_CAN_IRQHandler+0x320>
 8001892:	d82c      	bhi.n	80018ee <HAL_CAN_IRQHandler+0x32c>
 8001894:	2b50      	cmp	r3, #80	@ 0x50
 8001896:	d01f      	beq.n	80018d8 <HAL_CAN_IRQHandler+0x316>
 8001898:	d829      	bhi.n	80018ee <HAL_CAN_IRQHandler+0x32c>
 800189a:	2b40      	cmp	r3, #64	@ 0x40
 800189c:	d017      	beq.n	80018ce <HAL_CAN_IRQHandler+0x30c>
 800189e:	d826      	bhi.n	80018ee <HAL_CAN_IRQHandler+0x32c>
 80018a0:	2b30      	cmp	r3, #48	@ 0x30
 80018a2:	d00f      	beq.n	80018c4 <HAL_CAN_IRQHandler+0x302>
 80018a4:	d823      	bhi.n	80018ee <HAL_CAN_IRQHandler+0x32c>
 80018a6:	2b10      	cmp	r3, #16
 80018a8:	d002      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x2ee>
 80018aa:	2b20      	cmp	r3, #32
 80018ac:	d005      	beq.n	80018ba <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80018ae:	e01e      	b.n	80018ee <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 80018b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b2:	2208      	movs	r2, #8
 80018b4:	4313      	orrs	r3, r2
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018b8:	e01a      	b.n	80018f0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 80018ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018bc:	2210      	movs	r2, #16
 80018be:	4313      	orrs	r3, r2
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018c2:	e015      	b.n	80018f0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 80018c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c6:	2220      	movs	r2, #32
 80018c8:	4313      	orrs	r3, r2
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018cc:	e010      	b.n	80018f0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 80018ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d0:	2240      	movs	r2, #64	@ 0x40
 80018d2:	4313      	orrs	r3, r2
 80018d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018d6:	e00b      	b.n	80018f0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 80018d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018da:	2280      	movs	r2, #128	@ 0x80
 80018dc:	4313      	orrs	r3, r2
 80018de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018e0:	e006      	b.n	80018f0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	2280      	movs	r2, #128	@ 0x80
 80018e6:	0052      	lsls	r2, r2, #1
 80018e8:	4313      	orrs	r3, r2
 80018ea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80018ec:	e000      	b.n	80018f0 <HAL_CAN_IRQHandler+0x32e>
            break;
 80018ee:	46c0      	nop			@ (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	699a      	ldr	r2, [r3, #24]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2170      	movs	r1, #112	@ 0x70
 80018fc:	438a      	bics	r2, r1
 80018fe:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2204      	movs	r2, #4
 8001906:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190a:	2b00      	cmp	r3, #0
 800190c:	d009      	beq.n	8001922 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001914:	431a      	orrs	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	0018      	movs	r0, r3
 800191e:	f000 f85c 	bl	80019da <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001922:	46c0      	nop			@ (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	b00a      	add	sp, #40	@ 0x28
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001932:	46c0      	nop			@ (mov r8, r8)
 8001934:	46bd      	mov	sp, r7
 8001936:	b002      	add	sp, #8
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b002      	add	sp, #8
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001952:	46c0      	nop			@ (mov r8, r8)
 8001954:	46bd      	mov	sp, r7
 8001956:	b002      	add	sp, #8
 8001958:	bd80      	pop	{r7, pc}

0800195a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001962:	46c0      	nop			@ (mov r8, r8)
 8001964:	46bd      	mov	sp, r7
 8001966:	b002      	add	sp, #8
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	46bd      	mov	sp, r7
 8001976:	b002      	add	sp, #8
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001982:	46c0      	nop			@ (mov r8, r8)
 8001984:	46bd      	mov	sp, r7
 8001986:	b002      	add	sp, #8
 8001988:	bd80      	pop	{r7, pc}

0800198a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	46bd      	mov	sp, r7
 8001996:	b002      	add	sp, #8
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	46bd      	mov	sp, r7
 80019a6:	b002      	add	sp, #8
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b002      	add	sp, #8
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80019c2:	46c0      	nop			@ (mov r8, r8)
 80019c4:	46bd      	mov	sp, r7
 80019c6:	b002      	add	sp, #8
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b002      	add	sp, #8
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b002      	add	sp, #8
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	0002      	movs	r2, r0
 80019f4:	1dfb      	adds	r3, r7, #7
 80019f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019f8:	1dfb      	adds	r3, r7, #7
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80019fe:	d809      	bhi.n	8001a14 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a00:	1dfb      	adds	r3, r7, #7
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	001a      	movs	r2, r3
 8001a06:	231f      	movs	r3, #31
 8001a08:	401a      	ands	r2, r3
 8001a0a:	4b04      	ldr	r3, [pc, #16]	@ (8001a1c <__NVIC_EnableIRQ+0x30>)
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	4091      	lsls	r1, r2
 8001a10:	000a      	movs	r2, r1
 8001a12:	601a      	str	r2, [r3, #0]
  }
}
 8001a14:	46c0      	nop			@ (mov r8, r8)
 8001a16:	46bd      	mov	sp, r7
 8001a18:	b002      	add	sp, #8
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	e000e100 	.word	0xe000e100

08001a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	0002      	movs	r2, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	1dfb      	adds	r3, r7, #7
 8001a2c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a2e:	1dfb      	adds	r3, r7, #7
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a34:	d828      	bhi.n	8001a88 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a36:	4a2f      	ldr	r2, [pc, #188]	@ (8001af4 <__NVIC_SetPriority+0xd4>)
 8001a38:	1dfb      	adds	r3, r7, #7
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	089b      	lsrs	r3, r3, #2
 8001a40:	33c0      	adds	r3, #192	@ 0xc0
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	589b      	ldr	r3, [r3, r2]
 8001a46:	1dfa      	adds	r2, r7, #7
 8001a48:	7812      	ldrb	r2, [r2, #0]
 8001a4a:	0011      	movs	r1, r2
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	400a      	ands	r2, r1
 8001a50:	00d2      	lsls	r2, r2, #3
 8001a52:	21ff      	movs	r1, #255	@ 0xff
 8001a54:	4091      	lsls	r1, r2
 8001a56:	000a      	movs	r2, r1
 8001a58:	43d2      	mvns	r2, r2
 8001a5a:	401a      	ands	r2, r3
 8001a5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	019b      	lsls	r3, r3, #6
 8001a62:	22ff      	movs	r2, #255	@ 0xff
 8001a64:	401a      	ands	r2, r3
 8001a66:	1dfb      	adds	r3, r7, #7
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	4003      	ands	r3, r0
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a74:	481f      	ldr	r0, [pc, #124]	@ (8001af4 <__NVIC_SetPriority+0xd4>)
 8001a76:	1dfb      	adds	r3, r7, #7
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	089b      	lsrs	r3, r3, #2
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	33c0      	adds	r3, #192	@ 0xc0
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a86:	e031      	b.n	8001aec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a88:	4a1b      	ldr	r2, [pc, #108]	@ (8001af8 <__NVIC_SetPriority+0xd8>)
 8001a8a:	1dfb      	adds	r3, r7, #7
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	0019      	movs	r1, r3
 8001a90:	230f      	movs	r3, #15
 8001a92:	400b      	ands	r3, r1
 8001a94:	3b08      	subs	r3, #8
 8001a96:	089b      	lsrs	r3, r3, #2
 8001a98:	3306      	adds	r3, #6
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	18d3      	adds	r3, r2, r3
 8001a9e:	3304      	adds	r3, #4
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	1dfa      	adds	r2, r7, #7
 8001aa4:	7812      	ldrb	r2, [r2, #0]
 8001aa6:	0011      	movs	r1, r2
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	400a      	ands	r2, r1
 8001aac:	00d2      	lsls	r2, r2, #3
 8001aae:	21ff      	movs	r1, #255	@ 0xff
 8001ab0:	4091      	lsls	r1, r2
 8001ab2:	000a      	movs	r2, r1
 8001ab4:	43d2      	mvns	r2, r2
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	019b      	lsls	r3, r3, #6
 8001abe:	22ff      	movs	r2, #255	@ 0xff
 8001ac0:	401a      	ands	r2, r3
 8001ac2:	1dfb      	adds	r3, r7, #7
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	2303      	movs	r3, #3
 8001aca:	4003      	ands	r3, r0
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ad0:	4809      	ldr	r0, [pc, #36]	@ (8001af8 <__NVIC_SetPriority+0xd8>)
 8001ad2:	1dfb      	adds	r3, r7, #7
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	001c      	movs	r4, r3
 8001ad8:	230f      	movs	r3, #15
 8001ada:	4023      	ands	r3, r4
 8001adc:	3b08      	subs	r3, #8
 8001ade:	089b      	lsrs	r3, r3, #2
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	3306      	adds	r3, #6
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	18c3      	adds	r3, r0, r3
 8001ae8:	3304      	adds	r3, #4
 8001aea:	601a      	str	r2, [r3, #0]
}
 8001aec:	46c0      	nop			@ (mov r8, r8)
 8001aee:	46bd      	mov	sp, r7
 8001af0:	b003      	add	sp, #12
 8001af2:	bd90      	pop	{r4, r7, pc}
 8001af4:	e000e100 	.word	0xe000e100
 8001af8:	e000ed00 	.word	0xe000ed00

08001afc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	1e5a      	subs	r2, r3, #1
 8001b08:	2380      	movs	r3, #128	@ 0x80
 8001b0a:	045b      	lsls	r3, r3, #17
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d301      	bcc.n	8001b14 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b10:	2301      	movs	r3, #1
 8001b12:	e010      	b.n	8001b36 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b14:	4b0a      	ldr	r3, [pc, #40]	@ (8001b40 <SysTick_Config+0x44>)
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	3a01      	subs	r2, #1
 8001b1a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	425b      	negs	r3, r3
 8001b20:	2103      	movs	r1, #3
 8001b22:	0018      	movs	r0, r3
 8001b24:	f7ff ff7c 	bl	8001a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b28:	4b05      	ldr	r3, [pc, #20]	@ (8001b40 <SysTick_Config+0x44>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b2e:	4b04      	ldr	r3, [pc, #16]	@ (8001b40 <SysTick_Config+0x44>)
 8001b30:	2207      	movs	r2, #7
 8001b32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	0018      	movs	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b002      	add	sp, #8
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	e000e010 	.word	0xe000e010

08001b44 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
 8001b4e:	210f      	movs	r1, #15
 8001b50:	187b      	adds	r3, r7, r1
 8001b52:	1c02      	adds	r2, r0, #0
 8001b54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001b56:	68ba      	ldr	r2, [r7, #8]
 8001b58:	187b      	adds	r3, r7, r1
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	b25b      	sxtb	r3, r3
 8001b5e:	0011      	movs	r1, r2
 8001b60:	0018      	movs	r0, r3
 8001b62:	f7ff ff5d 	bl	8001a20 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001b66:	46c0      	nop			@ (mov r8, r8)
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b004      	add	sp, #16
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	0002      	movs	r2, r0
 8001b76:	1dfb      	adds	r3, r7, #7
 8001b78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b7a:	1dfb      	adds	r3, r7, #7
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	b25b      	sxtb	r3, r3
 8001b80:	0018      	movs	r0, r3
 8001b82:	f7ff ff33 	bl	80019ec <__NVIC_EnableIRQ>
}
 8001b86:	46c0      	nop			@ (mov r8, r8)
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	b002      	add	sp, #8
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f7ff ffaf 	bl	8001afc <SysTick_Config>
 8001b9e:	0003      	movs	r3, r0
}
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b002      	add	sp, #8
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8001ba8:	b5b0      	push	{r4, r5, r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001bb2:	4b6e      	ldr	r3, [pc, #440]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	2210      	movs	r2, #16
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b10      	cmp	r3, #16
 8001bbc:	d005      	beq.n	8001bca <HAL_FLASH_IRQHandler+0x22>
 8001bbe:	4b6b      	ldr	r3, [pc, #428]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	2204      	movs	r2, #4
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	d10f      	bne.n	8001bea <HAL_FLASH_IRQHandler+0x42>
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8001bca:	4b69      	ldr	r3, [pc, #420]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8001bd0:	4b67      	ldr	r3, [pc, #412]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	4252      	negs	r2, r2
 8001bd6:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8001bd8:	f000 f8fa 	bl	8001dd0 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	0018      	movs	r0, r3
 8001be0:	f000 f8d2 	bl	8001d88 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001be4:	4b62      	ldr	r3, [pc, #392]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001bea:	4b60      	ldr	r3, [pc, #384]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2220      	movs	r2, #32
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	2b20      	cmp	r3, #32
 8001bf4:	d000      	beq.n	8001bf8 <HAL_FLASH_IRQHandler+0x50>
 8001bf6:	e0a1      	b.n	8001d3c <HAL_FLASH_IRQHandler+0x194>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001bf8:	4b5c      	ldr	r3, [pc, #368]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001bfa:	2220      	movs	r2, #32
 8001bfc:	60da      	str	r2, [r3, #12]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8001bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d100      	bne.n	8001c0a <HAL_FLASH_IRQHandler+0x62>
 8001c08:	e098      	b.n	8001d3c <HAL_FLASH_IRQHandler+0x194>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8001c0a:	4b59      	ldr	r3, [pc, #356]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d132      	bne.n	8001c7a <HAL_FLASH_IRQHandler+0xd2>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8001c14:	4b56      	ldr	r3, [pc, #344]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	1e5a      	subs	r2, r3, #1
 8001c1a:	4b55      	ldr	r3, [pc, #340]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c1c:	605a      	str	r2, [r3, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8001c1e:	4b54      	ldr	r3, [pc, #336]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d01b      	beq.n	8001c5e <HAL_FLASH_IRQHandler+0xb6>
        {
          addresstmp = pFlash.Address;
 8001c26:	4b52      	ldr	r3, [pc, #328]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f000 f8a2 	bl	8001d78 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8001c34:	4b4e      	ldr	r3, [pc, #312]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	2280      	movs	r2, #128	@ 0x80
 8001c3a:	0112      	lsls	r2, r2, #4
 8001c3c:	4694      	mov	ip, r2
 8001c3e:	4463      	add	r3, ip
 8001c40:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8001c42:	4b4b      	ldr	r3, [pc, #300]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	609a      	str	r2, [r3, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001c48:	4b48      	ldr	r3, [pc, #288]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001c4e:	2102      	movs	r1, #2
 8001c50:	438a      	bics	r2, r1
 8001c52:	611a      	str	r2, [r3, #16]

          FLASH_PageErase(addresstmp);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	0018      	movs	r0, r3
 8001c58:	f000 f8ea 	bl	8001e30 <FLASH_PageErase>
 8001c5c:	e06e      	b.n	8001d3c <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	425b      	negs	r3, r3
 8001c62:	607b      	str	r3, [r7, #4]
 8001c64:	4b42      	ldr	r3, [pc, #264]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001c6a:	4b41      	ldr	r3, [pc, #260]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	0018      	movs	r0, r3
 8001c74:	f000 f880 	bl	8001d78 <HAL_FLASH_EndOfOperationCallback>
 8001c78:	e060      	b.n	8001d3c <HAL_FLASH_IRQHandler+0x194>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d10c      	bne.n	8001c9e <HAL_FLASH_IRQHandler+0xf6>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001c84:	4b39      	ldr	r3, [pc, #228]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	4b38      	ldr	r3, [pc, #224]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001c8a:	2104      	movs	r1, #4
 8001c8c:	438a      	bics	r2, r1
 8001c8e:	611a      	str	r2, [r3, #16]

          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0);
 8001c90:	2000      	movs	r0, #0
 8001c92:	f000 f871 	bl	8001d78 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001c96:	4b36      	ldr	r3, [pc, #216]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
 8001c9c:	e04e      	b.n	8001d3c <HAL_FLASH_IRQHandler+0x194>
        }
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8001c9e:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	1e5a      	subs	r2, r3, #1
 8001ca4:	4b32      	ldr	r3, [pc, #200]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ca6:	605a      	str	r2, [r3, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d021      	beq.n	8001cf4 <HAL_FLASH_IRQHandler+0x14c>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2;
 8001cb0:	4b2f      	ldr	r3, [pc, #188]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	1c9a      	adds	r2, r3, #2
 8001cb6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001cb8:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8001cba:	4b2d      	ldr	r3, [pc, #180]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8001cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001cc2:	691a      	ldr	r2, [r3, #16]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	0419      	lsls	r1, r3, #16
 8001cc8:	0c14      	lsrs	r4, r2, #16
 8001cca:	430c      	orrs	r4, r1
 8001ccc:	0c1d      	lsrs	r5, r3, #16
 8001cce:	4b28      	ldr	r3, [pc, #160]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001cd0:	611c      	str	r4, [r3, #16]
 8001cd2:	615d      	str	r5, [r3, #20]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001cd4:	4b25      	ldr	r3, [pc, #148]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	4b24      	ldr	r3, [pc, #144]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001cda:	2101      	movs	r1, #1
 8001cdc:	438a      	bics	r2, r1
 8001cde:	611a      	str	r2, [r3, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8001ce0:	4b23      	ldr	r3, [pc, #140]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	b292      	uxth	r2, r2
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	0011      	movs	r1, r2
 8001cec:	0018      	movs	r0, r3
 8001cee:	f000 f853 	bl	8001d98 <FLASH_Program_HalfWord>
 8001cf2:	e023      	b.n	8001d3c <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b03      	cmp	r3, #3
 8001cfc:	d105      	bne.n	8001d0a <HAL_FLASH_IRQHandler+0x162>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8001cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	0018      	movs	r0, r3
 8001d04:	f000 f838 	bl	8001d78 <HAL_FLASH_EndOfOperationCallback>
 8001d08:	e011      	b.n	8001d2e <HAL_FLASH_IRQHandler+0x186>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8001d0a:	4b19      	ldr	r3, [pc, #100]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d106      	bne.n	8001d22 <HAL_FLASH_IRQHandler+0x17a>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8001d14:	4b16      	ldr	r3, [pc, #88]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	3b02      	subs	r3, #2
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f000 f82c 	bl	8001d78 <HAL_FLASH_EndOfOperationCallback>
 8001d20:	e005      	b.n	8001d2e <HAL_FLASH_IRQHandler+0x186>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8001d22:	4b13      	ldr	r3, [pc, #76]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	3b06      	subs	r3, #6
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f000 f825 	bl	8001d78 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8001d2e:	4b10      	ldr	r3, [pc, #64]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	4252      	negs	r2, r2
 8001d34:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001d36:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d10e      	bne.n	8001d64 <HAL_FLASH_IRQHandler+0x1bc>
  {
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8001d46:	4b09      	ldr	r3, [pc, #36]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d48:	691a      	ldr	r2, [r3, #16]
 8001d4a:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d4c:	2107      	movs	r1, #7
 8001d4e:	438a      	bics	r2, r1
 8001d50:	611a      	str	r2, [r3, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d54:	691a      	ldr	r2, [r3, #16]
 8001d56:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d58:	4906      	ldr	r1, [pc, #24]	@ (8001d74 <HAL_FLASH_IRQHandler+0x1cc>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	611a      	str	r2, [r3, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8001d5e:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	761a      	strb	r2, [r3, #24]
  }
}
 8001d64:	46c0      	nop			@ (mov r8, r8)
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b002      	add	sp, #8
 8001d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6c:	40022000 	.word	0x40022000
 8001d70:	20000488 	.word	0x20000488
 8001d74:	ffffebff 	.word	0xffffebff

08001d78 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8001d80:	46c0      	nop			@ (mov r8, r8)
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b002      	add	sp, #8
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8001d90:	46c0      	nop			@ (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b002      	add	sp, #8
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	000a      	movs	r2, r1
 8001da2:	1cbb      	adds	r3, r7, #2
 8001da4:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <FLASH_Program_HalfWord+0x30>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001dac:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <FLASH_Program_HalfWord+0x34>)
 8001dae:	691a      	ldr	r2, [r3, #16]
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <FLASH_Program_HalfWord+0x34>)
 8001db2:	2101      	movs	r1, #1
 8001db4:	430a      	orrs	r2, r1
 8001db6:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	1cba      	adds	r2, r7, #2
 8001dbc:	8812      	ldrh	r2, [r2, #0]
 8001dbe:	801a      	strh	r2, [r3, #0]
}
 8001dc0:	46c0      	nop			@ (mov r8, r8)
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	b002      	add	sp, #8
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000488 	.word	0x20000488
 8001dcc:	40022000 	.word	0x40022000

08001dd0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001dda:	4b13      	ldr	r3, [pc, #76]	@ (8001e28 <FLASH_SetErrorCode+0x58>)
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	2210      	movs	r2, #16
 8001de0:	4013      	ands	r3, r2
 8001de2:	2b10      	cmp	r3, #16
 8001de4:	d109      	bne.n	8001dfa <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001de6:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <FLASH_SetErrorCode+0x5c>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	2202      	movs	r2, #2
 8001dec:	431a      	orrs	r2, r3
 8001dee:	4b0f      	ldr	r3, [pc, #60]	@ (8001e2c <FLASH_SetErrorCode+0x5c>)
 8001df0:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2210      	movs	r2, #16
 8001df6:	4313      	orrs	r3, r2
 8001df8:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <FLASH_SetErrorCode+0x58>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2204      	movs	r2, #4
 8001e00:	4013      	ands	r3, r2
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d109      	bne.n	8001e1a <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001e06:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <FLASH_SetErrorCode+0x5c>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	4b07      	ldr	r3, [pc, #28]	@ (8001e2c <FLASH_SetErrorCode+0x5c>)
 8001e10:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2204      	movs	r2, #4
 8001e16:	4313      	orrs	r3, r2
 8001e18:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001e1a:	4b03      	ldr	r3, [pc, #12]	@ (8001e28 <FLASH_SetErrorCode+0x58>)
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	60da      	str	r2, [r3, #12]
}  
 8001e20:	46c0      	nop			@ (mov r8, r8)
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b002      	add	sp, #8
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40022000 	.word	0x40022000
 8001e2c:	20000488 	.word	0x20000488

08001e30 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e38:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <FLASH_PageErase+0x34>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <FLASH_PageErase+0x38>)
 8001e40:	691a      	ldr	r2, [r3, #16]
 8001e42:	4b09      	ldr	r3, [pc, #36]	@ (8001e68 <FLASH_PageErase+0x38>)
 8001e44:	2102      	movs	r1, #2
 8001e46:	430a      	orrs	r2, r1
 8001e48:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001e4a:	4b07      	ldr	r3, [pc, #28]	@ (8001e68 <FLASH_PageErase+0x38>)
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001e50:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <FLASH_PageErase+0x38>)
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	4b04      	ldr	r3, [pc, #16]	@ (8001e68 <FLASH_PageErase+0x38>)
 8001e56:	2140      	movs	r1, #64	@ 0x40
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	611a      	str	r2, [r3, #16]
}
 8001e5c:	46c0      	nop			@ (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b002      	add	sp, #8
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000488 	.word	0x20000488
 8001e68:	40022000 	.word	0x40022000

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7a:	e155      	b.n	8002128 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2101      	movs	r1, #1
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	4091      	lsls	r1, r2
 8001e86:	000a      	movs	r2, r1
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d100      	bne.n	8001e94 <HAL_GPIO_Init+0x28>
 8001e92:	e146      	b.n	8002122 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2203      	movs	r2, #3
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d005      	beq.n	8001eac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d130      	bne.n	8001f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	409a      	lsls	r2, r3
 8001eba:	0013      	movs	r3, r2
 8001ebc:	43da      	mvns	r2, r3
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68da      	ldr	r2, [r3, #12]
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	0013      	movs	r3, r2
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	0013      	movs	r3, r2
 8001eea:	43da      	mvns	r2, r3
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	091b      	lsrs	r3, r3, #4
 8001ef8:	2201      	movs	r2, #1
 8001efa:	401a      	ands	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	409a      	lsls	r2, r3
 8001f00:	0013      	movs	r3, r2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2203      	movs	r2, #3
 8001f14:	4013      	ands	r3, r2
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d017      	beq.n	8001f4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	2203      	movs	r2, #3
 8001f26:	409a      	lsls	r2, r3
 8001f28:	0013      	movs	r3, r2
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	0013      	movs	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d123      	bne.n	8001f9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	08da      	lsrs	r2, r3, #3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	3208      	adds	r2, #8
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	58d3      	ldr	r3, [r2, r3]
 8001f62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2207      	movs	r2, #7
 8001f68:	4013      	ands	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	0013      	movs	r3, r2
 8001f72:	43da      	mvns	r2, r3
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	691a      	ldr	r2, [r3, #16]
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	2107      	movs	r1, #7
 8001f82:	400b      	ands	r3, r1
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	409a      	lsls	r2, r3
 8001f88:	0013      	movs	r3, r2
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	08da      	lsrs	r2, r3, #3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3208      	adds	r2, #8
 8001f98:	0092      	lsls	r2, r2, #2
 8001f9a:	6939      	ldr	r1, [r7, #16]
 8001f9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	2203      	movs	r2, #3
 8001faa:	409a      	lsls	r2, r3
 8001fac:	0013      	movs	r3, r2
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2203      	movs	r2, #3
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	0013      	movs	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	23c0      	movs	r3, #192	@ 0xc0
 8001fd8:	029b      	lsls	r3, r3, #10
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d100      	bne.n	8001fe0 <HAL_GPIO_Init+0x174>
 8001fde:	e0a0      	b.n	8002122 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe0:	4b57      	ldr	r3, [pc, #348]	@ (8002140 <HAL_GPIO_Init+0x2d4>)
 8001fe2:	699a      	ldr	r2, [r3, #24]
 8001fe4:	4b56      	ldr	r3, [pc, #344]	@ (8002140 <HAL_GPIO_Init+0x2d4>)
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	619a      	str	r2, [r3, #24]
 8001fec:	4b54      	ldr	r3, [pc, #336]	@ (8002140 <HAL_GPIO_Init+0x2d4>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	60bb      	str	r3, [r7, #8]
 8001ff6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ff8:	4a52      	ldr	r2, [pc, #328]	@ (8002144 <HAL_GPIO_Init+0x2d8>)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	089b      	lsrs	r3, r3, #2
 8001ffe:	3302      	adds	r3, #2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	589b      	ldr	r3, [r3, r2]
 8002004:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2203      	movs	r2, #3
 800200a:	4013      	ands	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	220f      	movs	r2, #15
 8002010:	409a      	lsls	r2, r3
 8002012:	0013      	movs	r3, r2
 8002014:	43da      	mvns	r2, r3
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	4013      	ands	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	2390      	movs	r3, #144	@ 0x90
 8002020:	05db      	lsls	r3, r3, #23
 8002022:	429a      	cmp	r2, r3
 8002024:	d019      	beq.n	800205a <HAL_GPIO_Init+0x1ee>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a47      	ldr	r2, [pc, #284]	@ (8002148 <HAL_GPIO_Init+0x2dc>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d013      	beq.n	8002056 <HAL_GPIO_Init+0x1ea>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a46      	ldr	r2, [pc, #280]	@ (800214c <HAL_GPIO_Init+0x2e0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00d      	beq.n	8002052 <HAL_GPIO_Init+0x1e6>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a45      	ldr	r2, [pc, #276]	@ (8002150 <HAL_GPIO_Init+0x2e4>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d007      	beq.n	800204e <HAL_GPIO_Init+0x1e2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a44      	ldr	r2, [pc, #272]	@ (8002154 <HAL_GPIO_Init+0x2e8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d101      	bne.n	800204a <HAL_GPIO_Init+0x1de>
 8002046:	2304      	movs	r3, #4
 8002048:	e008      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 800204a:	2305      	movs	r3, #5
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 800204e:	2303      	movs	r3, #3
 8002050:	e004      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 8002052:	2302      	movs	r3, #2
 8002054:	e002      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 800205a:	2300      	movs	r3, #0
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	2103      	movs	r1, #3
 8002060:	400a      	ands	r2, r1
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4093      	lsls	r3, r2
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800206c:	4935      	ldr	r1, [pc, #212]	@ (8002144 <HAL_GPIO_Init+0x2d8>)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	089b      	lsrs	r3, r3, #2
 8002072:	3302      	adds	r3, #2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800207a:	4b37      	ldr	r3, [pc, #220]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	43da      	mvns	r2, r3
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4013      	ands	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	2380      	movs	r3, #128	@ 0x80
 8002090:	035b      	lsls	r3, r3, #13
 8002092:	4013      	ands	r3, r2
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4313      	orrs	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800209e:	4b2e      	ldr	r3, [pc, #184]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80020a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	43da      	mvns	r2, r3
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4013      	ands	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	2380      	movs	r3, #128	@ 0x80
 80020ba:	039b      	lsls	r3, r3, #14
 80020bc:	4013      	ands	r3, r2
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80020c8:	4b23      	ldr	r3, [pc, #140]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80020ce:	4b22      	ldr	r3, [pc, #136]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	43da      	mvns	r2, r3
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	2380      	movs	r3, #128	@ 0x80
 80020e4:	029b      	lsls	r3, r3, #10
 80020e6:	4013      	ands	r3, r2
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020f2:	4b19      	ldr	r3, [pc, #100]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80020f8:	4b17      	ldr	r3, [pc, #92]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	43da      	mvns	r2, r3
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4013      	ands	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	2380      	movs	r3, #128	@ 0x80
 800210e:	025b      	lsls	r3, r3, #9
 8002110:	4013      	ands	r3, r2
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	4313      	orrs	r3, r2
 800211a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800211c:	4b0e      	ldr	r3, [pc, #56]	@ (8002158 <HAL_GPIO_Init+0x2ec>)
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	3301      	adds	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	40da      	lsrs	r2, r3
 8002130:	1e13      	subs	r3, r2, #0
 8002132:	d000      	beq.n	8002136 <HAL_GPIO_Init+0x2ca>
 8002134:	e6a2      	b.n	8001e7c <HAL_GPIO_Init+0x10>
  } 
}
 8002136:	46c0      	nop			@ (mov r8, r8)
 8002138:	46c0      	nop			@ (mov r8, r8)
 800213a:	46bd      	mov	sp, r7
 800213c:	b006      	add	sp, #24
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000
 8002144:	40010000 	.word	0x40010000
 8002148:	48000400 	.word	0x48000400
 800214c:	48000800 	.word	0x48000800
 8002150:	48000c00 	.word	0x48000c00
 8002154:	48001000 	.word	0x48001000
 8002158:	40010400 	.word	0x40010400

0800215c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	0008      	movs	r0, r1
 8002166:	0011      	movs	r1, r2
 8002168:	1cbb      	adds	r3, r7, #2
 800216a:	1c02      	adds	r2, r0, #0
 800216c:	801a      	strh	r2, [r3, #0]
 800216e:	1c7b      	adds	r3, r7, #1
 8002170:	1c0a      	adds	r2, r1, #0
 8002172:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002174:	1c7b      	adds	r3, r7, #1
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800217c:	1cbb      	adds	r3, r7, #2
 800217e:	881a      	ldrh	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002184:	e003      	b.n	800218e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002186:	1cbb      	adds	r3, r7, #2
 8002188:	881a      	ldrh	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b002      	add	sp, #8
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	0002      	movs	r2, r0
 80021a0:	1dbb      	adds	r3, r7, #6
 80021a2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021a4:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	1dba      	adds	r2, r7, #6
 80021aa:	8812      	ldrh	r2, [r2, #0]
 80021ac:	4013      	ands	r3, r2
 80021ae:	d008      	beq.n	80021c2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80021b2:	1dba      	adds	r2, r7, #6
 80021b4:	8812      	ldrh	r2, [r2, #0]
 80021b6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021b8:	1dbb      	adds	r3, r7, #6
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	0018      	movs	r0, r3
 80021be:	f7fe fb09 	bl	80007d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80021c2:	46c0      	nop			@ (mov r8, r8)
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b002      	add	sp, #8
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	46c0      	nop			@ (mov r8, r8)
 80021cc:	40010400 	.word	0x40010400

080021d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021d0:	b590      	push	{r4, r7, lr}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e0e4      	b.n	80023ac <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a73      	ldr	r2, [pc, #460]	@ (80023b4 <HAL_PCD_Init+0x1e4>)
 80021e6:	5c9b      	ldrb	r3, [r3, r2]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d108      	bne.n	8002200 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	23a4      	movs	r3, #164	@ 0xa4
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	2100      	movs	r1, #0
 80021f6:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7fe fc62 	bl	8000ac4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a6c      	ldr	r2, [pc, #432]	@ (80023b4 <HAL_PCD_Init+0x1e4>)
 8002204:	2103      	movs	r1, #3
 8002206:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	0018      	movs	r0, r3
 800220e:	f002 f869 	bl	80042e4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002212:	230f      	movs	r3, #15
 8002214:	18fb      	adds	r3, r7, r3
 8002216:	2200      	movs	r2, #0
 8002218:	701a      	strb	r2, [r3, #0]
 800221a:	e047      	b.n	80022ac <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800221c:	200f      	movs	r0, #15
 800221e:	183b      	adds	r3, r7, r0
 8002220:	781a      	ldrb	r2, [r3, #0]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	0013      	movs	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	189b      	adds	r3, r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	18cb      	adds	r3, r1, r3
 800222e:	3311      	adds	r3, #17
 8002230:	2201      	movs	r2, #1
 8002232:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002234:	183b      	adds	r3, r7, r0
 8002236:	781a      	ldrb	r2, [r3, #0]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	0013      	movs	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	189b      	adds	r3, r3, r2
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	18cb      	adds	r3, r1, r3
 8002244:	3310      	adds	r3, #16
 8002246:	183a      	adds	r2, r7, r0
 8002248:	7812      	ldrb	r2, [r2, #0]
 800224a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800224c:	183b      	adds	r3, r7, r0
 800224e:	781a      	ldrb	r2, [r3, #0]
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	0013      	movs	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	189b      	adds	r3, r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	18cb      	adds	r3, r1, r3
 800225c:	3313      	adds	r3, #19
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002262:	183b      	adds	r3, r7, r0
 8002264:	781a      	ldrb	r2, [r3, #0]
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	0013      	movs	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	189b      	adds	r3, r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	18cb      	adds	r3, r1, r3
 8002272:	3320      	adds	r3, #32
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002278:	183b      	adds	r3, r7, r0
 800227a:	781a      	ldrb	r2, [r3, #0]
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	0013      	movs	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	189b      	adds	r3, r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	18cb      	adds	r3, r1, r3
 8002288:	3324      	adds	r3, #36	@ 0x24
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800228e:	183b      	adds	r3, r7, r0
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	0013      	movs	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	189b      	adds	r3, r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	2200      	movs	r2, #0
 80022a0:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022a2:	183b      	adds	r3, r7, r0
 80022a4:	781a      	ldrb	r2, [r3, #0]
 80022a6:	183b      	adds	r3, r7, r0
 80022a8:	3201      	adds	r2, #1
 80022aa:	701a      	strb	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	791b      	ldrb	r3, [r3, #4]
 80022b0:	210f      	movs	r1, #15
 80022b2:	187a      	adds	r2, r7, r1
 80022b4:	7812      	ldrb	r2, [r2, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d3b0      	bcc.n	800221c <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022ba:	187b      	adds	r3, r7, r1
 80022bc:	2200      	movs	r2, #0
 80022be:	701a      	strb	r2, [r3, #0]
 80022c0:	e056      	b.n	8002370 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022c2:	240f      	movs	r4, #15
 80022c4:	193b      	adds	r3, r7, r4
 80022c6:	781a      	ldrb	r2, [r3, #0]
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	2352      	movs	r3, #82	@ 0x52
 80022cc:	33ff      	adds	r3, #255	@ 0xff
 80022ce:	0019      	movs	r1, r3
 80022d0:	0013      	movs	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	189b      	adds	r3, r3, r2
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	18c3      	adds	r3, r0, r3
 80022da:	185b      	adds	r3, r3, r1
 80022dc:	2200      	movs	r2, #0
 80022de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022e0:	193b      	adds	r3, r7, r4
 80022e2:	781a      	ldrb	r2, [r3, #0]
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	23a8      	movs	r3, #168	@ 0xa8
 80022e8:	0059      	lsls	r1, r3, #1
 80022ea:	0013      	movs	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	189b      	adds	r3, r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	18c3      	adds	r3, r0, r3
 80022f4:	185b      	adds	r3, r3, r1
 80022f6:	193a      	adds	r2, r7, r4
 80022f8:	7812      	ldrb	r2, [r2, #0]
 80022fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022fc:	193b      	adds	r3, r7, r4
 80022fe:	781a      	ldrb	r2, [r3, #0]
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	2354      	movs	r3, #84	@ 0x54
 8002304:	33ff      	adds	r3, #255	@ 0xff
 8002306:	0019      	movs	r1, r3
 8002308:	0013      	movs	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	189b      	adds	r3, r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	18c3      	adds	r3, r0, r3
 8002312:	185b      	adds	r3, r3, r1
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002318:	193b      	adds	r3, r7, r4
 800231a:	781a      	ldrb	r2, [r3, #0]
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	23b0      	movs	r3, #176	@ 0xb0
 8002320:	0059      	lsls	r1, r3, #1
 8002322:	0013      	movs	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	189b      	adds	r3, r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	18c3      	adds	r3, r0, r3
 800232c:	185b      	adds	r3, r3, r1
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002332:	193b      	adds	r3, r7, r4
 8002334:	781a      	ldrb	r2, [r3, #0]
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	23b2      	movs	r3, #178	@ 0xb2
 800233a:	0059      	lsls	r1, r3, #1
 800233c:	0013      	movs	r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	189b      	adds	r3, r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	18c3      	adds	r3, r0, r3
 8002346:	185b      	adds	r3, r3, r1
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800234c:	193b      	adds	r3, r7, r4
 800234e:	781a      	ldrb	r2, [r3, #0]
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	23b4      	movs	r3, #180	@ 0xb4
 8002354:	0059      	lsls	r1, r3, #1
 8002356:	0013      	movs	r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	189b      	adds	r3, r3, r2
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	18c3      	adds	r3, r0, r3
 8002360:	185b      	adds	r3, r3, r1
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002366:	193b      	adds	r3, r7, r4
 8002368:	781a      	ldrb	r2, [r3, #0]
 800236a:	193b      	adds	r3, r7, r4
 800236c:	3201      	adds	r2, #1
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	791b      	ldrb	r3, [r3, #4]
 8002374:	220f      	movs	r2, #15
 8002376:	18ba      	adds	r2, r7, r2
 8002378:	7812      	ldrb	r2, [r2, #0]
 800237a:	429a      	cmp	r2, r3
 800237c:	d3a1      	bcc.n	80022c2 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6859      	ldr	r1, [r3, #4]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	f001 ffc6 	bl	8004318 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a07      	ldr	r2, [pc, #28]	@ (80023b4 <HAL_PCD_Init+0x1e4>)
 8002396:	2101      	movs	r1, #1
 8002398:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	7a9b      	ldrb	r3, [r3, #10]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d103      	bne.n	80023aa <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	0018      	movs	r0, r3
 80023a6:	f000 f807 	bl	80023b8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	0018      	movs	r0, r3
 80023ae:	46bd      	mov	sp, r7
 80023b0:	b005      	add	sp, #20
 80023b2:	bd90      	pop	{r4, r7, pc}
 80023b4:	00000291 	.word	0x00000291

080023b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	23b4      	movs	r3, #180	@ 0xb4
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	2101      	movs	r1, #1
 80023ce:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	23b2      	movs	r3, #178	@ 0xb2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	2100      	movs	r1, #0
 80023d8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2254      	movs	r2, #84	@ 0x54
 80023de:	5a9b      	ldrh	r3, [r3, r2]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	2201      	movs	r2, #1
 80023e4:	4313      	orrs	r3, r2
 80023e6:	b299      	uxth	r1, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2254      	movs	r2, #84	@ 0x54
 80023ec:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2254      	movs	r2, #84	@ 0x54
 80023f2:	5a9b      	ldrh	r3, [r3, r2]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	2202      	movs	r2, #2
 80023f8:	4313      	orrs	r3, r2
 80023fa:	b299      	uxth	r1, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2254      	movs	r2, #84	@ 0x54
 8002400:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	0018      	movs	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	b004      	add	sp, #16
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b088      	sub	sp, #32
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d102      	bne.n	8002420 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	f000 fb76 	bl	8002b0c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2201      	movs	r2, #1
 8002426:	4013      	ands	r3, r2
 8002428:	d100      	bne.n	800242c <HAL_RCC_OscConfig+0x20>
 800242a:	e08e      	b.n	800254a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800242c:	4bc5      	ldr	r3, [pc, #788]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	220c      	movs	r2, #12
 8002432:	4013      	ands	r3, r2
 8002434:	2b04      	cmp	r3, #4
 8002436:	d00e      	beq.n	8002456 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002438:	4bc2      	ldr	r3, [pc, #776]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	220c      	movs	r2, #12
 800243e:	4013      	ands	r3, r2
 8002440:	2b08      	cmp	r3, #8
 8002442:	d117      	bne.n	8002474 <HAL_RCC_OscConfig+0x68>
 8002444:	4bbf      	ldr	r3, [pc, #764]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	23c0      	movs	r3, #192	@ 0xc0
 800244a:	025b      	lsls	r3, r3, #9
 800244c:	401a      	ands	r2, r3
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	025b      	lsls	r3, r3, #9
 8002452:	429a      	cmp	r2, r3
 8002454:	d10e      	bne.n	8002474 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002456:	4bbb      	ldr	r3, [pc, #748]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	2380      	movs	r3, #128	@ 0x80
 800245c:	029b      	lsls	r3, r3, #10
 800245e:	4013      	ands	r3, r2
 8002460:	d100      	bne.n	8002464 <HAL_RCC_OscConfig+0x58>
 8002462:	e071      	b.n	8002548 <HAL_RCC_OscConfig+0x13c>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d000      	beq.n	800246e <HAL_RCC_OscConfig+0x62>
 800246c:	e06c      	b.n	8002548 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	f000 fb4c 	bl	8002b0c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d107      	bne.n	800248c <HAL_RCC_OscConfig+0x80>
 800247c:	4bb1      	ldr	r3, [pc, #708]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4bb0      	ldr	r3, [pc, #704]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002482:	2180      	movs	r1, #128	@ 0x80
 8002484:	0249      	lsls	r1, r1, #9
 8002486:	430a      	orrs	r2, r1
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	e02f      	b.n	80024ec <HAL_RCC_OscConfig+0xe0>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10c      	bne.n	80024ae <HAL_RCC_OscConfig+0xa2>
 8002494:	4bab      	ldr	r3, [pc, #684]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4baa      	ldr	r3, [pc, #680]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800249a:	49ab      	ldr	r1, [pc, #684]	@ (8002748 <HAL_RCC_OscConfig+0x33c>)
 800249c:	400a      	ands	r2, r1
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	4ba8      	ldr	r3, [pc, #672]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	4ba7      	ldr	r3, [pc, #668]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024a6:	49a9      	ldr	r1, [pc, #676]	@ (800274c <HAL_RCC_OscConfig+0x340>)
 80024a8:	400a      	ands	r2, r1
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	e01e      	b.n	80024ec <HAL_RCC_OscConfig+0xe0>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2b05      	cmp	r3, #5
 80024b4:	d10e      	bne.n	80024d4 <HAL_RCC_OscConfig+0xc8>
 80024b6:	4ba3      	ldr	r3, [pc, #652]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4ba2      	ldr	r3, [pc, #648]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024bc:	2180      	movs	r1, #128	@ 0x80
 80024be:	02c9      	lsls	r1, r1, #11
 80024c0:	430a      	orrs	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	4b9f      	ldr	r3, [pc, #636]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b9e      	ldr	r3, [pc, #632]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024ca:	2180      	movs	r1, #128	@ 0x80
 80024cc:	0249      	lsls	r1, r1, #9
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	e00b      	b.n	80024ec <HAL_RCC_OscConfig+0xe0>
 80024d4:	4b9b      	ldr	r3, [pc, #620]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4b9a      	ldr	r3, [pc, #616]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024da:	499b      	ldr	r1, [pc, #620]	@ (8002748 <HAL_RCC_OscConfig+0x33c>)
 80024dc:	400a      	ands	r2, r1
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	4b98      	ldr	r3, [pc, #608]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	4b97      	ldr	r3, [pc, #604]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80024e6:	4999      	ldr	r1, [pc, #612]	@ (800274c <HAL_RCC_OscConfig+0x340>)
 80024e8:	400a      	ands	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d014      	beq.n	800251e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f4:	f7fe fbc6 	bl	8000c84 <HAL_GetTick>
 80024f8:	0003      	movs	r3, r0
 80024fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024fe:	f7fe fbc1 	bl	8000c84 <HAL_GetTick>
 8002502:	0002      	movs	r2, r0
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b64      	cmp	r3, #100	@ 0x64
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e2fd      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002510:	4b8c      	ldr	r3, [pc, #560]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	2380      	movs	r3, #128	@ 0x80
 8002516:	029b      	lsls	r3, r3, #10
 8002518:	4013      	ands	r3, r2
 800251a:	d0f0      	beq.n	80024fe <HAL_RCC_OscConfig+0xf2>
 800251c:	e015      	b.n	800254a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251e:	f7fe fbb1 	bl	8000c84 <HAL_GetTick>
 8002522:	0003      	movs	r3, r0
 8002524:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002528:	f7fe fbac 	bl	8000c84 <HAL_GetTick>
 800252c:	0002      	movs	r2, r0
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b64      	cmp	r3, #100	@ 0x64
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e2e8      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800253a:	4b82      	ldr	r3, [pc, #520]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	2380      	movs	r3, #128	@ 0x80
 8002540:	029b      	lsls	r3, r3, #10
 8002542:	4013      	ands	r3, r2
 8002544:	d1f0      	bne.n	8002528 <HAL_RCC_OscConfig+0x11c>
 8002546:	e000      	b.n	800254a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002548:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2202      	movs	r2, #2
 8002550:	4013      	ands	r3, r2
 8002552:	d100      	bne.n	8002556 <HAL_RCC_OscConfig+0x14a>
 8002554:	e06c      	b.n	8002630 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002556:	4b7b      	ldr	r3, [pc, #492]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	220c      	movs	r2, #12
 800255c:	4013      	ands	r3, r2
 800255e:	d00e      	beq.n	800257e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002560:	4b78      	ldr	r3, [pc, #480]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	220c      	movs	r2, #12
 8002566:	4013      	ands	r3, r2
 8002568:	2b08      	cmp	r3, #8
 800256a:	d11f      	bne.n	80025ac <HAL_RCC_OscConfig+0x1a0>
 800256c:	4b75      	ldr	r3, [pc, #468]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	23c0      	movs	r3, #192	@ 0xc0
 8002572:	025b      	lsls	r3, r3, #9
 8002574:	401a      	ands	r2, r3
 8002576:	2380      	movs	r3, #128	@ 0x80
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	429a      	cmp	r2, r3
 800257c:	d116      	bne.n	80025ac <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800257e:	4b71      	ldr	r3, [pc, #452]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2202      	movs	r2, #2
 8002584:	4013      	ands	r3, r2
 8002586:	d005      	beq.n	8002594 <HAL_RCC_OscConfig+0x188>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d001      	beq.n	8002594 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e2bb      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002594:	4b6b      	ldr	r3, [pc, #428]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	22f8      	movs	r2, #248	@ 0xf8
 800259a:	4393      	bics	r3, r2
 800259c:	0019      	movs	r1, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	00da      	lsls	r2, r3, #3
 80025a4:	4b67      	ldr	r3, [pc, #412]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80025a6:	430a      	orrs	r2, r1
 80025a8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025aa:	e041      	b.n	8002630 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d024      	beq.n	80025fe <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025b4:	4b63      	ldr	r3, [pc, #396]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b62      	ldr	r3, [pc, #392]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80025ba:	2101      	movs	r1, #1
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c0:	f7fe fb60 	bl	8000c84 <HAL_GetTick>
 80025c4:	0003      	movs	r3, r0
 80025c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025ca:	f7fe fb5b 	bl	8000c84 <HAL_GetTick>
 80025ce:	0002      	movs	r2, r0
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e297      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025dc:	4b59      	ldr	r3, [pc, #356]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2202      	movs	r2, #2
 80025e2:	4013      	ands	r3, r2
 80025e4:	d0f1      	beq.n	80025ca <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e6:	4b57      	ldr	r3, [pc, #348]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	22f8      	movs	r2, #248	@ 0xf8
 80025ec:	4393      	bics	r3, r2
 80025ee:	0019      	movs	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	00da      	lsls	r2, r3, #3
 80025f6:	4b53      	ldr	r3, [pc, #332]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80025f8:	430a      	orrs	r2, r1
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e018      	b.n	8002630 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025fe:	4b51      	ldr	r3, [pc, #324]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b50      	ldr	r3, [pc, #320]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002604:	2101      	movs	r1, #1
 8002606:	438a      	bics	r2, r1
 8002608:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260a:	f7fe fb3b 	bl	8000c84 <HAL_GetTick>
 800260e:	0003      	movs	r3, r0
 8002610:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002614:	f7fe fb36 	bl	8000c84 <HAL_GetTick>
 8002618:	0002      	movs	r2, r0
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e272      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002626:	4b47      	ldr	r3, [pc, #284]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2202      	movs	r2, #2
 800262c:	4013      	ands	r3, r2
 800262e:	d1f1      	bne.n	8002614 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2208      	movs	r2, #8
 8002636:	4013      	ands	r3, r2
 8002638:	d036      	beq.n	80026a8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d019      	beq.n	8002676 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002642:	4b40      	ldr	r3, [pc, #256]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002646:	4b3f      	ldr	r3, [pc, #252]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002648:	2101      	movs	r1, #1
 800264a:	430a      	orrs	r2, r1
 800264c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264e:	f7fe fb19 	bl	8000c84 <HAL_GetTick>
 8002652:	0003      	movs	r3, r0
 8002654:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002658:	f7fe fb14 	bl	8000c84 <HAL_GetTick>
 800265c:	0002      	movs	r2, r0
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e250      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800266a:	4b36      	ldr	r3, [pc, #216]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800266c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266e:	2202      	movs	r2, #2
 8002670:	4013      	ands	r3, r2
 8002672:	d0f1      	beq.n	8002658 <HAL_RCC_OscConfig+0x24c>
 8002674:	e018      	b.n	80026a8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002676:	4b33      	ldr	r3, [pc, #204]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002678:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800267a:	4b32      	ldr	r3, [pc, #200]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800267c:	2101      	movs	r1, #1
 800267e:	438a      	bics	r2, r1
 8002680:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002682:	f7fe faff 	bl	8000c84 <HAL_GetTick>
 8002686:	0003      	movs	r3, r0
 8002688:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800268c:	f7fe fafa 	bl	8000c84 <HAL_GetTick>
 8002690:	0002      	movs	r2, r0
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e236      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800269e:	4b29      	ldr	r3, [pc, #164]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80026a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a2:	2202      	movs	r2, #2
 80026a4:	4013      	ands	r3, r2
 80026a6:	d1f1      	bne.n	800268c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2204      	movs	r2, #4
 80026ae:	4013      	ands	r3, r2
 80026b0:	d100      	bne.n	80026b4 <HAL_RCC_OscConfig+0x2a8>
 80026b2:	e0b5      	b.n	8002820 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b4:	201f      	movs	r0, #31
 80026b6:	183b      	adds	r3, r7, r0
 80026b8:	2200      	movs	r2, #0
 80026ba:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026bc:	4b21      	ldr	r3, [pc, #132]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80026be:	69da      	ldr	r2, [r3, #28]
 80026c0:	2380      	movs	r3, #128	@ 0x80
 80026c2:	055b      	lsls	r3, r3, #21
 80026c4:	4013      	ands	r3, r2
 80026c6:	d110      	bne.n	80026ea <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80026ca:	69da      	ldr	r2, [r3, #28]
 80026cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80026ce:	2180      	movs	r1, #128	@ 0x80
 80026d0:	0549      	lsls	r1, r1, #21
 80026d2:	430a      	orrs	r2, r1
 80026d4:	61da      	str	r2, [r3, #28]
 80026d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 80026d8:	69da      	ldr	r2, [r3, #28]
 80026da:	2380      	movs	r3, #128	@ 0x80
 80026dc:	055b      	lsls	r3, r3, #21
 80026de:	4013      	ands	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026e4:	183b      	adds	r3, r7, r0
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ea:	4b19      	ldr	r3, [pc, #100]	@ (8002750 <HAL_RCC_OscConfig+0x344>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	4013      	ands	r3, r2
 80026f4:	d11a      	bne.n	800272c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f6:	4b16      	ldr	r3, [pc, #88]	@ (8002750 <HAL_RCC_OscConfig+0x344>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <HAL_RCC_OscConfig+0x344>)
 80026fc:	2180      	movs	r1, #128	@ 0x80
 80026fe:	0049      	lsls	r1, r1, #1
 8002700:	430a      	orrs	r2, r1
 8002702:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002704:	f7fe fabe 	bl	8000c84 <HAL_GetTick>
 8002708:	0003      	movs	r3, r0
 800270a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800270e:	f7fe fab9 	bl	8000c84 <HAL_GetTick>
 8002712:	0002      	movs	r2, r0
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b64      	cmp	r3, #100	@ 0x64
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e1f5      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002720:	4b0b      	ldr	r3, [pc, #44]	@ (8002750 <HAL_RCC_OscConfig+0x344>)
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	2380      	movs	r3, #128	@ 0x80
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4013      	ands	r3, r2
 800272a:	d0f0      	beq.n	800270e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d10f      	bne.n	8002754 <HAL_RCC_OscConfig+0x348>
 8002734:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 8002736:	6a1a      	ldr	r2, [r3, #32]
 8002738:	4b02      	ldr	r3, [pc, #8]	@ (8002744 <HAL_RCC_OscConfig+0x338>)
 800273a:	2101      	movs	r1, #1
 800273c:	430a      	orrs	r2, r1
 800273e:	621a      	str	r2, [r3, #32]
 8002740:	e036      	b.n	80027b0 <HAL_RCC_OscConfig+0x3a4>
 8002742:	46c0      	nop			@ (mov r8, r8)
 8002744:	40021000 	.word	0x40021000
 8002748:	fffeffff 	.word	0xfffeffff
 800274c:	fffbffff 	.word	0xfffbffff
 8002750:	40007000 	.word	0x40007000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10c      	bne.n	8002776 <HAL_RCC_OscConfig+0x36a>
 800275c:	4bca      	ldr	r3, [pc, #808]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800275e:	6a1a      	ldr	r2, [r3, #32]
 8002760:	4bc9      	ldr	r3, [pc, #804]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002762:	2101      	movs	r1, #1
 8002764:	438a      	bics	r2, r1
 8002766:	621a      	str	r2, [r3, #32]
 8002768:	4bc7      	ldr	r3, [pc, #796]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800276a:	6a1a      	ldr	r2, [r3, #32]
 800276c:	4bc6      	ldr	r3, [pc, #792]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800276e:	2104      	movs	r1, #4
 8002770:	438a      	bics	r2, r1
 8002772:	621a      	str	r2, [r3, #32]
 8002774:	e01c      	b.n	80027b0 <HAL_RCC_OscConfig+0x3a4>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b05      	cmp	r3, #5
 800277c:	d10c      	bne.n	8002798 <HAL_RCC_OscConfig+0x38c>
 800277e:	4bc2      	ldr	r3, [pc, #776]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002780:	6a1a      	ldr	r2, [r3, #32]
 8002782:	4bc1      	ldr	r3, [pc, #772]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002784:	2104      	movs	r1, #4
 8002786:	430a      	orrs	r2, r1
 8002788:	621a      	str	r2, [r3, #32]
 800278a:	4bbf      	ldr	r3, [pc, #764]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800278c:	6a1a      	ldr	r2, [r3, #32]
 800278e:	4bbe      	ldr	r3, [pc, #760]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002790:	2101      	movs	r1, #1
 8002792:	430a      	orrs	r2, r1
 8002794:	621a      	str	r2, [r3, #32]
 8002796:	e00b      	b.n	80027b0 <HAL_RCC_OscConfig+0x3a4>
 8002798:	4bbb      	ldr	r3, [pc, #748]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800279a:	6a1a      	ldr	r2, [r3, #32]
 800279c:	4bba      	ldr	r3, [pc, #744]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800279e:	2101      	movs	r1, #1
 80027a0:	438a      	bics	r2, r1
 80027a2:	621a      	str	r2, [r3, #32]
 80027a4:	4bb8      	ldr	r3, [pc, #736]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80027a6:	6a1a      	ldr	r2, [r3, #32]
 80027a8:	4bb7      	ldr	r3, [pc, #732]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80027aa:	2104      	movs	r1, #4
 80027ac:	438a      	bics	r2, r1
 80027ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d014      	beq.n	80027e2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b8:	f7fe fa64 	bl	8000c84 <HAL_GetTick>
 80027bc:	0003      	movs	r3, r0
 80027be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c0:	e009      	b.n	80027d6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027c2:	f7fe fa5f 	bl	8000c84 <HAL_GetTick>
 80027c6:	0002      	movs	r2, r0
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	4aaf      	ldr	r2, [pc, #700]	@ (8002a8c <HAL_RCC_OscConfig+0x680>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e19a      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d6:	4bac      	ldr	r3, [pc, #688]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	2202      	movs	r2, #2
 80027dc:	4013      	ands	r3, r2
 80027de:	d0f0      	beq.n	80027c2 <HAL_RCC_OscConfig+0x3b6>
 80027e0:	e013      	b.n	800280a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e2:	f7fe fa4f 	bl	8000c84 <HAL_GetTick>
 80027e6:	0003      	movs	r3, r0
 80027e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ea:	e009      	b.n	8002800 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ec:	f7fe fa4a 	bl	8000c84 <HAL_GetTick>
 80027f0:	0002      	movs	r2, r0
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	4aa5      	ldr	r2, [pc, #660]	@ (8002a8c <HAL_RCC_OscConfig+0x680>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e185      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002800:	4ba1      	ldr	r3, [pc, #644]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	2202      	movs	r2, #2
 8002806:	4013      	ands	r3, r2
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800280a:	231f      	movs	r3, #31
 800280c:	18fb      	adds	r3, r7, r3
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d105      	bne.n	8002820 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002814:	4b9c      	ldr	r3, [pc, #624]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002816:	69da      	ldr	r2, [r3, #28]
 8002818:	4b9b      	ldr	r3, [pc, #620]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800281a:	499d      	ldr	r1, [pc, #628]	@ (8002a90 <HAL_RCC_OscConfig+0x684>)
 800281c:	400a      	ands	r2, r1
 800281e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2210      	movs	r2, #16
 8002826:	4013      	ands	r3, r2
 8002828:	d063      	beq.n	80028f2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d12a      	bne.n	8002888 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002832:	4b95      	ldr	r3, [pc, #596]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002836:	4b94      	ldr	r3, [pc, #592]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002838:	2104      	movs	r1, #4
 800283a:	430a      	orrs	r2, r1
 800283c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800283e:	4b92      	ldr	r3, [pc, #584]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002840:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002842:	4b91      	ldr	r3, [pc, #580]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002844:	2101      	movs	r1, #1
 8002846:	430a      	orrs	r2, r1
 8002848:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284a:	f7fe fa1b 	bl	8000c84 <HAL_GetTick>
 800284e:	0003      	movs	r3, r0
 8002850:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002854:	f7fe fa16 	bl	8000c84 <HAL_GetTick>
 8002858:	0002      	movs	r2, r0
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e152      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002866:	4b88      	ldr	r3, [pc, #544]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800286a:	2202      	movs	r2, #2
 800286c:	4013      	ands	r3, r2
 800286e:	d0f1      	beq.n	8002854 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002870:	4b85      	ldr	r3, [pc, #532]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002874:	22f8      	movs	r2, #248	@ 0xf8
 8002876:	4393      	bics	r3, r2
 8002878:	0019      	movs	r1, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	00da      	lsls	r2, r3, #3
 8002880:	4b81      	ldr	r3, [pc, #516]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002882:	430a      	orrs	r2, r1
 8002884:	635a      	str	r2, [r3, #52]	@ 0x34
 8002886:	e034      	b.n	80028f2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	3305      	adds	r3, #5
 800288e:	d111      	bne.n	80028b4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002890:	4b7d      	ldr	r3, [pc, #500]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002892:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002894:	4b7c      	ldr	r3, [pc, #496]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002896:	2104      	movs	r1, #4
 8002898:	438a      	bics	r2, r1
 800289a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800289c:	4b7a      	ldr	r3, [pc, #488]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800289e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a0:	22f8      	movs	r2, #248	@ 0xf8
 80028a2:	4393      	bics	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	00da      	lsls	r2, r3, #3
 80028ac:	4b76      	ldr	r3, [pc, #472]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028ae:	430a      	orrs	r2, r1
 80028b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80028b2:	e01e      	b.n	80028f2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028b4:	4b74      	ldr	r3, [pc, #464]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b8:	4b73      	ldr	r3, [pc, #460]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028ba:	2104      	movs	r1, #4
 80028bc:	430a      	orrs	r2, r1
 80028be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80028c0:	4b71      	ldr	r3, [pc, #452]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028c4:	4b70      	ldr	r3, [pc, #448]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028c6:	2101      	movs	r1, #1
 80028c8:	438a      	bics	r2, r1
 80028ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028cc:	f7fe f9da 	bl	8000c84 <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80028d6:	f7fe f9d5 	bl	8000c84 <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e111      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028e8:	4b67      	ldr	r3, [pc, #412]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ec:	2202      	movs	r2, #2
 80028ee:	4013      	ands	r3, r2
 80028f0:	d1f1      	bne.n	80028d6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2220      	movs	r2, #32
 80028f8:	4013      	ands	r3, r2
 80028fa:	d05c      	beq.n	80029b6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80028fc:	4b62      	ldr	r3, [pc, #392]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	220c      	movs	r2, #12
 8002902:	4013      	ands	r3, r2
 8002904:	2b0c      	cmp	r3, #12
 8002906:	d00e      	beq.n	8002926 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002908:	4b5f      	ldr	r3, [pc, #380]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	220c      	movs	r2, #12
 800290e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002910:	2b08      	cmp	r3, #8
 8002912:	d114      	bne.n	800293e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002914:	4b5c      	ldr	r3, [pc, #368]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	23c0      	movs	r3, #192	@ 0xc0
 800291a:	025b      	lsls	r3, r3, #9
 800291c:	401a      	ands	r2, r3
 800291e:	23c0      	movs	r3, #192	@ 0xc0
 8002920:	025b      	lsls	r3, r3, #9
 8002922:	429a      	cmp	r2, r3
 8002924:	d10b      	bne.n	800293e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002926:	4b58      	ldr	r3, [pc, #352]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800292a:	2380      	movs	r3, #128	@ 0x80
 800292c:	029b      	lsls	r3, r3, #10
 800292e:	4013      	ands	r3, r2
 8002930:	d040      	beq.n	80029b4 <HAL_RCC_OscConfig+0x5a8>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d03c      	beq.n	80029b4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e0e6      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d01b      	beq.n	800297e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002946:	4b50      	ldr	r3, [pc, #320]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800294a:	4b4f      	ldr	r3, [pc, #316]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 800294c:	2180      	movs	r1, #128	@ 0x80
 800294e:	0249      	lsls	r1, r1, #9
 8002950:	430a      	orrs	r2, r1
 8002952:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe f996 	bl	8000c84 <HAL_GetTick>
 8002958:	0003      	movs	r3, r0
 800295a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800295e:	f7fe f991 	bl	8000c84 <HAL_GetTick>
 8002962:	0002      	movs	r2, r0
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e0cd      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002970:	4b45      	ldr	r3, [pc, #276]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002972:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002974:	2380      	movs	r3, #128	@ 0x80
 8002976:	029b      	lsls	r3, r3, #10
 8002978:	4013      	ands	r3, r2
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x552>
 800297c:	e01b      	b.n	80029b6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800297e:	4b42      	ldr	r3, [pc, #264]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002980:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002982:	4b41      	ldr	r3, [pc, #260]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002984:	4943      	ldr	r1, [pc, #268]	@ (8002a94 <HAL_RCC_OscConfig+0x688>)
 8002986:	400a      	ands	r2, r1
 8002988:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7fe f97b 	bl	8000c84 <HAL_GetTick>
 800298e:	0003      	movs	r3, r0
 8002990:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002994:	f7fe f976 	bl	8000c84 <HAL_GetTick>
 8002998:	0002      	movs	r2, r0
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e0b2      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80029a6:	4b38      	ldr	r3, [pc, #224]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80029a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029aa:	2380      	movs	r3, #128	@ 0x80
 80029ac:	029b      	lsls	r3, r3, #10
 80029ae:	4013      	ands	r3, r2
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x588>
 80029b2:	e000      	b.n	80029b6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029b4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d100      	bne.n	80029c0 <HAL_RCC_OscConfig+0x5b4>
 80029be:	e0a4      	b.n	8002b0a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029c0:	4b31      	ldr	r3, [pc, #196]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	220c      	movs	r2, #12
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d100      	bne.n	80029ce <HAL_RCC_OscConfig+0x5c2>
 80029cc:	e078      	b.n	8002ac0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d14c      	bne.n	8002a70 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	4b2b      	ldr	r3, [pc, #172]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 80029dc:	492e      	ldr	r1, [pc, #184]	@ (8002a98 <HAL_RCC_OscConfig+0x68c>)
 80029de:	400a      	ands	r2, r1
 80029e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e2:	f7fe f94f 	bl	8000c84 <HAL_GetTick>
 80029e6:	0003      	movs	r3, r0
 80029e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ec:	f7fe f94a 	bl	8000c84 <HAL_GetTick>
 80029f0:	0002      	movs	r2, r0
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e086      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029fe:	4b22      	ldr	r3, [pc, #136]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	2380      	movs	r3, #128	@ 0x80
 8002a04:	049b      	lsls	r3, r3, #18
 8002a06:	4013      	ands	r3, r2
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0e:	220f      	movs	r2, #15
 8002a10:	4393      	bics	r3, r2
 8002a12:	0019      	movs	r1, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a18:	4b1b      	ldr	r3, [pc, #108]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	4a1e      	ldr	r2, [pc, #120]	@ (8002a9c <HAL_RCC_OscConfig+0x690>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	0019      	movs	r1, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	431a      	orrs	r2, r3
 8002a32:	4b15      	ldr	r3, [pc, #84]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a34:	430a      	orrs	r2, r1
 8002a36:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a38:	4b13      	ldr	r3, [pc, #76]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4b12      	ldr	r3, [pc, #72]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a3e:	2180      	movs	r1, #128	@ 0x80
 8002a40:	0449      	lsls	r1, r1, #17
 8002a42:	430a      	orrs	r2, r1
 8002a44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a46:	f7fe f91d 	bl	8000c84 <HAL_GetTick>
 8002a4a:	0003      	movs	r3, r0
 8002a4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a50:	f7fe f918 	bl	8000c84 <HAL_GetTick>
 8002a54:	0002      	movs	r2, r0
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e054      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a62:	4b09      	ldr	r3, [pc, #36]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	2380      	movs	r3, #128	@ 0x80
 8002a68:	049b      	lsls	r3, r3, #18
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	d0f0      	beq.n	8002a50 <HAL_RCC_OscConfig+0x644>
 8002a6e:	e04c      	b.n	8002b0a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a70:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <HAL_RCC_OscConfig+0x67c>)
 8002a76:	4908      	ldr	r1, [pc, #32]	@ (8002a98 <HAL_RCC_OscConfig+0x68c>)
 8002a78:	400a      	ands	r2, r1
 8002a7a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7fe f902 	bl	8000c84 <HAL_GetTick>
 8002a80:	0003      	movs	r3, r0
 8002a82:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a84:	e015      	b.n	8002ab2 <HAL_RCC_OscConfig+0x6a6>
 8002a86:	46c0      	nop			@ (mov r8, r8)
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	00001388 	.word	0x00001388
 8002a90:	efffffff 	.word	0xefffffff
 8002a94:	fffeffff 	.word	0xfffeffff
 8002a98:	feffffff 	.word	0xfeffffff
 8002a9c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa0:	f7fe f8f0 	bl	8000c84 <HAL_GetTick>
 8002aa4:	0002      	movs	r2, r0
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e02c      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab2:	4b18      	ldr	r3, [pc, #96]	@ (8002b14 <HAL_RCC_OscConfig+0x708>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	@ 0x80
 8002ab8:	049b      	lsls	r3, r3, #18
 8002aba:	4013      	ands	r3, r2
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x694>
 8002abe:	e024      	b.n	8002b0a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d101      	bne.n	8002acc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e01f      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <HAL_RCC_OscConfig+0x708>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <HAL_RCC_OscConfig+0x708>)
 8002ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	23c0      	movs	r3, #192	@ 0xc0
 8002adc:	025b      	lsls	r3, r3, #9
 8002ade:	401a      	ands	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d10e      	bne.n	8002b06 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	220f      	movs	r2, #15
 8002aec:	401a      	ands	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d107      	bne.n	8002b06 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	23f0      	movs	r3, #240	@ 0xf0
 8002afa:	039b      	lsls	r3, r3, #14
 8002afc:	401a      	ands	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d001      	beq.n	8002b0a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	b008      	add	sp, #32
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40021000 	.word	0x40021000

08002b18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e0bf      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b2c:	4b61      	ldr	r3, [pc, #388]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2201      	movs	r2, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d911      	bls.n	8002b5e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3a:	4b5e      	ldr	r3, [pc, #376]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	4393      	bics	r3, r2
 8002b42:	0019      	movs	r1, r3
 8002b44:	4b5b      	ldr	r3, [pc, #364]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4c:	4b59      	ldr	r3, [pc, #356]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2201      	movs	r2, #1
 8002b52:	4013      	ands	r3, r2
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d001      	beq.n	8002b5e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e0a6      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2202      	movs	r2, #2
 8002b64:	4013      	ands	r3, r2
 8002b66:	d015      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d006      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b72:	4b51      	ldr	r3, [pc, #324]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	4b50      	ldr	r3, [pc, #320]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002b78:	21e0      	movs	r1, #224	@ 0xe0
 8002b7a:	00c9      	lsls	r1, r1, #3
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b80:	4b4d      	ldr	r3, [pc, #308]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	22f0      	movs	r2, #240	@ 0xf0
 8002b86:	4393      	bics	r3, r2
 8002b88:	0019      	movs	r1, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002b90:	430a      	orrs	r2, r1
 8002b92:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d04c      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba6:	4b44      	ldr	r3, [pc, #272]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	2380      	movs	r3, #128	@ 0x80
 8002bac:	029b      	lsls	r3, r3, #10
 8002bae:	4013      	ands	r3, r2
 8002bb0:	d120      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e07a      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	2380      	movs	r3, #128	@ 0x80
 8002bc4:	049b      	lsls	r3, r3, #18
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d114      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e06e      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b03      	cmp	r3, #3
 8002bd4:	d107      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002bd6:	4b38      	ldr	r3, [pc, #224]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bda:	2380      	movs	r3, #128	@ 0x80
 8002bdc:	029b      	lsls	r3, r3, #10
 8002bde:	4013      	ands	r3, r2
 8002be0:	d108      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e062      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be6:	4b34      	ldr	r3, [pc, #208]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2202      	movs	r2, #2
 8002bec:	4013      	ands	r3, r2
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e05b      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bf4:	4b30      	ldr	r3, [pc, #192]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	4393      	bics	r3, r2
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c04:	430a      	orrs	r2, r1
 8002c06:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c08:	f7fe f83c 	bl	8000c84 <HAL_GetTick>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c10:	e009      	b.n	8002c26 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c12:	f7fe f837 	bl	8000c84 <HAL_GetTick>
 8002c16:	0002      	movs	r2, r0
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	4a27      	ldr	r2, [pc, #156]	@ (8002cbc <HAL_RCC_ClockConfig+0x1a4>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e042      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c26:	4b24      	ldr	r3, [pc, #144]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	220c      	movs	r2, #12
 8002c2c:	401a      	ands	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d1ec      	bne.n	8002c12 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c38:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	4013      	ands	r3, r2
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d211      	bcs.n	8002c6a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c46:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	4393      	bics	r3, r2
 8002c4e:	0019      	movs	r1, r3
 8002c50:	4b18      	ldr	r3, [pc, #96]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c58:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <HAL_RCC_ClockConfig+0x19c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	4013      	ands	r3, r2
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d001      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e020      	b.n	8002cac <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2204      	movs	r2, #4
 8002c70:	4013      	ands	r3, r2
 8002c72:	d009      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002c74:	4b10      	ldr	r3, [pc, #64]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	4a11      	ldr	r2, [pc, #68]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1a8>)
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	0019      	movs	r1, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c84:	430a      	orrs	r2, r1
 8002c86:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002c88:	f000 f820 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8002c8c:	0001      	movs	r1, r0
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	091b      	lsrs	r3, r3, #4
 8002c94:	220f      	movs	r2, #15
 8002c96:	4013      	ands	r3, r2
 8002c98:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1ac>)
 8002c9a:	5cd3      	ldrb	r3, [r2, r3]
 8002c9c:	000a      	movs	r2, r1
 8002c9e:	40da      	lsrs	r2, r3
 8002ca0:	4b09      	ldr	r3, [pc, #36]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1b0>)
 8002ca2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ca4:	2003      	movs	r0, #3
 8002ca6:	f7fd ffa7 	bl	8000bf8 <HAL_InitTick>
  
  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b004      	add	sp, #16
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40022000 	.word	0x40022000
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	00001388 	.word	0x00001388
 8002cc0:	fffff8ff 	.word	0xfffff8ff
 8002cc4:	08005050 	.word	0x08005050
 8002cc8:	20000000 	.word	0x20000000

08002ccc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002ce6:	4b2d      	ldr	r3, [pc, #180]	@ (8002d9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	220c      	movs	r2, #12
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2b0c      	cmp	r3, #12
 8002cf4:	d046      	beq.n	8002d84 <HAL_RCC_GetSysClockFreq+0xb8>
 8002cf6:	d848      	bhi.n	8002d8a <HAL_RCC_GetSysClockFreq+0xbe>
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d002      	beq.n	8002d02 <HAL_RCC_GetSysClockFreq+0x36>
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d003      	beq.n	8002d08 <HAL_RCC_GetSysClockFreq+0x3c>
 8002d00:	e043      	b.n	8002d8a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d02:	4b27      	ldr	r3, [pc, #156]	@ (8002da0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d04:	613b      	str	r3, [r7, #16]
      break;
 8002d06:	e043      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	0c9b      	lsrs	r3, r3, #18
 8002d0c:	220f      	movs	r2, #15
 8002d0e:	4013      	ands	r3, r2
 8002d10:	4a24      	ldr	r2, [pc, #144]	@ (8002da4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002d12:	5cd3      	ldrb	r3, [r2, r3]
 8002d14:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d16:	4b21      	ldr	r3, [pc, #132]	@ (8002d9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1a:	220f      	movs	r2, #15
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	4a22      	ldr	r2, [pc, #136]	@ (8002da8 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002d20:	5cd3      	ldrb	r3, [r2, r3]
 8002d22:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	23c0      	movs	r3, #192	@ 0xc0
 8002d28:	025b      	lsls	r3, r3, #9
 8002d2a:	401a      	ands	r2, r3
 8002d2c:	2380      	movs	r3, #128	@ 0x80
 8002d2e:	025b      	lsls	r3, r3, #9
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d109      	bne.n	8002d48 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	481a      	ldr	r0, [pc, #104]	@ (8002da0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d38:	f7fd f9e6 	bl	8000108 <__udivsi3>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	001a      	movs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4353      	muls	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	e01a      	b.n	8002d7e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	23c0      	movs	r3, #192	@ 0xc0
 8002d4c:	025b      	lsls	r3, r3, #9
 8002d4e:	401a      	ands	r2, r3
 8002d50:	23c0      	movs	r3, #192	@ 0xc0
 8002d52:	025b      	lsls	r3, r3, #9
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d109      	bne.n	8002d6c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	4814      	ldr	r0, [pc, #80]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xe0>)
 8002d5c:	f7fd f9d4 	bl	8000108 <__udivsi3>
 8002d60:	0003      	movs	r3, r0
 8002d62:	001a      	movs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4353      	muls	r3, r2
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	480c      	ldr	r0, [pc, #48]	@ (8002da0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d70:	f7fd f9ca 	bl	8000108 <__udivsi3>
 8002d74:	0003      	movs	r3, r0
 8002d76:	001a      	movs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4353      	muls	r3, r2
 8002d7c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	613b      	str	r3, [r7, #16]
      break;
 8002d82:	e005      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002d84:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xe0>)
 8002d86:	613b      	str	r3, [r7, #16]
      break;
 8002d88:	e002      	b.n	8002d90 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d8a:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d8c:	613b      	str	r3, [r7, #16]
      break;
 8002d8e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d90:	693b      	ldr	r3, [r7, #16]
}
 8002d92:	0018      	movs	r0, r3
 8002d94:	46bd      	mov	sp, r7
 8002d96:	b006      	add	sp, #24
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	007a1200 	.word	0x007a1200
 8002da4:	08005068 	.word	0x08005068
 8002da8:	08005078 	.word	0x08005078
 8002dac:	02dc6c00 	.word	0x02dc6c00

08002db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002db4:	4b02      	ldr	r3, [pc, #8]	@ (8002dc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002db6:	681b      	ldr	r3, [r3, #0]
}
 8002db8:	0018      	movs	r0, r3
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	46c0      	nop			@ (mov r8, r8)
 8002dc0:	20000000 	.word	0x20000000

08002dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002dc8:	f7ff fff2 	bl	8002db0 <HAL_RCC_GetHCLKFreq>
 8002dcc:	0001      	movs	r1, r0
 8002dce:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	2207      	movs	r2, #7
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	4a04      	ldr	r2, [pc, #16]	@ (8002dec <HAL_RCC_GetPCLK1Freq+0x28>)
 8002dda:	5cd3      	ldrb	r3, [r2, r3]
 8002ddc:	40d9      	lsrs	r1, r3
 8002dde:	000b      	movs	r3, r1
}    
 8002de0:	0018      	movs	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	46c0      	nop			@ (mov r8, r8)
 8002de8:	40021000 	.word	0x40021000
 8002dec:	08005060 	.word	0x08005060

08002df0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	2380      	movs	r3, #128	@ 0x80
 8002e06:	025b      	lsls	r3, r3, #9
 8002e08:	4013      	ands	r3, r2
 8002e0a:	d100      	bne.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e0c:	e08e      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e0e:	2017      	movs	r0, #23
 8002e10:	183b      	adds	r3, r7, r0
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e16:	4b6e      	ldr	r3, [pc, #440]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e18:	69da      	ldr	r2, [r3, #28]
 8002e1a:	2380      	movs	r3, #128	@ 0x80
 8002e1c:	055b      	lsls	r3, r3, #21
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d110      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e22:	4b6b      	ldr	r3, [pc, #428]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e24:	69da      	ldr	r2, [r3, #28]
 8002e26:	4b6a      	ldr	r3, [pc, #424]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e28:	2180      	movs	r1, #128	@ 0x80
 8002e2a:	0549      	lsls	r1, r1, #21
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	61da      	str	r2, [r3, #28]
 8002e30:	4b67      	ldr	r3, [pc, #412]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	2380      	movs	r3, #128	@ 0x80
 8002e36:	055b      	lsls	r3, r3, #21
 8002e38:	4013      	ands	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e3e:	183b      	adds	r3, r7, r0
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e44:	4b63      	ldr	r3, [pc, #396]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d11a      	bne.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e50:	4b60      	ldr	r3, [pc, #384]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b5f      	ldr	r3, [pc, #380]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e56:	2180      	movs	r1, #128	@ 0x80
 8002e58:	0049      	lsls	r1, r1, #1
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e5e:	f7fd ff11 	bl	8000c84 <HAL_GetTick>
 8002e62:	0003      	movs	r3, r0
 8002e64:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e66:	e008      	b.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e68:	f7fd ff0c 	bl	8000c84 <HAL_GetTick>
 8002e6c:	0002      	movs	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b64      	cmp	r3, #100	@ 0x64
 8002e74:	d901      	bls.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e0a6      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e7a:	4b56      	ldr	r3, [pc, #344]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	2380      	movs	r3, #128	@ 0x80
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4013      	ands	r3, r2
 8002e84:	d0f0      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e86:	4b52      	ldr	r3, [pc, #328]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e88:	6a1a      	ldr	r2, [r3, #32]
 8002e8a:	23c0      	movs	r3, #192	@ 0xc0
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4013      	ands	r3, r2
 8002e90:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d034      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685a      	ldr	r2, [r3, #4]
 8002e9c:	23c0      	movs	r3, #192	@ 0xc0
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d02c      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ea8:	4b49      	ldr	r3, [pc, #292]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	4a4a      	ldr	r2, [pc, #296]	@ (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002eae:	4013      	ands	r3, r2
 8002eb0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002eb2:	4b47      	ldr	r3, [pc, #284]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002eb4:	6a1a      	ldr	r2, [r3, #32]
 8002eb6:	4b46      	ldr	r3, [pc, #280]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002eb8:	2180      	movs	r1, #128	@ 0x80
 8002eba:	0249      	lsls	r1, r1, #9
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec0:	4b43      	ldr	r3, [pc, #268]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ec2:	6a1a      	ldr	r2, [r3, #32]
 8002ec4:	4b42      	ldr	r3, [pc, #264]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ec6:	4945      	ldr	r1, [pc, #276]	@ (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002ec8:	400a      	ands	r2, r1
 8002eca:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ecc:	4b40      	ldr	r3, [pc, #256]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d013      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eda:	f7fd fed3 	bl	8000c84 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ee2:	e009      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee4:	f7fd fece 	bl	8000c84 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	4a3c      	ldr	r2, [pc, #240]	@ (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e067      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef8:	4b35      	ldr	r3, [pc, #212]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	2202      	movs	r2, #2
 8002efe:	4013      	ands	r3, r2
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f02:	4b33      	ldr	r3, [pc, #204]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4a34      	ldr	r2, [pc, #208]	@ (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	0019      	movs	r1, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	4b2f      	ldr	r3, [pc, #188]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f12:	430a      	orrs	r2, r1
 8002f14:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f16:	2317      	movs	r3, #23
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d105      	bne.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f20:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f22:	69da      	ldr	r2, [r3, #28]
 8002f24:	4b2a      	ldr	r3, [pc, #168]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f26:	492f      	ldr	r1, [pc, #188]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002f28:	400a      	ands	r2, r1
 8002f2a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2201      	movs	r2, #1
 8002f32:	4013      	ands	r3, r2
 8002f34:	d009      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f36:	4b26      	ldr	r3, [pc, #152]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	4393      	bics	r3, r2
 8002f3e:	0019      	movs	r1, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	4b22      	ldr	r3, [pc, #136]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f46:	430a      	orrs	r2, r1
 8002f48:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2202      	movs	r2, #2
 8002f50:	4013      	ands	r3, r2
 8002f52:	d009      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f54:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f58:	4a23      	ldr	r2, [pc, #140]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	0019      	movs	r1, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f64:	430a      	orrs	r2, r1
 8002f66:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d009      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f72:	4b17      	ldr	r3, [pc, #92]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f76:	2210      	movs	r2, #16
 8002f78:	4393      	bics	r3, r2
 8002f7a:	0019      	movs	r1, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	4b13      	ldr	r3, [pc, #76]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f82:	430a      	orrs	r2, r1
 8002f84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	2380      	movs	r3, #128	@ 0x80
 8002f8c:	029b      	lsls	r3, r3, #10
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d009      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f92:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f96:	2280      	movs	r2, #128	@ 0x80
 8002f98:	4393      	bics	r3, r2
 8002f9a:	0019      	movs	r1, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	699a      	ldr	r2, [r3, #24]
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	2380      	movs	r3, #128	@ 0x80
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d009      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002fb2:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	2240      	movs	r2, #64	@ 0x40
 8002fb8:	4393      	bics	r3, r2
 8002fba:	0019      	movs	r1, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	4b03      	ldr	r3, [pc, #12]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	0018      	movs	r0, r3
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	b006      	add	sp, #24
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	40007000 	.word	0x40007000
 8002fd8:	fffffcff 	.word	0xfffffcff
 8002fdc:	fffeffff 	.word	0xfffeffff
 8002fe0:	00001388 	.word	0x00001388
 8002fe4:	efffffff 	.word	0xefffffff
 8002fe8:	fffcffff 	.word	0xfffcffff

08002fec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e0a8      	b.n	8003150 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	2b00      	cmp	r3, #0
 8003004:	d109      	bne.n	800301a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	2382      	movs	r3, #130	@ 0x82
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	429a      	cmp	r2, r3
 8003010:	d009      	beq.n	8003026 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	61da      	str	r2, [r3, #28]
 8003018:	e005      	b.n	8003026 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	225d      	movs	r2, #93	@ 0x5d
 8003030:	5c9b      	ldrb	r3, [r3, r2]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	2b00      	cmp	r3, #0
 8003036:	d107      	bne.n	8003048 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	225c      	movs	r2, #92	@ 0x5c
 800303c:	2100      	movs	r1, #0
 800303e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	0018      	movs	r0, r3
 8003044:	f7fd fc90 	bl	8000968 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	225d      	movs	r2, #93	@ 0x5d
 800304c:	2102      	movs	r1, #2
 800304e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2140      	movs	r1, #64	@ 0x40
 800305c:	438a      	bics	r2, r1
 800305e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	23e0      	movs	r3, #224	@ 0xe0
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	429a      	cmp	r2, r3
 800306a:	d902      	bls.n	8003072 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800306c:	2300      	movs	r3, #0
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	e002      	b.n	8003078 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003072:	2380      	movs	r3, #128	@ 0x80
 8003074:	015b      	lsls	r3, r3, #5
 8003076:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	68da      	ldr	r2, [r3, #12]
 800307c:	23f0      	movs	r3, #240	@ 0xf0
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	429a      	cmp	r2, r3
 8003082:	d008      	beq.n	8003096 <HAL_SPI_Init+0xaa>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	23e0      	movs	r3, #224	@ 0xe0
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	429a      	cmp	r2, r3
 800308e:	d002      	beq.n	8003096 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	2382      	movs	r3, #130	@ 0x82
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	401a      	ands	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6899      	ldr	r1, [r3, #8]
 80030a4:	2384      	movs	r3, #132	@ 0x84
 80030a6:	021b      	lsls	r3, r3, #8
 80030a8:	400b      	ands	r3, r1
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	2102      	movs	r1, #2
 80030b2:	400b      	ands	r3, r1
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	2101      	movs	r1, #1
 80030bc:	400b      	ands	r3, r1
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6999      	ldr	r1, [r3, #24]
 80030c4:	2380      	movs	r3, #128	@ 0x80
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	400b      	ands	r3, r1
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	2138      	movs	r1, #56	@ 0x38
 80030d2:	400b      	ands	r3, r1
 80030d4:	431a      	orrs	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	2180      	movs	r1, #128	@ 0x80
 80030dc:	400b      	ands	r3, r1
 80030de:	431a      	orrs	r2, r3
 80030e0:	0011      	movs	r1, r2
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030e6:	2380      	movs	r3, #128	@ 0x80
 80030e8:	019b      	lsls	r3, r3, #6
 80030ea:	401a      	ands	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	0c1b      	lsrs	r3, r3, #16
 80030fa:	2204      	movs	r2, #4
 80030fc:	401a      	ands	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003102:	2110      	movs	r1, #16
 8003104:	400b      	ands	r3, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800310c:	2108      	movs	r1, #8
 800310e:	400b      	ands	r3, r1
 8003110:	431a      	orrs	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68d9      	ldr	r1, [r3, #12]
 8003116:	23f0      	movs	r3, #240	@ 0xf0
 8003118:	011b      	lsls	r3, r3, #4
 800311a:	400b      	ands	r3, r1
 800311c:	431a      	orrs	r2, r3
 800311e:	0011      	movs	r1, r2
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	2380      	movs	r3, #128	@ 0x80
 8003124:	015b      	lsls	r3, r3, #5
 8003126:	401a      	ands	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	69da      	ldr	r2, [r3, #28]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4907      	ldr	r1, [pc, #28]	@ (8003158 <HAL_SPI_Init+0x16c>)
 800313c:	400a      	ands	r2, r1
 800313e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	225d      	movs	r2, #93	@ 0x5d
 800314a:	2101      	movs	r1, #1
 800314c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800314e:	2300      	movs	r3, #0
}
 8003150:	0018      	movs	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	b004      	add	sp, #16
 8003156:	bd80      	pop	{r7, pc}
 8003158:	fffff7ff 	.word	0xfffff7ff

0800315c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b088      	sub	sp, #32
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	603b      	str	r3, [r7, #0]
 8003168:	1dbb      	adds	r3, r7, #6
 800316a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800316c:	231f      	movs	r3, #31
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	2200      	movs	r2, #0
 8003172:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	225c      	movs	r2, #92	@ 0x5c
 8003178:	5c9b      	ldrb	r3, [r3, r2]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <HAL_SPI_Transmit+0x26>
 800317e:	2302      	movs	r3, #2
 8003180:	e147      	b.n	8003412 <HAL_SPI_Transmit+0x2b6>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	225c      	movs	r2, #92	@ 0x5c
 8003186:	2101      	movs	r1, #1
 8003188:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800318a:	f7fd fd7b 	bl	8000c84 <HAL_GetTick>
 800318e:	0003      	movs	r3, r0
 8003190:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003192:	2316      	movs	r3, #22
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	1dba      	adds	r2, r7, #6
 8003198:	8812      	ldrh	r2, [r2, #0]
 800319a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	225d      	movs	r2, #93	@ 0x5d
 80031a0:	5c9b      	ldrb	r3, [r3, r2]
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d004      	beq.n	80031b2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80031a8:	231f      	movs	r3, #31
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	2202      	movs	r2, #2
 80031ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80031b0:	e128      	b.n	8003404 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d003      	beq.n	80031c0 <HAL_SPI_Transmit+0x64>
 80031b8:	1dbb      	adds	r3, r7, #6
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d104      	bne.n	80031ca <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80031c0:	231f      	movs	r3, #31
 80031c2:	18fb      	adds	r3, r7, r3
 80031c4:	2201      	movs	r2, #1
 80031c6:	701a      	strb	r2, [r3, #0]
    goto error;
 80031c8:	e11c      	b.n	8003404 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	225d      	movs	r2, #93	@ 0x5d
 80031ce:	2103      	movs	r1, #3
 80031d0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68ba      	ldr	r2, [r7, #8]
 80031dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	1dba      	adds	r2, r7, #6
 80031e2:	8812      	ldrh	r2, [r2, #0]
 80031e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	1dba      	adds	r2, r7, #6
 80031ea:	8812      	ldrh	r2, [r2, #0]
 80031ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2244      	movs	r2, #68	@ 0x44
 80031f8:	2100      	movs	r1, #0
 80031fa:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2246      	movs	r2, #70	@ 0x46
 8003200:	2100      	movs	r1, #0
 8003202:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	2380      	movs	r3, #128	@ 0x80
 8003216:	021b      	lsls	r3, r3, #8
 8003218:	429a      	cmp	r2, r3
 800321a:	d110      	bne.n	800323e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2140      	movs	r1, #64	@ 0x40
 8003228:	438a      	bics	r2, r1
 800322a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2180      	movs	r1, #128	@ 0x80
 8003238:	01c9      	lsls	r1, r1, #7
 800323a:	430a      	orrs	r2, r1
 800323c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2240      	movs	r2, #64	@ 0x40
 8003246:	4013      	ands	r3, r2
 8003248:	2b40      	cmp	r3, #64	@ 0x40
 800324a:	d007      	beq.n	800325c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2140      	movs	r1, #64	@ 0x40
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	23e0      	movs	r3, #224	@ 0xe0
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	429a      	cmp	r2, r3
 8003266:	d952      	bls.n	800330e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d004      	beq.n	800327a <HAL_SPI_Transmit+0x11e>
 8003270:	2316      	movs	r3, #22
 8003272:	18fb      	adds	r3, r7, r3
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d143      	bne.n	8003302 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800327e:	881a      	ldrh	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800328a:	1c9a      	adds	r2, r3, #2
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003294:	b29b      	uxth	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800329e:	e030      	b.n	8003302 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	2202      	movs	r2, #2
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d112      	bne.n	80032d4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b2:	881a      	ldrh	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032be:	1c9a      	adds	r2, r3, #2
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032d2:	e016      	b.n	8003302 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032d4:	f7fd fcd6 	bl	8000c84 <HAL_GetTick>
 80032d8:	0002      	movs	r2, r0
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d802      	bhi.n	80032ea <HAL_SPI_Transmit+0x18e>
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	3301      	adds	r3, #1
 80032e8:	d102      	bne.n	80032f0 <HAL_SPI_Transmit+0x194>
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d108      	bne.n	8003302 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80032f0:	231f      	movs	r3, #31
 80032f2:	18fb      	adds	r3, r7, r3
 80032f4:	2203      	movs	r2, #3
 80032f6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	225d      	movs	r2, #93	@ 0x5d
 80032fc:	2101      	movs	r1, #1
 80032fe:	5499      	strb	r1, [r3, r2]
          goto error;
 8003300:	e080      	b.n	8003404 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003306:	b29b      	uxth	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1c9      	bne.n	80032a0 <HAL_SPI_Transmit+0x144>
 800330c:	e053      	b.n	80033b6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d004      	beq.n	8003320 <HAL_SPI_Transmit+0x1c4>
 8003316:	2316      	movs	r3, #22
 8003318:	18fb      	adds	r3, r7, r3
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d145      	bne.n	80033ac <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	330c      	adds	r3, #12
 800332a:	7812      	ldrb	r2, [r2, #0]
 800332c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800333c:	b29b      	uxth	r3, r3
 800333e:	3b01      	subs	r3, #1
 8003340:	b29a      	uxth	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003346:	e031      	b.n	80033ac <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2202      	movs	r2, #2
 8003350:	4013      	ands	r3, r2
 8003352:	2b02      	cmp	r3, #2
 8003354:	d113      	bne.n	800337e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	330c      	adds	r3, #12
 8003360:	7812      	ldrb	r2, [r2, #0]
 8003362:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800337c:	e016      	b.n	80033ac <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800337e:	f7fd fc81 	bl	8000c84 <HAL_GetTick>
 8003382:	0002      	movs	r2, r0
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d802      	bhi.n	8003394 <HAL_SPI_Transmit+0x238>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	3301      	adds	r3, #1
 8003392:	d102      	bne.n	800339a <HAL_SPI_Transmit+0x23e>
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d108      	bne.n	80033ac <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800339a:	231f      	movs	r3, #31
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	2203      	movs	r2, #3
 80033a0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	225d      	movs	r2, #93	@ 0x5d
 80033a6:	2101      	movs	r1, #1
 80033a8:	5499      	strb	r1, [r3, r2]
          goto error;
 80033aa:	e02b      	b.n	8003404 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1c8      	bne.n	8003348 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	6839      	ldr	r1, [r7, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	0018      	movs	r0, r3
 80033be:	f000 fb3f 	bl	8003a40 <SPI_EndRxTxTransaction>
 80033c2:	1e03      	subs	r3, r0, #0
 80033c4:	d002      	beq.n	80033cc <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2220      	movs	r2, #32
 80033ca:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10a      	bne.n	80033ea <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033d4:	2300      	movs	r3, #0
 80033d6:	613b      	str	r3, [r7, #16]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	613b      	str	r3, [r7, #16]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d004      	beq.n	80033fc <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80033f2:	231f      	movs	r3, #31
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	2201      	movs	r2, #1
 80033f8:	701a      	strb	r2, [r3, #0]
 80033fa:	e003      	b.n	8003404 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	225d      	movs	r2, #93	@ 0x5d
 8003400:	2101      	movs	r1, #1
 8003402:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	225c      	movs	r2, #92	@ 0x5c
 8003408:	2100      	movs	r1, #0
 800340a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800340c:	231f      	movs	r3, #31
 800340e:	18fb      	adds	r3, r7, r3
 8003410:	781b      	ldrb	r3, [r3, #0]
}
 8003412:	0018      	movs	r0, r3
 8003414:	46bd      	mov	sp, r7
 8003416:	b008      	add	sp, #32
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08a      	sub	sp, #40	@ 0x28
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	001a      	movs	r2, r3
 800342a:	1cbb      	adds	r3, r7, #2
 800342c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800342e:	2301      	movs	r3, #1
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003432:	2323      	movs	r3, #35	@ 0x23
 8003434:	18fb      	adds	r3, r7, r3
 8003436:	2200      	movs	r2, #0
 8003438:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	225c      	movs	r2, #92	@ 0x5c
 800343e:	5c9b      	ldrb	r3, [r3, r2]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d101      	bne.n	8003448 <HAL_SPI_TransmitReceive+0x2c>
 8003444:	2302      	movs	r3, #2
 8003446:	e1c4      	b.n	80037d2 <HAL_SPI_TransmitReceive+0x3b6>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	225c      	movs	r2, #92	@ 0x5c
 800344c:	2101      	movs	r1, #1
 800344e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003450:	f7fd fc18 	bl	8000c84 <HAL_GetTick>
 8003454:	0003      	movs	r3, r0
 8003456:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003458:	201b      	movs	r0, #27
 800345a:	183b      	adds	r3, r7, r0
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	215d      	movs	r1, #93	@ 0x5d
 8003460:	5c52      	ldrb	r2, [r2, r1]
 8003462:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800346a:	2312      	movs	r3, #18
 800346c:	18fb      	adds	r3, r7, r3
 800346e:	1cba      	adds	r2, r7, #2
 8003470:	8812      	ldrh	r2, [r2, #0]
 8003472:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003474:	183b      	adds	r3, r7, r0
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d011      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x84>
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	2382      	movs	r3, #130	@ 0x82
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	429a      	cmp	r2, r3
 8003484:	d107      	bne.n	8003496 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d103      	bne.n	8003496 <HAL_SPI_TransmitReceive+0x7a>
 800348e:	183b      	adds	r3, r7, r0
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	2b04      	cmp	r3, #4
 8003494:	d004      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003496:	2323      	movs	r3, #35	@ 0x23
 8003498:	18fb      	adds	r3, r7, r3
 800349a:	2202      	movs	r2, #2
 800349c:	701a      	strb	r2, [r3, #0]
    goto error;
 800349e:	e191      	b.n	80037c4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d006      	beq.n	80034b4 <HAL_SPI_TransmitReceive+0x98>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_SPI_TransmitReceive+0x98>
 80034ac:	1cbb      	adds	r3, r7, #2
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d104      	bne.n	80034be <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80034b4:	2323      	movs	r3, #35	@ 0x23
 80034b6:	18fb      	adds	r3, r7, r3
 80034b8:	2201      	movs	r2, #1
 80034ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80034bc:	e182      	b.n	80037c4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	225d      	movs	r2, #93	@ 0x5d
 80034c2:	5c9b      	ldrb	r3, [r3, r2]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b04      	cmp	r3, #4
 80034c8:	d003      	beq.n	80034d2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	225d      	movs	r2, #93	@ 0x5d
 80034ce:	2105      	movs	r1, #5
 80034d0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	1cba      	adds	r2, r7, #2
 80034e2:	2146      	movs	r1, #70	@ 0x46
 80034e4:	8812      	ldrh	r2, [r2, #0]
 80034e6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	1cba      	adds	r2, r7, #2
 80034ec:	2144      	movs	r1, #68	@ 0x44
 80034ee:	8812      	ldrh	r2, [r2, #0]
 80034f0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	1cba      	adds	r2, r7, #2
 80034fc:	8812      	ldrh	r2, [r2, #0]
 80034fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	1cba      	adds	r2, r7, #2
 8003504:	8812      	ldrh	r2, [r2, #0]
 8003506:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	68da      	ldr	r2, [r3, #12]
 8003518:	23e0      	movs	r3, #224	@ 0xe0
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	429a      	cmp	r2, r3
 800351e:	d908      	bls.n	8003532 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	49ac      	ldr	r1, [pc, #688]	@ (80037dc <HAL_SPI_TransmitReceive+0x3c0>)
 800352c:	400a      	ands	r2, r1
 800352e:	605a      	str	r2, [r3, #4]
 8003530:	e008      	b.n	8003544 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2180      	movs	r1, #128	@ 0x80
 800353e:	0149      	lsls	r1, r1, #5
 8003540:	430a      	orrs	r2, r1
 8003542:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2240      	movs	r2, #64	@ 0x40
 800354c:	4013      	ands	r3, r2
 800354e:	2b40      	cmp	r3, #64	@ 0x40
 8003550:	d007      	beq.n	8003562 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2140      	movs	r1, #64	@ 0x40
 800355e:	430a      	orrs	r2, r1
 8003560:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	23e0      	movs	r3, #224	@ 0xe0
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	429a      	cmp	r2, r3
 800356c:	d800      	bhi.n	8003570 <HAL_SPI_TransmitReceive+0x154>
 800356e:	e083      	b.n	8003678 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_SPI_TransmitReceive+0x168>
 8003578:	2312      	movs	r3, #18
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	881b      	ldrh	r3, [r3, #0]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d000      	beq.n	8003584 <HAL_SPI_TransmitReceive+0x168>
 8003582:	e06d      	b.n	8003660 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003588:	881a      	ldrh	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003594:	1c9a      	adds	r2, r3, #2
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800359e:	b29b      	uxth	r3, r3
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035a8:	e05a      	b.n	8003660 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2202      	movs	r2, #2
 80035b2:	4013      	ands	r3, r2
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d11b      	bne.n	80035f0 <HAL_SPI_TransmitReceive+0x1d4>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035bc:	b29b      	uxth	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d016      	beq.n	80035f0 <HAL_SPI_TransmitReceive+0x1d4>
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d113      	bne.n	80035f0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035cc:	881a      	ldrh	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d8:	1c9a      	adds	r2, r3, #2
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2201      	movs	r2, #1
 80035f8:	4013      	ands	r3, r2
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d11c      	bne.n	8003638 <HAL_SPI_TransmitReceive+0x21c>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2246      	movs	r2, #70	@ 0x46
 8003602:	5a9b      	ldrh	r3, [r3, r2]
 8003604:	b29b      	uxth	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d016      	beq.n	8003638 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	b292      	uxth	r2, r2
 8003616:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	1c9a      	adds	r2, r3, #2
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2246      	movs	r2, #70	@ 0x46
 8003626:	5a9b      	ldrh	r3, [r3, r2]
 8003628:	b29b      	uxth	r3, r3
 800362a:	3b01      	subs	r3, #1
 800362c:	b299      	uxth	r1, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2246      	movs	r2, #70	@ 0x46
 8003632:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003634:	2301      	movs	r3, #1
 8003636:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003638:	f7fd fb24 	bl	8000c84 <HAL_GetTick>
 800363c:	0002      	movs	r2, r0
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003644:	429a      	cmp	r2, r3
 8003646:	d80b      	bhi.n	8003660 <HAL_SPI_TransmitReceive+0x244>
 8003648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364a:	3301      	adds	r3, #1
 800364c:	d008      	beq.n	8003660 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800364e:	2323      	movs	r3, #35	@ 0x23
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	2203      	movs	r2, #3
 8003654:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	225d      	movs	r2, #93	@ 0x5d
 800365a:	2101      	movs	r1, #1
 800365c:	5499      	strb	r1, [r3, r2]
        goto error;
 800365e:	e0b1      	b.n	80037c4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d19f      	bne.n	80035aa <HAL_SPI_TransmitReceive+0x18e>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2246      	movs	r2, #70	@ 0x46
 800366e:	5a9b      	ldrh	r3, [r3, r2]
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d199      	bne.n	80035aa <HAL_SPI_TransmitReceive+0x18e>
 8003676:	e089      	b.n	800378c <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_SPI_TransmitReceive+0x270>
 8003680:	2312      	movs	r3, #18
 8003682:	18fb      	adds	r3, r7, r3
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d000      	beq.n	800368c <HAL_SPI_TransmitReceive+0x270>
 800368a:	e074      	b.n	8003776 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	330c      	adds	r3, #12
 8003696:	7812      	ldrb	r2, [r2, #0]
 8003698:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800369e:	1c5a      	adds	r2, r3, #1
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	3b01      	subs	r3, #1
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036b2:	e060      	b.n	8003776 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2202      	movs	r2, #2
 80036bc:	4013      	ands	r3, r2
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d11c      	bne.n	80036fc <HAL_SPI_TransmitReceive+0x2e0>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d017      	beq.n	80036fc <HAL_SPI_TransmitReceive+0x2e0>
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d114      	bne.n	80036fc <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	330c      	adds	r3, #12
 80036dc:	7812      	ldrb	r2, [r2, #0]
 80036de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036f8:	2300      	movs	r3, #0
 80036fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	2201      	movs	r2, #1
 8003704:	4013      	ands	r3, r2
 8003706:	2b01      	cmp	r3, #1
 8003708:	d11e      	bne.n	8003748 <HAL_SPI_TransmitReceive+0x32c>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2246      	movs	r2, #70	@ 0x46
 800370e:	5a9b      	ldrh	r3, [r3, r2]
 8003710:	b29b      	uxth	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d018      	beq.n	8003748 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	330c      	adds	r3, #12
 800371c:	001a      	movs	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003722:	7812      	ldrb	r2, [r2, #0]
 8003724:	b2d2      	uxtb	r2, r2
 8003726:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2246      	movs	r2, #70	@ 0x46
 8003736:	5a9b      	ldrh	r3, [r3, r2]
 8003738:	b29b      	uxth	r3, r3
 800373a:	3b01      	subs	r3, #1
 800373c:	b299      	uxth	r1, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2246      	movs	r2, #70	@ 0x46
 8003742:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003744:	2301      	movs	r3, #1
 8003746:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003748:	f7fd fa9c 	bl	8000c84 <HAL_GetTick>
 800374c:	0002      	movs	r2, r0
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003754:	429a      	cmp	r2, r3
 8003756:	d802      	bhi.n	800375e <HAL_SPI_TransmitReceive+0x342>
 8003758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800375a:	3301      	adds	r3, #1
 800375c:	d102      	bne.n	8003764 <HAL_SPI_TransmitReceive+0x348>
 800375e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003760:	2b00      	cmp	r3, #0
 8003762:	d108      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8003764:	2323      	movs	r3, #35	@ 0x23
 8003766:	18fb      	adds	r3, r7, r3
 8003768:	2203      	movs	r2, #3
 800376a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	225d      	movs	r2, #93	@ 0x5d
 8003770:	2101      	movs	r1, #1
 8003772:	5499      	strb	r1, [r3, r2]
        goto error;
 8003774:	e026      	b.n	80037c4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d199      	bne.n	80036b4 <HAL_SPI_TransmitReceive+0x298>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2246      	movs	r2, #70	@ 0x46
 8003784:	5a9b      	ldrh	r3, [r3, r2]
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d193      	bne.n	80036b4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800378c:	69fa      	ldr	r2, [r7, #28]
 800378e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	0018      	movs	r0, r3
 8003794:	f000 f954 	bl	8003a40 <SPI_EndRxTxTransaction>
 8003798:	1e03      	subs	r3, r0, #0
 800379a:	d006      	beq.n	80037aa <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 800379c:	2323      	movs	r3, #35	@ 0x23
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	2201      	movs	r2, #1
 80037a2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2220      	movs	r2, #32
 80037a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d004      	beq.n	80037bc <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80037b2:	2323      	movs	r3, #35	@ 0x23
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	2201      	movs	r2, #1
 80037b8:	701a      	strb	r2, [r3, #0]
 80037ba:	e003      	b.n	80037c4 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	225d      	movs	r2, #93	@ 0x5d
 80037c0:	2101      	movs	r1, #1
 80037c2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	225c      	movs	r2, #92	@ 0x5c
 80037c8:	2100      	movs	r1, #0
 80037ca:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80037cc:	2323      	movs	r3, #35	@ 0x23
 80037ce:	18fb      	adds	r3, r7, r3
 80037d0:	781b      	ldrb	r3, [r3, #0]
}
 80037d2:	0018      	movs	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b00a      	add	sp, #40	@ 0x28
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	ffffefff 	.word	0xffffefff

080037e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b088      	sub	sp, #32
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	1dfb      	adds	r3, r7, #7
 80037ee:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80037f0:	f7fd fa48 	bl	8000c84 <HAL_GetTick>
 80037f4:	0002      	movs	r2, r0
 80037f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f8:	1a9b      	subs	r3, r3, r2
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	18d3      	adds	r3, r2, r3
 80037fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003800:	f7fd fa40 	bl	8000c84 <HAL_GetTick>
 8003804:	0003      	movs	r3, r0
 8003806:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003808:	4b3a      	ldr	r3, [pc, #232]	@ (80038f4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	015b      	lsls	r3, r3, #5
 800380e:	0d1b      	lsrs	r3, r3, #20
 8003810:	69fa      	ldr	r2, [r7, #28]
 8003812:	4353      	muls	r3, r2
 8003814:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003816:	e058      	b.n	80038ca <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	3301      	adds	r3, #1
 800381c:	d055      	beq.n	80038ca <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800381e:	f7fd fa31 	bl	8000c84 <HAL_GetTick>
 8003822:	0002      	movs	r2, r0
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	69fa      	ldr	r2, [r7, #28]
 800382a:	429a      	cmp	r2, r3
 800382c:	d902      	bls.n	8003834 <SPI_WaitFlagStateUntilTimeout+0x54>
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d142      	bne.n	80038ba <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	21e0      	movs	r1, #224	@ 0xe0
 8003840:	438a      	bics	r2, r1
 8003842:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	2382      	movs	r3, #130	@ 0x82
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	429a      	cmp	r2, r3
 800384e:	d113      	bne.n	8003878 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	2380      	movs	r3, #128	@ 0x80
 8003856:	021b      	lsls	r3, r3, #8
 8003858:	429a      	cmp	r2, r3
 800385a:	d005      	beq.n	8003868 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	2380      	movs	r3, #128	@ 0x80
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	429a      	cmp	r2, r3
 8003866:	d107      	bne.n	8003878 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2140      	movs	r1, #64	@ 0x40
 8003874:	438a      	bics	r2, r1
 8003876:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800387c:	2380      	movs	r3, #128	@ 0x80
 800387e:	019b      	lsls	r3, r3, #6
 8003880:	429a      	cmp	r2, r3
 8003882:	d110      	bne.n	80038a6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	491a      	ldr	r1, [pc, #104]	@ (80038f8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003890:	400a      	ands	r2, r1
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2180      	movs	r1, #128	@ 0x80
 80038a0:	0189      	lsls	r1, r1, #6
 80038a2:	430a      	orrs	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	225d      	movs	r2, #93	@ 0x5d
 80038aa:	2101      	movs	r1, #1
 80038ac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	225c      	movs	r2, #92	@ 0x5c
 80038b2:	2100      	movs	r1, #0
 80038b4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e017      	b.n	80038ea <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	4013      	ands	r3, r2
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	425a      	negs	r2, r3
 80038da:	4153      	adcs	r3, r2
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	001a      	movs	r2, r3
 80038e0:	1dfb      	adds	r3, r7, #7
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d197      	bne.n	8003818 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	0018      	movs	r0, r3
 80038ec:	46bd      	mov	sp, r7
 80038ee:	b008      	add	sp, #32
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	46c0      	nop			@ (mov r8, r8)
 80038f4:	20000000 	.word	0x20000000
 80038f8:	ffffdfff 	.word	0xffffdfff

080038fc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b08a      	sub	sp, #40	@ 0x28
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800390a:	2317      	movs	r3, #23
 800390c:	18fb      	adds	r3, r7, r3
 800390e:	2200      	movs	r2, #0
 8003910:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003912:	f7fd f9b7 	bl	8000c84 <HAL_GetTick>
 8003916:	0002      	movs	r2, r0
 8003918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	18d3      	adds	r3, r2, r3
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003922:	f7fd f9af 	bl	8000c84 <HAL_GetTick>
 8003926:	0003      	movs	r3, r0
 8003928:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	330c      	adds	r3, #12
 8003930:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003932:	4b41      	ldr	r3, [pc, #260]	@ (8003a38 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	0013      	movs	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	189b      	adds	r3, r3, r2
 800393c:	00da      	lsls	r2, r3, #3
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	0d1b      	lsrs	r3, r3, #20
 8003942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003944:	4353      	muls	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003948:	e068      	b.n	8003a1c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	23c0      	movs	r3, #192	@ 0xc0
 800394e:	00db      	lsls	r3, r3, #3
 8003950:	429a      	cmp	r2, r3
 8003952:	d10a      	bne.n	800396a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d107      	bne.n	800396a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	b2da      	uxtb	r2, r3
 8003960:	2117      	movs	r1, #23
 8003962:	187b      	adds	r3, r7, r1
 8003964:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003966:	187b      	adds	r3, r7, r1
 8003968:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	3301      	adds	r3, #1
 800396e:	d055      	beq.n	8003a1c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003970:	f7fd f988 	bl	8000c84 <HAL_GetTick>
 8003974:	0002      	movs	r2, r0
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800397c:	429a      	cmp	r2, r3
 800397e:	d902      	bls.n	8003986 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003982:	2b00      	cmp	r3, #0
 8003984:	d142      	bne.n	8003a0c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	21e0      	movs	r1, #224	@ 0xe0
 8003992:	438a      	bics	r2, r1
 8003994:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	2382      	movs	r3, #130	@ 0x82
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	429a      	cmp	r2, r3
 80039a0:	d113      	bne.n	80039ca <SPI_WaitFifoStateUntilTimeout+0xce>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	2380      	movs	r3, #128	@ 0x80
 80039a8:	021b      	lsls	r3, r3, #8
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d005      	beq.n	80039ba <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	2380      	movs	r3, #128	@ 0x80
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d107      	bne.n	80039ca <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2140      	movs	r1, #64	@ 0x40
 80039c6:	438a      	bics	r2, r1
 80039c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039ce:	2380      	movs	r3, #128	@ 0x80
 80039d0:	019b      	lsls	r3, r3, #6
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d110      	bne.n	80039f8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4916      	ldr	r1, [pc, #88]	@ (8003a3c <SPI_WaitFifoStateUntilTimeout+0x140>)
 80039e2:	400a      	ands	r2, r1
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2180      	movs	r1, #128	@ 0x80
 80039f2:	0189      	lsls	r1, r1, #6
 80039f4:	430a      	orrs	r2, r1
 80039f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	225d      	movs	r2, #93	@ 0x5d
 80039fc:	2101      	movs	r1, #1
 80039fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	225c      	movs	r2, #92	@ 0x5c
 8003a04:	2100      	movs	r1, #0
 8003a06:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e010      	b.n	8003a2e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	4013      	ands	r3, r2
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d18e      	bne.n	800394a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	0018      	movs	r0, r3
 8003a30:	46bd      	mov	sp, r7
 8003a32:	b00a      	add	sp, #40	@ 0x28
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	20000000 	.word	0x20000000
 8003a3c:	ffffdfff 	.word	0xffffdfff

08003a40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af02      	add	r7, sp, #8
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	23c0      	movs	r3, #192	@ 0xc0
 8003a50:	0159      	lsls	r1, r3, #5
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	0013      	movs	r3, r2
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f7ff ff4e 	bl	80038fc <SPI_WaitFifoStateUntilTimeout>
 8003a60:	1e03      	subs	r3, r0, #0
 8003a62:	d007      	beq.n	8003a74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a68:	2220      	movs	r2, #32
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e027      	b.n	8003ac4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a74:	68ba      	ldr	r2, [r7, #8]
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	0013      	movs	r3, r2
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2180      	movs	r1, #128	@ 0x80
 8003a82:	f7ff fead 	bl	80037e0 <SPI_WaitFlagStateUntilTimeout>
 8003a86:	1e03      	subs	r3, r0, #0
 8003a88:	d007      	beq.n	8003a9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8e:	2220      	movs	r2, #32
 8003a90:	431a      	orrs	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e014      	b.n	8003ac4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	23c0      	movs	r3, #192	@ 0xc0
 8003a9e:	00d9      	lsls	r1, r3, #3
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	0013      	movs	r3, r2
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f7ff ff27 	bl	80038fc <SPI_WaitFifoStateUntilTimeout>
 8003aae:	1e03      	subs	r3, r0, #0
 8003ab0:	d007      	beq.n	8003ac2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e000      	b.n	8003ac4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b004      	add	sp, #16
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e044      	b.n	8003b68 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d107      	bne.n	8003af6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2278      	movs	r2, #120	@ 0x78
 8003aea:	2100      	movs	r1, #0
 8003aec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	0018      	movs	r0, r3
 8003af2:	f7fc ff9b 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2224      	movs	r2, #36	@ 0x24
 8003afa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2101      	movs	r1, #1
 8003b08:	438a      	bics	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d003      	beq.n	8003b1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	0018      	movs	r0, r3
 8003b18:	f000 f9b4 	bl	8003e84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f000 f828 	bl	8003b74 <UART_SetConfig>
 8003b24:	0003      	movs	r3, r0
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d101      	bne.n	8003b2e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e01c      	b.n	8003b68 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	685a      	ldr	r2, [r3, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	490d      	ldr	r1, [pc, #52]	@ (8003b70 <HAL_UART_Init+0xa4>)
 8003b3a:	400a      	ands	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	212a      	movs	r1, #42	@ 0x2a
 8003b4a:	438a      	bics	r2, r1
 8003b4c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2101      	movs	r1, #1
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	0018      	movs	r0, r3
 8003b62:	f000 fa43 	bl	8003fec <UART_CheckIdleState>
 8003b66:	0003      	movs	r3, r0
}
 8003b68:	0018      	movs	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b002      	add	sp, #8
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	ffffb7ff 	.word	0xffffb7ff

08003b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b7c:	231e      	movs	r3, #30
 8003b7e:	18fb      	adds	r3, r7, r3
 8003b80:	2200      	movs	r2, #0
 8003b82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	431a      	orrs	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4aaf      	ldr	r2, [pc, #700]	@ (8003e60 <UART_SetConfig+0x2ec>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	0019      	movs	r1, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	4aaa      	ldr	r2, [pc, #680]	@ (8003e64 <UART_SetConfig+0x2f0>)
 8003bba:	4013      	ands	r3, r2
 8003bbc:	0019      	movs	r1, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4aa1      	ldr	r2, [pc, #644]	@ (8003e68 <UART_SetConfig+0x2f4>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	0019      	movs	r1, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a9d      	ldr	r2, [pc, #628]	@ (8003e6c <UART_SetConfig+0x2f8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d127      	bne.n	8003c4a <UART_SetConfig+0xd6>
 8003bfa:	4b9d      	ldr	r3, [pc, #628]	@ (8003e70 <UART_SetConfig+0x2fc>)
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bfe:	2203      	movs	r2, #3
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b03      	cmp	r3, #3
 8003c04:	d00d      	beq.n	8003c22 <UART_SetConfig+0xae>
 8003c06:	d81b      	bhi.n	8003c40 <UART_SetConfig+0xcc>
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d014      	beq.n	8003c36 <UART_SetConfig+0xc2>
 8003c0c:	d818      	bhi.n	8003c40 <UART_SetConfig+0xcc>
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <UART_SetConfig+0xa4>
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d00a      	beq.n	8003c2c <UART_SetConfig+0xb8>
 8003c16:	e013      	b.n	8003c40 <UART_SetConfig+0xcc>
 8003c18:	231f      	movs	r3, #31
 8003c1a:	18fb      	adds	r3, r7, r3
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	701a      	strb	r2, [r3, #0]
 8003c20:	e065      	b.n	8003cee <UART_SetConfig+0x17a>
 8003c22:	231f      	movs	r3, #31
 8003c24:	18fb      	adds	r3, r7, r3
 8003c26:	2202      	movs	r2, #2
 8003c28:	701a      	strb	r2, [r3, #0]
 8003c2a:	e060      	b.n	8003cee <UART_SetConfig+0x17a>
 8003c2c:	231f      	movs	r3, #31
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	2204      	movs	r2, #4
 8003c32:	701a      	strb	r2, [r3, #0]
 8003c34:	e05b      	b.n	8003cee <UART_SetConfig+0x17a>
 8003c36:	231f      	movs	r3, #31
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	2208      	movs	r2, #8
 8003c3c:	701a      	strb	r2, [r3, #0]
 8003c3e:	e056      	b.n	8003cee <UART_SetConfig+0x17a>
 8003c40:	231f      	movs	r3, #31
 8003c42:	18fb      	adds	r3, r7, r3
 8003c44:	2210      	movs	r2, #16
 8003c46:	701a      	strb	r2, [r3, #0]
 8003c48:	e051      	b.n	8003cee <UART_SetConfig+0x17a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a89      	ldr	r2, [pc, #548]	@ (8003e74 <UART_SetConfig+0x300>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d134      	bne.n	8003cbe <UART_SetConfig+0x14a>
 8003c54:	4b86      	ldr	r3, [pc, #536]	@ (8003e70 <UART_SetConfig+0x2fc>)
 8003c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c58:	23c0      	movs	r3, #192	@ 0xc0
 8003c5a:	029b      	lsls	r3, r3, #10
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	22c0      	movs	r2, #192	@ 0xc0
 8003c60:	0292      	lsls	r2, r2, #10
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d017      	beq.n	8003c96 <UART_SetConfig+0x122>
 8003c66:	22c0      	movs	r2, #192	@ 0xc0
 8003c68:	0292      	lsls	r2, r2, #10
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d822      	bhi.n	8003cb4 <UART_SetConfig+0x140>
 8003c6e:	2280      	movs	r2, #128	@ 0x80
 8003c70:	0292      	lsls	r2, r2, #10
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d019      	beq.n	8003caa <UART_SetConfig+0x136>
 8003c76:	2280      	movs	r2, #128	@ 0x80
 8003c78:	0292      	lsls	r2, r2, #10
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d81a      	bhi.n	8003cb4 <UART_SetConfig+0x140>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d004      	beq.n	8003c8c <UART_SetConfig+0x118>
 8003c82:	2280      	movs	r2, #128	@ 0x80
 8003c84:	0252      	lsls	r2, r2, #9
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d00a      	beq.n	8003ca0 <UART_SetConfig+0x12c>
 8003c8a:	e013      	b.n	8003cb4 <UART_SetConfig+0x140>
 8003c8c:	231f      	movs	r3, #31
 8003c8e:	18fb      	adds	r3, r7, r3
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
 8003c94:	e02b      	b.n	8003cee <UART_SetConfig+0x17a>
 8003c96:	231f      	movs	r3, #31
 8003c98:	18fb      	adds	r3, r7, r3
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	701a      	strb	r2, [r3, #0]
 8003c9e:	e026      	b.n	8003cee <UART_SetConfig+0x17a>
 8003ca0:	231f      	movs	r3, #31
 8003ca2:	18fb      	adds	r3, r7, r3
 8003ca4:	2204      	movs	r2, #4
 8003ca6:	701a      	strb	r2, [r3, #0]
 8003ca8:	e021      	b.n	8003cee <UART_SetConfig+0x17a>
 8003caa:	231f      	movs	r3, #31
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2208      	movs	r2, #8
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e01c      	b.n	8003cee <UART_SetConfig+0x17a>
 8003cb4:	231f      	movs	r3, #31
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	2210      	movs	r2, #16
 8003cba:	701a      	strb	r2, [r3, #0]
 8003cbc:	e017      	b.n	8003cee <UART_SetConfig+0x17a>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a6d      	ldr	r2, [pc, #436]	@ (8003e78 <UART_SetConfig+0x304>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d104      	bne.n	8003cd2 <UART_SetConfig+0x15e>
 8003cc8:	231f      	movs	r3, #31
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e00d      	b.n	8003cee <UART_SetConfig+0x17a>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a69      	ldr	r2, [pc, #420]	@ (8003e7c <UART_SetConfig+0x308>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d104      	bne.n	8003ce6 <UART_SetConfig+0x172>
 8003cdc:	231f      	movs	r3, #31
 8003cde:	18fb      	adds	r3, r7, r3
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
 8003ce4:	e003      	b.n	8003cee <UART_SetConfig+0x17a>
 8003ce6:	231f      	movs	r3, #31
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	2210      	movs	r2, #16
 8003cec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	2380      	movs	r3, #128	@ 0x80
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d15c      	bne.n	8003db4 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8003cfa:	231f      	movs	r3, #31
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d015      	beq.n	8003d30 <UART_SetConfig+0x1bc>
 8003d04:	dc18      	bgt.n	8003d38 <UART_SetConfig+0x1c4>
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d00d      	beq.n	8003d26 <UART_SetConfig+0x1b2>
 8003d0a:	dc15      	bgt.n	8003d38 <UART_SetConfig+0x1c4>
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <UART_SetConfig+0x1a2>
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d005      	beq.n	8003d20 <UART_SetConfig+0x1ac>
 8003d14:	e010      	b.n	8003d38 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d16:	f7ff f855 	bl	8002dc4 <HAL_RCC_GetPCLK1Freq>
 8003d1a:	0003      	movs	r3, r0
 8003d1c:	61bb      	str	r3, [r7, #24]
        break;
 8003d1e:	e012      	b.n	8003d46 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d20:	4b57      	ldr	r3, [pc, #348]	@ (8003e80 <UART_SetConfig+0x30c>)
 8003d22:	61bb      	str	r3, [r7, #24]
        break;
 8003d24:	e00f      	b.n	8003d46 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d26:	f7fe ffd1 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8003d2a:	0003      	movs	r3, r0
 8003d2c:	61bb      	str	r3, [r7, #24]
        break;
 8003d2e:	e00a      	b.n	8003d46 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d30:	2380      	movs	r3, #128	@ 0x80
 8003d32:	021b      	lsls	r3, r3, #8
 8003d34:	61bb      	str	r3, [r7, #24]
        break;
 8003d36:	e006      	b.n	8003d46 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d3c:	231e      	movs	r3, #30
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	2201      	movs	r2, #1
 8003d42:	701a      	strb	r2, [r3, #0]
        break;
 8003d44:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d100      	bne.n	8003d4e <UART_SetConfig+0x1da>
 8003d4c:	e07a      	b.n	8003e44 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	005a      	lsls	r2, r3, #1
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	085b      	lsrs	r3, r3, #1
 8003d58:	18d2      	adds	r2, r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	0019      	movs	r1, r3
 8003d60:	0010      	movs	r0, r2
 8003d62:	f7fc f9d1 	bl	8000108 <__udivsi3>
 8003d66:	0003      	movs	r3, r0
 8003d68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	2b0f      	cmp	r3, #15
 8003d6e:	d91c      	bls.n	8003daa <UART_SetConfig+0x236>
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	2380      	movs	r3, #128	@ 0x80
 8003d74:	025b      	lsls	r3, r3, #9
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d217      	bcs.n	8003daa <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	200e      	movs	r0, #14
 8003d80:	183b      	adds	r3, r7, r0
 8003d82:	210f      	movs	r1, #15
 8003d84:	438a      	bics	r2, r1
 8003d86:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	085b      	lsrs	r3, r3, #1
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2207      	movs	r2, #7
 8003d90:	4013      	ands	r3, r2
 8003d92:	b299      	uxth	r1, r3
 8003d94:	183b      	adds	r3, r7, r0
 8003d96:	183a      	adds	r2, r7, r0
 8003d98:	8812      	ldrh	r2, [r2, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	183a      	adds	r2, r7, r0
 8003da4:	8812      	ldrh	r2, [r2, #0]
 8003da6:	60da      	str	r2, [r3, #12]
 8003da8:	e04c      	b.n	8003e44 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8003daa:	231e      	movs	r3, #30
 8003dac:	18fb      	adds	r3, r7, r3
 8003dae:	2201      	movs	r2, #1
 8003db0:	701a      	strb	r2, [r3, #0]
 8003db2:	e047      	b.n	8003e44 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003db4:	231f      	movs	r3, #31
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b08      	cmp	r3, #8
 8003dbc:	d015      	beq.n	8003dea <UART_SetConfig+0x276>
 8003dbe:	dc18      	bgt.n	8003df2 <UART_SetConfig+0x27e>
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d00d      	beq.n	8003de0 <UART_SetConfig+0x26c>
 8003dc4:	dc15      	bgt.n	8003df2 <UART_SetConfig+0x27e>
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <UART_SetConfig+0x25c>
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d005      	beq.n	8003dda <UART_SetConfig+0x266>
 8003dce:	e010      	b.n	8003df2 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dd0:	f7fe fff8 	bl	8002dc4 <HAL_RCC_GetPCLK1Freq>
 8003dd4:	0003      	movs	r3, r0
 8003dd6:	61bb      	str	r3, [r7, #24]
        break;
 8003dd8:	e012      	b.n	8003e00 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dda:	4b29      	ldr	r3, [pc, #164]	@ (8003e80 <UART_SetConfig+0x30c>)
 8003ddc:	61bb      	str	r3, [r7, #24]
        break;
 8003dde:	e00f      	b.n	8003e00 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003de0:	f7fe ff74 	bl	8002ccc <HAL_RCC_GetSysClockFreq>
 8003de4:	0003      	movs	r3, r0
 8003de6:	61bb      	str	r3, [r7, #24]
        break;
 8003de8:	e00a      	b.n	8003e00 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dea:	2380      	movs	r3, #128	@ 0x80
 8003dec:	021b      	lsls	r3, r3, #8
 8003dee:	61bb      	str	r3, [r7, #24]
        break;
 8003df0:	e006      	b.n	8003e00 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8003df2:	2300      	movs	r3, #0
 8003df4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003df6:	231e      	movs	r3, #30
 8003df8:	18fb      	adds	r3, r7, r3
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	701a      	strb	r2, [r3, #0]
        break;
 8003dfe:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d01e      	beq.n	8003e44 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	085a      	lsrs	r2, r3, #1
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	18d2      	adds	r2, r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	0019      	movs	r1, r3
 8003e16:	0010      	movs	r0, r2
 8003e18:	f7fc f976 	bl	8000108 <__udivsi3>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	2b0f      	cmp	r3, #15
 8003e24:	d90a      	bls.n	8003e3c <UART_SetConfig+0x2c8>
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	2380      	movs	r3, #128	@ 0x80
 8003e2a:	025b      	lsls	r3, r3, #9
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d205      	bcs.n	8003e3c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60da      	str	r2, [r3, #12]
 8003e3a:	e003      	b.n	8003e44 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8003e3c:	231e      	movs	r3, #30
 8003e3e:	18fb      	adds	r3, r7, r3
 8003e40:	2201      	movs	r2, #1
 8003e42:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003e50:	231e      	movs	r3, #30
 8003e52:	18fb      	adds	r3, r7, r3
 8003e54:	781b      	ldrb	r3, [r3, #0]
}
 8003e56:	0018      	movs	r0, r3
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	b008      	add	sp, #32
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	46c0      	nop			@ (mov r8, r8)
 8003e60:	efff69f3 	.word	0xefff69f3
 8003e64:	ffffcfff 	.word	0xffffcfff
 8003e68:	fffff4ff 	.word	0xfffff4ff
 8003e6c:	40013800 	.word	0x40013800
 8003e70:	40021000 	.word	0x40021000
 8003e74:	40004400 	.word	0x40004400
 8003e78:	40004800 	.word	0x40004800
 8003e7c:	40004c00 	.word	0x40004c00
 8003e80:	007a1200 	.word	0x007a1200

08003e84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	2208      	movs	r2, #8
 8003e92:	4013      	ands	r3, r2
 8003e94:	d00b      	beq.n	8003eae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	4a4a      	ldr	r2, [pc, #296]	@ (8003fc8 <UART_AdvFeatureConfig+0x144>)
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	0019      	movs	r1, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d00b      	beq.n	8003ed0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	4a43      	ldr	r2, [pc, #268]	@ (8003fcc <UART_AdvFeatureConfig+0x148>)
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d00b      	beq.n	8003ef2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	4a3b      	ldr	r2, [pc, #236]	@ (8003fd0 <UART_AdvFeatureConfig+0x14c>)
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	0019      	movs	r1, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef6:	2204      	movs	r2, #4
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d00b      	beq.n	8003f14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	4a34      	ldr	r2, [pc, #208]	@ (8003fd4 <UART_AdvFeatureConfig+0x150>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	0019      	movs	r1, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	2210      	movs	r2, #16
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d00b      	beq.n	8003f36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	4a2c      	ldr	r2, [pc, #176]	@ (8003fd8 <UART_AdvFeatureConfig+0x154>)
 8003f26:	4013      	ands	r3, r2
 8003f28:	0019      	movs	r1, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d00b      	beq.n	8003f58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	4a25      	ldr	r2, [pc, #148]	@ (8003fdc <UART_AdvFeatureConfig+0x158>)
 8003f48:	4013      	ands	r3, r2
 8003f4a:	0019      	movs	r1, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5c:	2240      	movs	r2, #64	@ 0x40
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d01d      	beq.n	8003f9e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe0 <UART_AdvFeatureConfig+0x15c>)
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f7e:	2380      	movs	r3, #128	@ 0x80
 8003f80:	035b      	lsls	r3, r3, #13
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d10b      	bne.n	8003f9e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	4a15      	ldr	r2, [pc, #84]	@ (8003fe4 <UART_AdvFeatureConfig+0x160>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	0019      	movs	r1, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	2280      	movs	r2, #128	@ 0x80
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d00b      	beq.n	8003fc0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe8 <UART_AdvFeatureConfig+0x164>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	0019      	movs	r1, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	605a      	str	r2, [r3, #4]
  }
}
 8003fc0:	46c0      	nop			@ (mov r8, r8)
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b002      	add	sp, #8
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	ffff7fff 	.word	0xffff7fff
 8003fcc:	fffdffff 	.word	0xfffdffff
 8003fd0:	fffeffff 	.word	0xfffeffff
 8003fd4:	fffbffff 	.word	0xfffbffff
 8003fd8:	ffffefff 	.word	0xffffefff
 8003fdc:	ffffdfff 	.word	0xffffdfff
 8003fe0:	ffefffff 	.word	0xffefffff
 8003fe4:	ff9fffff 	.word	0xff9fffff
 8003fe8:	fff7ffff 	.word	0xfff7ffff

08003fec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b092      	sub	sp, #72	@ 0x48
 8003ff0:	af02      	add	r7, sp, #8
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2284      	movs	r2, #132	@ 0x84
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ffc:	f7fc fe42 	bl	8000c84 <HAL_GetTick>
 8004000:	0003      	movs	r3, r0
 8004002:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2208      	movs	r2, #8
 800400c:	4013      	ands	r3, r2
 800400e:	2b08      	cmp	r3, #8
 8004010:	d12c      	bne.n	800406c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004014:	2280      	movs	r2, #128	@ 0x80
 8004016:	0391      	lsls	r1, r2, #14
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	4a46      	ldr	r2, [pc, #280]	@ (8004134 <UART_CheckIdleState+0x148>)
 800401c:	9200      	str	r2, [sp, #0]
 800401e:	2200      	movs	r2, #0
 8004020:	f000 f88c 	bl	800413c <UART_WaitOnFlagUntilTimeout>
 8004024:	1e03      	subs	r3, r0, #0
 8004026:	d021      	beq.n	800406c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004028:	f3ef 8310 	mrs	r3, PRIMASK
 800402c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800402e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004030:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004032:	2301      	movs	r3, #1
 8004034:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004038:	f383 8810 	msr	PRIMASK, r3
}
 800403c:	46c0      	nop			@ (mov r8, r8)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2180      	movs	r1, #128	@ 0x80
 800404a:	438a      	bics	r2, r1
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004050:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	f383 8810 	msr	PRIMASK, r3
}
 8004058:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2220      	movs	r2, #32
 800405e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2278      	movs	r2, #120	@ 0x78
 8004064:	2100      	movs	r1, #0
 8004066:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e05f      	b.n	800412c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2204      	movs	r2, #4
 8004074:	4013      	ands	r3, r2
 8004076:	2b04      	cmp	r3, #4
 8004078:	d146      	bne.n	8004108 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800407a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800407c:	2280      	movs	r2, #128	@ 0x80
 800407e:	03d1      	lsls	r1, r2, #15
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	4a2c      	ldr	r2, [pc, #176]	@ (8004134 <UART_CheckIdleState+0x148>)
 8004084:	9200      	str	r2, [sp, #0]
 8004086:	2200      	movs	r2, #0
 8004088:	f000 f858 	bl	800413c <UART_WaitOnFlagUntilTimeout>
 800408c:	1e03      	subs	r3, r0, #0
 800408e:	d03b      	beq.n	8004108 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004090:	f3ef 8310 	mrs	r3, PRIMASK
 8004094:	60fb      	str	r3, [r7, #12]
  return(result);
 8004096:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004098:	637b      	str	r3, [r7, #52]	@ 0x34
 800409a:	2301      	movs	r3, #1
 800409c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f383 8810 	msr	PRIMASK, r3
}
 80040a4:	46c0      	nop			@ (mov r8, r8)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4921      	ldr	r1, [pc, #132]	@ (8004138 <UART_CheckIdleState+0x14c>)
 80040b2:	400a      	ands	r2, r1
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	f383 8810 	msr	PRIMASK, r3
}
 80040c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040c2:	f3ef 8310 	mrs	r3, PRIMASK
 80040c6:	61bb      	str	r3, [r7, #24]
  return(result);
 80040c8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80040cc:	2301      	movs	r3, #1
 80040ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f383 8810 	msr	PRIMASK, r3
}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689a      	ldr	r2, [r3, #8]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2101      	movs	r1, #1
 80040e4:	438a      	bics	r2, r1
 80040e6:	609a      	str	r2, [r3, #8]
 80040e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ec:	6a3b      	ldr	r3, [r7, #32]
 80040ee:	f383 8810 	msr	PRIMASK, r3
}
 80040f2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2280      	movs	r2, #128	@ 0x80
 80040f8:	2120      	movs	r1, #32
 80040fa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2278      	movs	r2, #120	@ 0x78
 8004100:	2100      	movs	r1, #0
 8004102:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e011      	b.n	800412c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2220      	movs	r2, #32
 800410c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2280      	movs	r2, #128	@ 0x80
 8004112:	2120      	movs	r1, #32
 8004114:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2278      	movs	r2, #120	@ 0x78
 8004126:	2100      	movs	r1, #0
 8004128:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	0018      	movs	r0, r3
 800412e:	46bd      	mov	sp, r7
 8004130:	b010      	add	sp, #64	@ 0x40
 8004132:	bd80      	pop	{r7, pc}
 8004134:	01ffffff 	.word	0x01ffffff
 8004138:	fffffedf 	.word	0xfffffedf

0800413c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	603b      	str	r3, [r7, #0]
 8004148:	1dfb      	adds	r3, r7, #7
 800414a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800414c:	e051      	b.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	3301      	adds	r3, #1
 8004152:	d04e      	beq.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004154:	f7fc fd96 	bl	8000c84 <HAL_GetTick>
 8004158:	0002      	movs	r2, r0
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	429a      	cmp	r2, r3
 8004162:	d302      	bcc.n	800416a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e051      	b.n	8004212 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2204      	movs	r2, #4
 8004176:	4013      	ands	r3, r2
 8004178:	d03b      	beq.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	2b80      	cmp	r3, #128	@ 0x80
 800417e:	d038      	beq.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b40      	cmp	r3, #64	@ 0x40
 8004184:	d035      	beq.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	2208      	movs	r2, #8
 800418e:	4013      	ands	r3, r2
 8004190:	2b08      	cmp	r3, #8
 8004192:	d111      	bne.n	80041b8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2208      	movs	r2, #8
 800419a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	0018      	movs	r0, r3
 80041a0:	f000 f83c 	bl	800421c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2284      	movs	r2, #132	@ 0x84
 80041a8:	2108      	movs	r1, #8
 80041aa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2278      	movs	r2, #120	@ 0x78
 80041b0:	2100      	movs	r1, #0
 80041b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e02c      	b.n	8004212 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	69da      	ldr	r2, [r3, #28]
 80041be:	2380      	movs	r3, #128	@ 0x80
 80041c0:	011b      	lsls	r3, r3, #4
 80041c2:	401a      	ands	r2, r3
 80041c4:	2380      	movs	r3, #128	@ 0x80
 80041c6:	011b      	lsls	r3, r3, #4
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d112      	bne.n	80041f2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2280      	movs	r2, #128	@ 0x80
 80041d2:	0112      	lsls	r2, r2, #4
 80041d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	0018      	movs	r0, r3
 80041da:	f000 f81f 	bl	800421c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2284      	movs	r2, #132	@ 0x84
 80041e2:	2120      	movs	r1, #32
 80041e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2278      	movs	r2, #120	@ 0x78
 80041ea:	2100      	movs	r1, #0
 80041ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e00f      	b.n	8004212 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	68ba      	ldr	r2, [r7, #8]
 80041fa:	4013      	ands	r3, r2
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	425a      	negs	r2, r3
 8004202:	4153      	adcs	r3, r2
 8004204:	b2db      	uxtb	r3, r3
 8004206:	001a      	movs	r2, r3
 8004208:	1dfb      	adds	r3, r7, #7
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	429a      	cmp	r2, r3
 800420e:	d09e      	beq.n	800414e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	0018      	movs	r0, r3
 8004214:	46bd      	mov	sp, r7
 8004216:	b004      	add	sp, #16
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08e      	sub	sp, #56	@ 0x38
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004224:	f3ef 8310 	mrs	r3, PRIMASK
 8004228:	617b      	str	r3, [r7, #20]
  return(result);
 800422a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800422c:	637b      	str	r3, [r7, #52]	@ 0x34
 800422e:	2301      	movs	r3, #1
 8004230:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	f383 8810 	msr	PRIMASK, r3
}
 8004238:	46c0      	nop			@ (mov r8, r8)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4926      	ldr	r1, [pc, #152]	@ (80042e0 <UART_EndRxTransfer+0xc4>)
 8004246:	400a      	ands	r2, r1
 8004248:	601a      	str	r2, [r3, #0]
 800424a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800424c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	f383 8810 	msr	PRIMASK, r3
}
 8004254:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004256:	f3ef 8310 	mrs	r3, PRIMASK
 800425a:	623b      	str	r3, [r7, #32]
  return(result);
 800425c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004260:	2301      	movs	r3, #1
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004266:	f383 8810 	msr	PRIMASK, r3
}
 800426a:	46c0      	nop			@ (mov r8, r8)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2101      	movs	r1, #1
 8004278:	438a      	bics	r2, r1
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004282:	f383 8810 	msr	PRIMASK, r3
}
 8004286:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800428c:	2b01      	cmp	r3, #1
 800428e:	d118      	bne.n	80042c2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004290:	f3ef 8310 	mrs	r3, PRIMASK
 8004294:	60bb      	str	r3, [r7, #8]
  return(result);
 8004296:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004298:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800429a:	2301      	movs	r3, #1
 800429c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	f383 8810 	msr	PRIMASK, r3
}
 80042a4:	46c0      	nop			@ (mov r8, r8)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2110      	movs	r1, #16
 80042b2:	438a      	bics	r2, r1
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	f383 8810 	msr	PRIMASK, r3
}
 80042c0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2280      	movs	r2, #128	@ 0x80
 80042c6:	2120      	movs	r1, #32
 80042c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80042d6:	46c0      	nop			@ (mov r8, r8)
 80042d8:	46bd      	mov	sp, r7
 80042da:	b00e      	add	sp, #56	@ 0x38
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	46c0      	nop			@ (mov r8, r8)
 80042e0:	fffffedf 	.word	0xfffffedf

080042e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80042ec:	4b09      	ldr	r3, [pc, #36]	@ (8004314 <USB_DisableGlobalInt+0x30>)
 80042ee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2240      	movs	r2, #64	@ 0x40
 80042f4:	5a9b      	ldrh	r3, [r3, r2]
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	b292      	uxth	r2, r2
 80042fc:	43d2      	mvns	r2, r2
 80042fe:	b292      	uxth	r2, r2
 8004300:	4013      	ands	r3, r2
 8004302:	b299      	uxth	r1, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2240      	movs	r2, #64	@ 0x40
 8004308:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	0018      	movs	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	b004      	add	sp, #16
 8004312:	bd80      	pop	{r7, pc}
 8004314:	0000bf80 	.word	0x0000bf80

08004318 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	1d3b      	adds	r3, r7, #4
 8004322:	6019      	str	r1, [r3, #0]
 8004324:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2240      	movs	r2, #64	@ 0x40
 800432a:	2101      	movs	r1, #1
 800432c:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2240      	movs	r2, #64	@ 0x40
 8004332:	2100      	movs	r1, #0
 8004334:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2244      	movs	r2, #68	@ 0x44
 800433a:	2100      	movs	r1, #0
 800433c:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2250      	movs	r2, #80	@ 0x50
 8004342:	2100      	movs	r1, #0
 8004344:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	0018      	movs	r0, r3
 800434a:	46bd      	mov	sp, r7
 800434c:	b004      	add	sp, #16
 800434e:	bd80      	pop	{r7, pc}

08004350 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004354:	4a06      	ldr	r2, [pc, #24]	@ (8004370 <MX_FATFS_Init+0x20>)
 8004356:	4b07      	ldr	r3, [pc, #28]	@ (8004374 <MX_FATFS_Init+0x24>)
 8004358:	0011      	movs	r1, r2
 800435a:	0018      	movs	r0, r3
 800435c:	f000 fe30 	bl	8004fc0 <FATFS_LinkDriver>
 8004360:	0003      	movs	r3, r0
 8004362:	001a      	movs	r2, r3
 8004364:	4b04      	ldr	r3, [pc, #16]	@ (8004378 <MX_FATFS_Init+0x28>)
 8004366:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004368:	46c0      	nop			@ (mov r8, r8)
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	46c0      	nop			@ (mov r8, r8)
 8004370:	200004ac 	.word	0x200004ac
 8004374:	2000000c 	.word	0x2000000c
 8004378:	200004a8 	.word	0x200004a8

0800437c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	0002      	movs	r2, r0
 8004384:	1dfb      	adds	r3, r7, #7
 8004386:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004388:	1dfb      	adds	r3, r7, #7
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	0018      	movs	r0, r3
 800438e:	f000 fa19 	bl	80047c4 <USER_SPI_initialize>
 8004392:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 8004394:	0018      	movs	r0, r3
 8004396:	46bd      	mov	sp, r7
 8004398:	b002      	add	sp, #8
 800439a:	bd80      	pop	{r7, pc}

0800439c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	0002      	movs	r2, r0
 80043a4:	1dfb      	adds	r3, r7, #7
 80043a6:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80043a8:	1dfb      	adds	r3, r7, #7
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	0018      	movs	r0, r3
 80043ae:	f000 fb1d 	bl	80049ec <USER_SPI_status>
 80043b2:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 80043b4:	0018      	movs	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b002      	add	sp, #8
 80043ba:	bd80      	pop	{r7, pc}

080043bc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80043bc:	b5b0      	push	{r4, r5, r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60b9      	str	r1, [r7, #8]
 80043c4:	607a      	str	r2, [r7, #4]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	250f      	movs	r5, #15
 80043ca:	197b      	adds	r3, r7, r5
 80043cc:	1c02      	adds	r2, r0, #0
 80043ce:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 80043d0:	683c      	ldr	r4, [r7, #0]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	68b9      	ldr	r1, [r7, #8]
 80043d6:	197b      	adds	r3, r7, r5
 80043d8:	7818      	ldrb	r0, [r3, #0]
 80043da:	0023      	movs	r3, r4
 80043dc:	f000 fb1c 	bl	8004a18 <USER_SPI_read>
 80043e0:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 80043e2:	0018      	movs	r0, r3
 80043e4:	46bd      	mov	sp, r7
 80043e6:	b004      	add	sp, #16
 80043e8:	bdb0      	pop	{r4, r5, r7, pc}

080043ea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80043ea:	b5b0      	push	{r4, r5, r7, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
 80043f4:	603b      	str	r3, [r7, #0]
 80043f6:	250f      	movs	r5, #15
 80043f8:	197b      	adds	r3, r7, r5
 80043fa:	1c02      	adds	r2, r0, #0
 80043fc:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
	  /* USER CODE HERE */
	  return USER_SPI_write(pdrv, buff, sector, count);
 80043fe:	683c      	ldr	r4, [r7, #0]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	68b9      	ldr	r1, [r7, #8]
 8004404:	197b      	adds	r3, r7, r5
 8004406:	7818      	ldrb	r0, [r3, #0]
 8004408:	0023      	movs	r3, r4
 800440a:	f000 fb71 	bl	8004af0 <USER_SPI_write>
 800440e:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8004410:	0018      	movs	r0, r3
 8004412:	46bd      	mov	sp, r7
 8004414:	b004      	add	sp, #16
 8004416:	bdb0      	pop	{r4, r5, r7, pc}

08004418 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	603a      	str	r2, [r7, #0]
 8004420:	1dfb      	adds	r3, r7, #7
 8004422:	1c02      	adds	r2, r0, #0
 8004424:	701a      	strb	r2, [r3, #0]
 8004426:	1dbb      	adds	r3, r7, #6
 8004428:	1c0a      	adds	r2, r1, #0
 800442a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
	  return USER_SPI_ioctl(pdrv, cmd, buff);
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	1dbb      	adds	r3, r7, #6
 8004430:	7819      	ldrb	r1, [r3, #0]
 8004432:	1dfb      	adds	r3, r7, #7
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	0018      	movs	r0, r3
 8004438:	f000 fbda 	bl	8004bf0 <USER_SPI_ioctl>
 800443c:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 800443e:	0018      	movs	r0, r3
 8004440:	46bd      	mov	sp, r7
 8004442:	b002      	add	sp, #8
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004450:	f7fc fc18 	bl	8000c84 <HAL_GetTick>
 8004454:	0002      	movs	r2, r0
 8004456:	4b04      	ldr	r3, [pc, #16]	@ (8004468 <SPI_Timer_On+0x20>)
 8004458:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800445a:	4b04      	ldr	r3, [pc, #16]	@ (800446c <SPI_Timer_On+0x24>)
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	601a      	str	r2, [r3, #0]
}
 8004460:	46c0      	nop			@ (mov r8, r8)
 8004462:	46bd      	mov	sp, r7
 8004464:	b002      	add	sp, #8
 8004466:	bd80      	pop	{r7, pc}
 8004468:	200004b4 	.word	0x200004b4
 800446c:	200004b8 	.word	0x200004b8

08004470 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004474:	f7fc fc06 	bl	8000c84 <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <SPI_Timer_Status+0x24>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	1ad2      	subs	r2, r2, r3
 8004480:	4b05      	ldr	r3, [pc, #20]	@ (8004498 <SPI_Timer_Status+0x28>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	419b      	sbcs	r3, r3
 8004488:	425b      	negs	r3, r3
 800448a:	b2db      	uxtb	r3, r3
}
 800448c:	0018      	movs	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	200004b4 	.word	0x200004b4
 8004498:	200004b8 	.word	0x200004b8

0800449c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800449c:	b590      	push	{r4, r7, lr}
 800449e:	b087      	sub	sp, #28
 80044a0:	af02      	add	r7, sp, #8
 80044a2:	0002      	movs	r2, r0
 80044a4:	1dfb      	adds	r3, r7, #7
 80044a6:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80044a8:	240f      	movs	r4, #15
 80044aa:	193a      	adds	r2, r7, r4
 80044ac:	1df9      	adds	r1, r7, #7
 80044ae:	4806      	ldr	r0, [pc, #24]	@ (80044c8 <xchg_spi+0x2c>)
 80044b0:	2332      	movs	r3, #50	@ 0x32
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	2301      	movs	r3, #1
 80044b6:	f7fe ffb1 	bl	800341c <HAL_SPI_TransmitReceive>
    return rxDat;
 80044ba:	193b      	adds	r3, r7, r4
 80044bc:	781b      	ldrb	r3, [r3, #0]
}
 80044be:	0018      	movs	r0, r3
 80044c0:	46bd      	mov	sp, r7
 80044c2:	b005      	add	sp, #20
 80044c4:	bd90      	pop	{r4, r7, pc}
 80044c6:	46c0      	nop			@ (mov r8, r8)
 80044c8:	2000006c 	.word	0x2000006c

080044cc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80044cc:	b590      	push	{r4, r7, lr}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80044d6:	2300      	movs	r3, #0
 80044d8:	60fb      	str	r3, [r7, #12]
 80044da:	e00a      	b.n	80044f2 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	18d4      	adds	r4, r2, r3
 80044e2:	20ff      	movs	r0, #255	@ 0xff
 80044e4:	f7ff ffda 	bl	800449c <xchg_spi>
 80044e8:	0003      	movs	r3, r0
 80044ea:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	3301      	adds	r3, #1
 80044f0:	60fb      	str	r3, [r7, #12]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d3f0      	bcc.n	80044dc <rcvr_spi_multi+0x10>
	}
}
 80044fa:	46c0      	nop			@ (mov r8, r8)
 80044fc:	46c0      	nop			@ (mov r8, r8)
 80044fe:	46bd      	mov	sp, r7
 8004500:	b005      	add	sp, #20
 8004502:	bd90      	pop	{r4, r7, pc}

08004504 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	b29a      	uxth	r2, r3
 8004512:	2301      	movs	r3, #1
 8004514:	425b      	negs	r3, r3
 8004516:	6879      	ldr	r1, [r7, #4]
 8004518:	4803      	ldr	r0, [pc, #12]	@ (8004528 <xmit_spi_multi+0x24>)
 800451a:	f7fe fe1f 	bl	800315c <HAL_SPI_Transmit>
}
 800451e:	46c0      	nop			@ (mov r8, r8)
 8004520:	46bd      	mov	sp, r7
 8004522:	b002      	add	sp, #8
 8004524:	bd80      	pop	{r7, pc}
 8004526:	46c0      	nop			@ (mov r8, r8)
 8004528:	2000006c 	.word	0x2000006c

0800452c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800452c:	b5b0      	push	{r4, r5, r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004534:	f7fc fba6 	bl	8000c84 <HAL_GetTick>
 8004538:	0003      	movs	r3, r0
 800453a:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004540:	250f      	movs	r5, #15
 8004542:	197c      	adds	r4, r7, r5
 8004544:	20ff      	movs	r0, #255	@ 0xff
 8004546:	f7ff ffa9 	bl	800449c <xchg_spi>
 800454a:	0003      	movs	r3, r0
 800454c:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800454e:	197b      	adds	r3, r7, r5
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	2bff      	cmp	r3, #255	@ 0xff
 8004554:	d007      	beq.n	8004566 <wait_ready+0x3a>
 8004556:	f7fc fb95 	bl	8000c84 <HAL_GetTick>
 800455a:	0002      	movs	r2, r0
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	429a      	cmp	r2, r3
 8004564:	d8ec      	bhi.n	8004540 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 8004566:	230f      	movs	r3, #15
 8004568:	18fb      	adds	r3, r7, r3
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	3bff      	subs	r3, #255	@ 0xff
 800456e:	425a      	negs	r2, r3
 8004570:	4153      	adcs	r3, r2
 8004572:	b2db      	uxtb	r3, r3
}
 8004574:	0018      	movs	r0, r3
 8004576:	46bd      	mov	sp, r7
 8004578:	b006      	add	sp, #24
 800457a:	bdb0      	pop	{r4, r5, r7, pc}

0800457c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004580:	2380      	movs	r3, #128	@ 0x80
 8004582:	0219      	lsls	r1, r3, #8
 8004584:	2390      	movs	r3, #144	@ 0x90
 8004586:	05db      	lsls	r3, r3, #23
 8004588:	2201      	movs	r2, #1
 800458a:	0018      	movs	r0, r3
 800458c:	f7fd fde6 	bl	800215c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004590:	20ff      	movs	r0, #255	@ 0xff
 8004592:	f7ff ff83 	bl	800449c <xchg_spi>

}
 8004596:	46c0      	nop			@ (mov r8, r8)
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80045a0:	2380      	movs	r3, #128	@ 0x80
 80045a2:	0219      	lsls	r1, r3, #8
 80045a4:	2390      	movs	r3, #144	@ 0x90
 80045a6:	05db      	lsls	r3, r3, #23
 80045a8:	2200      	movs	r2, #0
 80045aa:	0018      	movs	r0, r3
 80045ac:	f7fd fdd6 	bl	800215c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80045b0:	20ff      	movs	r0, #255	@ 0xff
 80045b2:	f7ff ff73 	bl	800449c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80045b6:	23fa      	movs	r3, #250	@ 0xfa
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7ff ffb6 	bl	800452c <wait_ready>
 80045c0:	1e03      	subs	r3, r0, #0
 80045c2:	d001      	beq.n	80045c8 <spiselect+0x2c>
 80045c4:	2301      	movs	r3, #1
 80045c6:	e002      	b.n	80045ce <spiselect+0x32>

	despiselect();
 80045c8:	f7ff ffd8 	bl	800457c <despiselect>
	return 0;	/* Timeout */
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	0018      	movs	r0, r3
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80045d4:	b5b0      	push	{r4, r5, r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80045de:	20c8      	movs	r0, #200	@ 0xc8
 80045e0:	f7ff ff32 	bl	8004448 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80045e4:	250f      	movs	r5, #15
 80045e6:	197c      	adds	r4, r7, r5
 80045e8:	20ff      	movs	r0, #255	@ 0xff
 80045ea:	f7ff ff57 	bl	800449c <xchg_spi>
 80045ee:	0003      	movs	r3, r0
 80045f0:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80045f2:	197b      	adds	r3, r7, r5
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	2bff      	cmp	r3, #255	@ 0xff
 80045f8:	d103      	bne.n	8004602 <rcvr_datablock+0x2e>
 80045fa:	f7ff ff39 	bl	8004470 <SPI_Timer_Status>
 80045fe:	1e03      	subs	r3, r0, #0
 8004600:	d1f0      	bne.n	80045e4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004602:	230f      	movs	r3, #15
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2bfe      	cmp	r3, #254	@ 0xfe
 800460a:	d001      	beq.n	8004610 <rcvr_datablock+0x3c>
 800460c:	2300      	movs	r3, #0
 800460e:	e00c      	b.n	800462a <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	0011      	movs	r1, r2
 8004616:	0018      	movs	r0, r3
 8004618:	f7ff ff58 	bl	80044cc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800461c:	20ff      	movs	r0, #255	@ 0xff
 800461e:	f7ff ff3d 	bl	800449c <xchg_spi>
 8004622:	20ff      	movs	r0, #255	@ 0xff
 8004624:	f7ff ff3a 	bl	800449c <xchg_spi>

	return 1;						/* Function succeeded */
 8004628:	2301      	movs	r3, #1
}
 800462a:	0018      	movs	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	b004      	add	sp, #16
 8004630:	bdb0      	pop	{r4, r5, r7, pc}

08004632 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004632:	b5b0      	push	{r4, r5, r7, lr}
 8004634:	b084      	sub	sp, #16
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	000a      	movs	r2, r1
 800463c:	1cfb      	adds	r3, r7, #3
 800463e:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004640:	23fa      	movs	r3, #250	@ 0xfa
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	0018      	movs	r0, r3
 8004646:	f7ff ff71 	bl	800452c <wait_ready>
 800464a:	1e03      	subs	r3, r0, #0
 800464c:	d101      	bne.n	8004652 <xmit_datablock+0x20>
 800464e:	2300      	movs	r3, #0
 8004650:	e025      	b.n	800469e <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 8004652:	1cfb      	adds	r3, r7, #3
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	0018      	movs	r0, r3
 8004658:	f7ff ff20 	bl	800449c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800465c:	1cfb      	adds	r3, r7, #3
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	2bfd      	cmp	r3, #253	@ 0xfd
 8004662:	d01b      	beq.n	800469c <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004664:	2380      	movs	r3, #128	@ 0x80
 8004666:	009a      	lsls	r2, r3, #2
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	0011      	movs	r1, r2
 800466c:	0018      	movs	r0, r3
 800466e:	f7ff ff49 	bl	8004504 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004672:	20ff      	movs	r0, #255	@ 0xff
 8004674:	f7ff ff12 	bl	800449c <xchg_spi>
 8004678:	20ff      	movs	r0, #255	@ 0xff
 800467a:	f7ff ff0f 	bl	800449c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800467e:	250f      	movs	r5, #15
 8004680:	197c      	adds	r4, r7, r5
 8004682:	20ff      	movs	r0, #255	@ 0xff
 8004684:	f7ff ff0a 	bl	800449c <xchg_spi>
 8004688:	0003      	movs	r3, r0
 800468a:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800468c:	197b      	adds	r3, r7, r5
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	221f      	movs	r2, #31
 8004692:	4013      	ands	r3, r2
 8004694:	2b05      	cmp	r3, #5
 8004696:	d001      	beq.n	800469c <xmit_datablock+0x6a>
 8004698:	2300      	movs	r3, #0
 800469a:	e000      	b.n	800469e <xmit_datablock+0x6c>
	}
	return 1;
 800469c:	2301      	movs	r3, #1
}
 800469e:	0018      	movs	r0, r3
 80046a0:	46bd      	mov	sp, r7
 80046a2:	b004      	add	sp, #16
 80046a4:	bdb0      	pop	{r4, r5, r7, pc}

080046a6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80046a6:	b5b0      	push	{r4, r5, r7, lr}
 80046a8:	b084      	sub	sp, #16
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	0002      	movs	r2, r0
 80046ae:	6039      	str	r1, [r7, #0]
 80046b0:	1dfb      	adds	r3, r7, #7
 80046b2:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80046b4:	1dfb      	adds	r3, r7, #7
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	b25b      	sxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	da15      	bge.n	80046ea <send_cmd+0x44>
		cmd &= 0x7F;
 80046be:	1dfb      	adds	r3, r7, #7
 80046c0:	1dfa      	adds	r2, r7, #7
 80046c2:	7812      	ldrb	r2, [r2, #0]
 80046c4:	217f      	movs	r1, #127	@ 0x7f
 80046c6:	400a      	ands	r2, r1
 80046c8:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 80046ca:	250e      	movs	r5, #14
 80046cc:	197c      	adds	r4, r7, r5
 80046ce:	2100      	movs	r1, #0
 80046d0:	2037      	movs	r0, #55	@ 0x37
 80046d2:	f7ff ffe8 	bl	80046a6 <send_cmd>
 80046d6:	0003      	movs	r3, r0
 80046d8:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 80046da:	002a      	movs	r2, r5
 80046dc:	18bb      	adds	r3, r7, r2
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d902      	bls.n	80046ea <send_cmd+0x44>
 80046e4:	18bb      	adds	r3, r7, r2
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	e067      	b.n	80047ba <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80046ea:	1dfb      	adds	r3, r7, #7
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b0c      	cmp	r3, #12
 80046f0:	d007      	beq.n	8004702 <send_cmd+0x5c>
		despiselect();
 80046f2:	f7ff ff43 	bl	800457c <despiselect>
		if (!spiselect()) return 0xFF;
 80046f6:	f7ff ff51 	bl	800459c <spiselect>
 80046fa:	1e03      	subs	r3, r0, #0
 80046fc:	d101      	bne.n	8004702 <send_cmd+0x5c>
 80046fe:	23ff      	movs	r3, #255	@ 0xff
 8004700:	e05b      	b.n	80047ba <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004702:	1dfb      	adds	r3, r7, #7
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2240      	movs	r2, #64	@ 0x40
 8004708:	4313      	orrs	r3, r2
 800470a:	b2db      	uxtb	r3, r3
 800470c:	0018      	movs	r0, r3
 800470e:	f7ff fec5 	bl	800449c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	0e1b      	lsrs	r3, r3, #24
 8004716:	b2db      	uxtb	r3, r3
 8004718:	0018      	movs	r0, r3
 800471a:	f7ff febf 	bl	800449c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	0c1b      	lsrs	r3, r3, #16
 8004722:	b2db      	uxtb	r3, r3
 8004724:	0018      	movs	r0, r3
 8004726:	f7ff feb9 	bl	800449c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	0a1b      	lsrs	r3, r3, #8
 800472e:	b2db      	uxtb	r3, r3
 8004730:	0018      	movs	r0, r3
 8004732:	f7ff feb3 	bl	800449c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	b2db      	uxtb	r3, r3
 800473a:	0018      	movs	r0, r3
 800473c:	f7ff feae 	bl	800449c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004740:	210f      	movs	r1, #15
 8004742:	187b      	adds	r3, r7, r1
 8004744:	2201      	movs	r2, #1
 8004746:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004748:	1dfb      	adds	r3, r7, #7
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d102      	bne.n	8004756 <send_cmd+0xb0>
 8004750:	187b      	adds	r3, r7, r1
 8004752:	2295      	movs	r2, #149	@ 0x95
 8004754:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004756:	1dfb      	adds	r3, r7, #7
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	2b08      	cmp	r3, #8
 800475c:	d103      	bne.n	8004766 <send_cmd+0xc0>
 800475e:	230f      	movs	r3, #15
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	2287      	movs	r2, #135	@ 0x87
 8004764:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 8004766:	230f      	movs	r3, #15
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	0018      	movs	r0, r3
 800476e:	f7ff fe95 	bl	800449c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004772:	1dfb      	adds	r3, r7, #7
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b0c      	cmp	r3, #12
 8004778:	d102      	bne.n	8004780 <send_cmd+0xda>
 800477a:	20ff      	movs	r0, #255	@ 0xff
 800477c:	f7ff fe8e 	bl	800449c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004780:	230f      	movs	r3, #15
 8004782:	18fb      	adds	r3, r7, r3
 8004784:	220a      	movs	r2, #10
 8004786:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 8004788:	250e      	movs	r5, #14
 800478a:	197c      	adds	r4, r7, r5
 800478c:	20ff      	movs	r0, #255	@ 0xff
 800478e:	f7ff fe85 	bl	800449c <xchg_spi>
 8004792:	0003      	movs	r3, r0
 8004794:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 8004796:	197b      	adds	r3, r7, r5
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	b25b      	sxtb	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	da09      	bge.n	80047b4 <send_cmd+0x10e>
 80047a0:	210f      	movs	r1, #15
 80047a2:	187b      	adds	r3, r7, r1
 80047a4:	187a      	adds	r2, r7, r1
 80047a6:	7812      	ldrb	r2, [r2, #0]
 80047a8:	3a01      	subs	r2, #1
 80047aa:	701a      	strb	r2, [r3, #0]
 80047ac:	187b      	adds	r3, r7, r1
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e9      	bne.n	8004788 <send_cmd+0xe2>

	return res;							/* Return received response */
 80047b4:	230e      	movs	r3, #14
 80047b6:	18fb      	adds	r3, r7, r3
 80047b8:	781b      	ldrb	r3, [r3, #0]
}
 80047ba:	0018      	movs	r0, r3
 80047bc:	46bd      	mov	sp, r7
 80047be:	b004      	add	sp, #16
 80047c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080047c4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80047c4:	b5b0      	push	{r4, r5, r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	0002      	movs	r2, r0
 80047cc:	1dfb      	adds	r3, r7, #7
 80047ce:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80047d0:	1dfb      	adds	r3, r7, #7
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <USER_SPI_initialize+0x18>
 80047d8:	2301      	movs	r3, #1
 80047da:	e0fd      	b.n	80049d8 <USER_SPI_initialize+0x214>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80047dc:	4b80      	ldr	r3, [pc, #512]	@ (80049e0 <USER_SPI_initialize+0x21c>)
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	001a      	movs	r2, r3
 80047e4:	2302      	movs	r3, #2
 80047e6:	4013      	ands	r3, r2
 80047e8:	d003      	beq.n	80047f2 <USER_SPI_initialize+0x2e>
 80047ea:	4b7d      	ldr	r3, [pc, #500]	@ (80049e0 <USER_SPI_initialize+0x21c>)
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	e0f2      	b.n	80049d8 <USER_SPI_initialize+0x214>

	FCLK_SLOW();
 80047f2:	4b7c      	ldr	r3, [pc, #496]	@ (80049e4 <USER_SPI_initialize+0x220>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	4b7a      	ldr	r3, [pc, #488]	@ (80049e4 <USER_SPI_initialize+0x220>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2138      	movs	r1, #56	@ 0x38
 80047fe:	430a      	orrs	r2, r1
 8004800:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004802:	230f      	movs	r3, #15
 8004804:	18fb      	adds	r3, r7, r3
 8004806:	220a      	movs	r2, #10
 8004808:	701a      	strb	r2, [r3, #0]
 800480a:	e008      	b.n	800481e <USER_SPI_initialize+0x5a>
 800480c:	20ff      	movs	r0, #255	@ 0xff
 800480e:	f7ff fe45 	bl	800449c <xchg_spi>
 8004812:	210f      	movs	r1, #15
 8004814:	187b      	adds	r3, r7, r1
 8004816:	781a      	ldrb	r2, [r3, #0]
 8004818:	187b      	adds	r3, r7, r1
 800481a:	3a01      	subs	r2, #1
 800481c:	701a      	strb	r2, [r3, #0]
 800481e:	240f      	movs	r4, #15
 8004820:	193b      	adds	r3, r7, r4
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1f1      	bne.n	800480c <USER_SPI_initialize+0x48>

	ty = 0;
 8004828:	230d      	movs	r3, #13
 800482a:	18fb      	adds	r3, r7, r3
 800482c:	2200      	movs	r2, #0
 800482e:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004830:	2100      	movs	r1, #0
 8004832:	2000      	movs	r0, #0
 8004834:	f7ff ff37 	bl	80046a6 <send_cmd>
 8004838:	0003      	movs	r3, r0
 800483a:	2b01      	cmp	r3, #1
 800483c:	d000      	beq.n	8004840 <USER_SPI_initialize+0x7c>
 800483e:	e0a6      	b.n	800498e <USER_SPI_initialize+0x1ca>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004840:	23fa      	movs	r3, #250	@ 0xfa
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	0018      	movs	r0, r3
 8004846:	f7ff fdff 	bl	8004448 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800484a:	23d5      	movs	r3, #213	@ 0xd5
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	0019      	movs	r1, r3
 8004850:	2008      	movs	r0, #8
 8004852:	f7ff ff28 	bl	80046a6 <send_cmd>
 8004856:	0003      	movs	r3, r0
 8004858:	2b01      	cmp	r3, #1
 800485a:	d162      	bne.n	8004922 <USER_SPI_initialize+0x15e>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800485c:	193b      	adds	r3, r7, r4
 800485e:	2200      	movs	r2, #0
 8004860:	701a      	strb	r2, [r3, #0]
 8004862:	e00f      	b.n	8004884 <USER_SPI_initialize+0xc0>
 8004864:	250f      	movs	r5, #15
 8004866:	197b      	adds	r3, r7, r5
 8004868:	781c      	ldrb	r4, [r3, #0]
 800486a:	20ff      	movs	r0, #255	@ 0xff
 800486c:	f7ff fe16 	bl	800449c <xchg_spi>
 8004870:	0003      	movs	r3, r0
 8004872:	001a      	movs	r2, r3
 8004874:	2308      	movs	r3, #8
 8004876:	18fb      	adds	r3, r7, r3
 8004878:	551a      	strb	r2, [r3, r4]
 800487a:	197b      	adds	r3, r7, r5
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	197b      	adds	r3, r7, r5
 8004880:	3201      	adds	r2, #1
 8004882:	701a      	strb	r2, [r3, #0]
 8004884:	230f      	movs	r3, #15
 8004886:	18fb      	adds	r3, r7, r3
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	2b03      	cmp	r3, #3
 800488c:	d9ea      	bls.n	8004864 <USER_SPI_initialize+0xa0>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800488e:	2208      	movs	r2, #8
 8004890:	18bb      	adds	r3, r7, r2
 8004892:	789b      	ldrb	r3, [r3, #2]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d000      	beq.n	800489a <USER_SPI_initialize+0xd6>
 8004898:	e079      	b.n	800498e <USER_SPI_initialize+0x1ca>
 800489a:	18bb      	adds	r3, r7, r2
 800489c:	78db      	ldrb	r3, [r3, #3]
 800489e:	2baa      	cmp	r3, #170	@ 0xaa
 80048a0:	d000      	beq.n	80048a4 <USER_SPI_initialize+0xe0>
 80048a2:	e074      	b.n	800498e <USER_SPI_initialize+0x1ca>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80048a4:	46c0      	nop			@ (mov r8, r8)
 80048a6:	f7ff fde3 	bl	8004470 <SPI_Timer_Status>
 80048aa:	1e03      	subs	r3, r0, #0
 80048ac:	d007      	beq.n	80048be <USER_SPI_initialize+0xfa>
 80048ae:	2380      	movs	r3, #128	@ 0x80
 80048b0:	05db      	lsls	r3, r3, #23
 80048b2:	0019      	movs	r1, r3
 80048b4:	20a9      	movs	r0, #169	@ 0xa9
 80048b6:	f7ff fef6 	bl	80046a6 <send_cmd>
 80048ba:	1e03      	subs	r3, r0, #0
 80048bc:	d1f3      	bne.n	80048a6 <USER_SPI_initialize+0xe2>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80048be:	f7ff fdd7 	bl	8004470 <SPI_Timer_Status>
 80048c2:	1e03      	subs	r3, r0, #0
 80048c4:	d063      	beq.n	800498e <USER_SPI_initialize+0x1ca>
 80048c6:	2100      	movs	r1, #0
 80048c8:	203a      	movs	r0, #58	@ 0x3a
 80048ca:	f7ff feec 	bl	80046a6 <send_cmd>
 80048ce:	1e03      	subs	r3, r0, #0
 80048d0:	d15d      	bne.n	800498e <USER_SPI_initialize+0x1ca>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80048d2:	230f      	movs	r3, #15
 80048d4:	18fb      	adds	r3, r7, r3
 80048d6:	2200      	movs	r2, #0
 80048d8:	701a      	strb	r2, [r3, #0]
 80048da:	e00f      	b.n	80048fc <USER_SPI_initialize+0x138>
 80048dc:	250f      	movs	r5, #15
 80048de:	197b      	adds	r3, r7, r5
 80048e0:	781c      	ldrb	r4, [r3, #0]
 80048e2:	20ff      	movs	r0, #255	@ 0xff
 80048e4:	f7ff fdda 	bl	800449c <xchg_spi>
 80048e8:	0003      	movs	r3, r0
 80048ea:	001a      	movs	r2, r3
 80048ec:	2308      	movs	r3, #8
 80048ee:	18fb      	adds	r3, r7, r3
 80048f0:	551a      	strb	r2, [r3, r4]
 80048f2:	197b      	adds	r3, r7, r5
 80048f4:	781a      	ldrb	r2, [r3, #0]
 80048f6:	197b      	adds	r3, r7, r5
 80048f8:	3201      	adds	r2, #1
 80048fa:	701a      	strb	r2, [r3, #0]
 80048fc:	230f      	movs	r3, #15
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2b03      	cmp	r3, #3
 8004904:	d9ea      	bls.n	80048dc <USER_SPI_initialize+0x118>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004906:	2308      	movs	r3, #8
 8004908:	18fb      	adds	r3, r7, r3
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	001a      	movs	r2, r3
 800490e:	2340      	movs	r3, #64	@ 0x40
 8004910:	4013      	ands	r3, r2
 8004912:	d001      	beq.n	8004918 <USER_SPI_initialize+0x154>
 8004914:	220c      	movs	r2, #12
 8004916:	e000      	b.n	800491a <USER_SPI_initialize+0x156>
 8004918:	2204      	movs	r2, #4
 800491a:	230d      	movs	r3, #13
 800491c:	18fb      	adds	r3, r7, r3
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	e035      	b.n	800498e <USER_SPI_initialize+0x1ca>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004922:	2100      	movs	r1, #0
 8004924:	20a9      	movs	r0, #169	@ 0xa9
 8004926:	f7ff febe 	bl	80046a6 <send_cmd>
 800492a:	0003      	movs	r3, r0
 800492c:	2b01      	cmp	r3, #1
 800492e:	d808      	bhi.n	8004942 <USER_SPI_initialize+0x17e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004930:	230d      	movs	r3, #13
 8004932:	18fb      	adds	r3, r7, r3
 8004934:	2202      	movs	r2, #2
 8004936:	701a      	strb	r2, [r3, #0]
 8004938:	230e      	movs	r3, #14
 800493a:	18fb      	adds	r3, r7, r3
 800493c:	22a9      	movs	r2, #169	@ 0xa9
 800493e:	701a      	strb	r2, [r3, #0]
 8004940:	e007      	b.n	8004952 <USER_SPI_initialize+0x18e>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004942:	230d      	movs	r3, #13
 8004944:	18fb      	adds	r3, r7, r3
 8004946:	2201      	movs	r2, #1
 8004948:	701a      	strb	r2, [r3, #0]
 800494a:	230e      	movs	r3, #14
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	2201      	movs	r2, #1
 8004950:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	f7ff fd8c 	bl	8004470 <SPI_Timer_Status>
 8004958:	1e03      	subs	r3, r0, #0
 800495a:	d008      	beq.n	800496e <USER_SPI_initialize+0x1aa>
 800495c:	230e      	movs	r3, #14
 800495e:	18fb      	adds	r3, r7, r3
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2100      	movs	r1, #0
 8004964:	0018      	movs	r0, r3
 8004966:	f7ff fe9e 	bl	80046a6 <send_cmd>
 800496a:	1e03      	subs	r3, r0, #0
 800496c:	d1f2      	bne.n	8004954 <USER_SPI_initialize+0x190>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800496e:	f7ff fd7f 	bl	8004470 <SPI_Timer_Status>
 8004972:	1e03      	subs	r3, r0, #0
 8004974:	d007      	beq.n	8004986 <USER_SPI_initialize+0x1c2>
 8004976:	2380      	movs	r3, #128	@ 0x80
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	0019      	movs	r1, r3
 800497c:	2010      	movs	r0, #16
 800497e:	f7ff fe92 	bl	80046a6 <send_cmd>
 8004982:	1e03      	subs	r3, r0, #0
 8004984:	d003      	beq.n	800498e <USER_SPI_initialize+0x1ca>
				ty = 0;
 8004986:	230d      	movs	r3, #13
 8004988:	18fb      	adds	r3, r7, r3
 800498a:	2200      	movs	r2, #0
 800498c:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 800498e:	4b16      	ldr	r3, [pc, #88]	@ (80049e8 <USER_SPI_initialize+0x224>)
 8004990:	240d      	movs	r4, #13
 8004992:	193a      	adds	r2, r7, r4
 8004994:	7812      	ldrb	r2, [r2, #0]
 8004996:	701a      	strb	r2, [r3, #0]
	despiselect();
 8004998:	f7ff fdf0 	bl	800457c <despiselect>

	if (ty) {			/* OK */
 800499c:	193b      	adds	r3, r7, r4
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d013      	beq.n	80049cc <USER_SPI_initialize+0x208>
		FCLK_FAST();			/* Set fast clock */
 80049a4:	4b0f      	ldr	r3, [pc, #60]	@ (80049e4 <USER_SPI_initialize+0x220>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2238      	movs	r2, #56	@ 0x38
 80049ac:	4393      	bics	r3, r2
 80049ae:	001a      	movs	r2, r3
 80049b0:	4b0c      	ldr	r3, [pc, #48]	@ (80049e4 <USER_SPI_initialize+0x220>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2110      	movs	r1, #16
 80049b6:	430a      	orrs	r2, r1
 80049b8:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80049ba:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <USER_SPI_initialize+0x21c>)
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2201      	movs	r2, #1
 80049c2:	4393      	bics	r3, r2
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	4b06      	ldr	r3, [pc, #24]	@ (80049e0 <USER_SPI_initialize+0x21c>)
 80049c8:	701a      	strb	r2, [r3, #0]
 80049ca:	e002      	b.n	80049d2 <USER_SPI_initialize+0x20e>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80049cc:	4b04      	ldr	r3, [pc, #16]	@ (80049e0 <USER_SPI_initialize+0x21c>)
 80049ce:	2201      	movs	r2, #1
 80049d0:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80049d2:	4b03      	ldr	r3, [pc, #12]	@ (80049e0 <USER_SPI_initialize+0x21c>)
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b2db      	uxtb	r3, r3
}
 80049d8:	0018      	movs	r0, r3
 80049da:	46bd      	mov	sp, r7
 80049dc:	b004      	add	sp, #16
 80049de:	bdb0      	pop	{r4, r5, r7, pc}
 80049e0:	20000020 	.word	0x20000020
 80049e4:	2000006c 	.word	0x2000006c
 80049e8:	200004b0 	.word	0x200004b0

080049ec <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	0002      	movs	r2, r0
 80049f4:	1dfb      	adds	r3, r7, #7
 80049f6:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80049f8:	1dfb      	adds	r3, r7, #7
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <USER_SPI_status+0x18>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e002      	b.n	8004a0a <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8004a04:	4b03      	ldr	r3, [pc, #12]	@ (8004a14 <USER_SPI_status+0x28>)
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	b2db      	uxtb	r3, r3
}
 8004a0a:	0018      	movs	r0, r3
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	b002      	add	sp, #8
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	46c0      	nop			@ (mov r8, r8)
 8004a14:	20000020 	.word	0x20000020

08004a18 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60b9      	str	r1, [r7, #8]
 8004a20:	607a      	str	r2, [r7, #4]
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	210f      	movs	r1, #15
 8004a26:	187b      	adds	r3, r7, r1
 8004a28:	1c02      	adds	r2, r0, #0
 8004a2a:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004a2c:	187b      	adds	r3, r7, r1
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d102      	bne.n	8004a3a <USER_SPI_read+0x22>
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <USER_SPI_read+0x26>
 8004a3a:	2304      	movs	r3, #4
 8004a3c:	e04f      	b.n	8004ade <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004a3e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ae8 <USER_SPI_read+0xd0>)
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	001a      	movs	r2, r3
 8004a46:	2301      	movs	r3, #1
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d001      	beq.n	8004a50 <USER_SPI_read+0x38>
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e046      	b.n	8004ade <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004a50:	4b26      	ldr	r3, [pc, #152]	@ (8004aec <USER_SPI_read+0xd4>)
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	001a      	movs	r2, r3
 8004a56:	2308      	movs	r3, #8
 8004a58:	4013      	ands	r3, r2
 8004a5a:	d102      	bne.n	8004a62 <USER_SPI_read+0x4a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	025b      	lsls	r3, r3, #9
 8004a60:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d112      	bne.n	8004a8e <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	0019      	movs	r1, r3
 8004a6c:	2011      	movs	r0, #17
 8004a6e:	f7ff fe1a 	bl	80046a6 <send_cmd>
 8004a72:	1e03      	subs	r3, r0, #0
 8004a74:	d12d      	bne.n	8004ad2 <USER_SPI_read+0xba>
			&& rcvr_datablock(buff, 512)) {
 8004a76:	2380      	movs	r3, #128	@ 0x80
 8004a78:	009a      	lsls	r2, r3, #2
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	0011      	movs	r1, r2
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f7ff fda8 	bl	80045d4 <rcvr_datablock>
 8004a84:	1e03      	subs	r3, r0, #0
 8004a86:	d024      	beq.n	8004ad2 <USER_SPI_read+0xba>
			count = 0;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	e021      	b.n	8004ad2 <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0019      	movs	r1, r3
 8004a92:	2012      	movs	r0, #18
 8004a94:	f7ff fe07 	bl	80046a6 <send_cmd>
 8004a98:	1e03      	subs	r3, r0, #0
 8004a9a:	d11a      	bne.n	8004ad2 <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004a9c:	2380      	movs	r3, #128	@ 0x80
 8004a9e:	009a      	lsls	r2, r3, #2
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	0011      	movs	r1, r2
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f7ff fd95 	bl	80045d4 <rcvr_datablock>
 8004aaa:	1e03      	subs	r3, r0, #0
 8004aac:	d00c      	beq.n	8004ac8 <USER_SPI_read+0xb0>
				buff += 512;
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2280      	movs	r2, #128	@ 0x80
 8004ab2:	0092      	lsls	r2, r2, #2
 8004ab4:	4694      	mov	ip, r2
 8004ab6:	4463      	add	r3, ip
 8004ab8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	3b01      	subs	r3, #1
 8004abe:	603b      	str	r3, [r7, #0]
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1ea      	bne.n	8004a9c <USER_SPI_read+0x84>
 8004ac6:	e000      	b.n	8004aca <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 8004ac8:	46c0      	nop			@ (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004aca:	2100      	movs	r1, #0
 8004acc:	200c      	movs	r0, #12
 8004ace:	f7ff fdea 	bl	80046a6 <send_cmd>
		}
	}
	despiselect();
 8004ad2:	f7ff fd53 	bl	800457c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	1e5a      	subs	r2, r3, #1
 8004ada:	4193      	sbcs	r3, r2
 8004adc:	b2db      	uxtb	r3, r3
}
 8004ade:	0018      	movs	r0, r3
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	b004      	add	sp, #16
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	46c0      	nop			@ (mov r8, r8)
 8004ae8:	20000020 	.word	0x20000020
 8004aec:	200004b0 	.word	0x200004b0

08004af0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]
 8004afa:	603b      	str	r3, [r7, #0]
 8004afc:	210f      	movs	r1, #15
 8004afe:	187b      	adds	r3, r7, r1
 8004b00:	1c02      	adds	r2, r0, #0
 8004b02:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004b04:	187b      	adds	r3, r7, r1
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d102      	bne.n	8004b12 <USER_SPI_write+0x22>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <USER_SPI_write+0x26>
 8004b12:	2304      	movs	r3, #4
 8004b14:	e063      	b.n	8004bde <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8004b16:	4b34      	ldr	r3, [pc, #208]	@ (8004be8 <USER_SPI_write+0xf8>)
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	001a      	movs	r2, r3
 8004b1e:	2301      	movs	r3, #1
 8004b20:	4013      	ands	r3, r2
 8004b22:	d001      	beq.n	8004b28 <USER_SPI_write+0x38>
 8004b24:	2303      	movs	r3, #3
 8004b26:	e05a      	b.n	8004bde <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8004b28:	4b2f      	ldr	r3, [pc, #188]	@ (8004be8 <USER_SPI_write+0xf8>)
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	001a      	movs	r2, r3
 8004b30:	2304      	movs	r3, #4
 8004b32:	4013      	ands	r3, r2
 8004b34:	d001      	beq.n	8004b3a <USER_SPI_write+0x4a>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e051      	b.n	8004bde <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8004b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8004bec <USER_SPI_write+0xfc>)
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	001a      	movs	r2, r3
 8004b40:	2308      	movs	r3, #8
 8004b42:	4013      	ands	r3, r2
 8004b44:	d102      	bne.n	8004b4c <USER_SPI_write+0x5c>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	025b      	lsls	r3, r3, #9
 8004b4a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d110      	bne.n	8004b74 <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	0019      	movs	r1, r3
 8004b56:	2018      	movs	r0, #24
 8004b58:	f7ff fda5 	bl	80046a6 <send_cmd>
 8004b5c:	1e03      	subs	r3, r0, #0
 8004b5e:	d138      	bne.n	8004bd2 <USER_SPI_write+0xe2>
			&& xmit_datablock(buff, 0xFE)) {
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	21fe      	movs	r1, #254	@ 0xfe
 8004b64:	0018      	movs	r0, r3
 8004b66:	f7ff fd64 	bl	8004632 <xmit_datablock>
 8004b6a:	1e03      	subs	r3, r0, #0
 8004b6c:	d031      	beq.n	8004bd2 <USER_SPI_write+0xe2>
			count = 0;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	603b      	str	r3, [r7, #0]
 8004b72:	e02e      	b.n	8004bd2 <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8004b74:	4b1d      	ldr	r3, [pc, #116]	@ (8004bec <USER_SPI_write+0xfc>)
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	001a      	movs	r2, r3
 8004b7a:	2306      	movs	r3, #6
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	d004      	beq.n	8004b8a <USER_SPI_write+0x9a>
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	0019      	movs	r1, r3
 8004b84:	2097      	movs	r0, #151	@ 0x97
 8004b86:	f7ff fd8e 	bl	80046a6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	0019      	movs	r1, r3
 8004b8e:	2019      	movs	r0, #25
 8004b90:	f7ff fd89 	bl	80046a6 <send_cmd>
 8004b94:	1e03      	subs	r3, r0, #0
 8004b96:	d11c      	bne.n	8004bd2 <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	21fc      	movs	r1, #252	@ 0xfc
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f7ff fd48 	bl	8004632 <xmit_datablock>
 8004ba2:	1e03      	subs	r3, r0, #0
 8004ba4:	d00c      	beq.n	8004bc0 <USER_SPI_write+0xd0>
				buff += 512;
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2280      	movs	r2, #128	@ 0x80
 8004baa:	0092      	lsls	r2, r2, #2
 8004bac:	4694      	mov	ip, r2
 8004bae:	4463      	add	r3, ip
 8004bb0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	603b      	str	r3, [r7, #0]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1ec      	bne.n	8004b98 <USER_SPI_write+0xa8>
 8004bbe:	e000      	b.n	8004bc2 <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004bc0:	46c0      	nop			@ (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8004bc2:	21fd      	movs	r1, #253	@ 0xfd
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	f7ff fd34 	bl	8004632 <xmit_datablock>
 8004bca:	1e03      	subs	r3, r0, #0
 8004bcc:	d101      	bne.n	8004bd2 <USER_SPI_write+0xe2>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8004bd2:	f7ff fcd3 	bl	800457c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	1e5a      	subs	r2, r3, #1
 8004bda:	4193      	sbcs	r3, r2
 8004bdc:	b2db      	uxtb	r3, r3
}
 8004bde:	0018      	movs	r0, r3
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b004      	add	sp, #16
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	46c0      	nop			@ (mov r8, r8)
 8004be8:	20000020 	.word	0x20000020
 8004bec:	200004b0 	.word	0x200004b0

08004bf0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8004bf0:	b590      	push	{r4, r7, lr}
 8004bf2:	b08d      	sub	sp, #52	@ 0x34
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	603a      	str	r2, [r7, #0]
 8004bf8:	1dfb      	adds	r3, r7, #7
 8004bfa:	1c02      	adds	r2, r0, #0
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	1dbb      	adds	r3, r7, #6
 8004c00:	1c0a      	adds	r2, r1, #0
 8004c02:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8004c04:	1dfb      	adds	r3, r7, #7
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <USER_SPI_ioctl+0x20>
 8004c0c:	2304      	movs	r3, #4
 8004c0e:	e178      	b.n	8004f02 <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004c10:	4bbe      	ldr	r3, [pc, #760]	@ (8004f0c <USER_SPI_ioctl+0x31c>)
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	001a      	movs	r2, r3
 8004c18:	2301      	movs	r3, #1
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	d001      	beq.n	8004c22 <USER_SPI_ioctl+0x32>
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e16f      	b.n	8004f02 <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 8004c22:	232f      	movs	r3, #47	@ 0x2f
 8004c24:	18fb      	adds	r3, r7, r3
 8004c26:	2201      	movs	r2, #1
 8004c28:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 8004c2a:	1dbb      	adds	r3, r7, #6
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d100      	bne.n	8004c34 <USER_SPI_ioctl+0x44>
 8004c32:	e100      	b.n	8004e36 <USER_SPI_ioctl+0x246>
 8004c34:	dd00      	ble.n	8004c38 <USER_SPI_ioctl+0x48>
 8004c36:	e14d      	b.n	8004ed4 <USER_SPI_ioctl+0x2e4>
 8004c38:	2b03      	cmp	r3, #3
 8004c3a:	d100      	bne.n	8004c3e <USER_SPI_ioctl+0x4e>
 8004c3c:	e074      	b.n	8004d28 <USER_SPI_ioctl+0x138>
 8004c3e:	dd00      	ble.n	8004c42 <USER_SPI_ioctl+0x52>
 8004c40:	e148      	b.n	8004ed4 <USER_SPI_ioctl+0x2e4>
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d002      	beq.n	8004c4c <USER_SPI_ioctl+0x5c>
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d00a      	beq.n	8004c60 <USER_SPI_ioctl+0x70>
 8004c4a:	e143      	b.n	8004ed4 <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8004c4c:	f7ff fca6 	bl	800459c <spiselect>
 8004c50:	1e03      	subs	r3, r0, #0
 8004c52:	d100      	bne.n	8004c56 <USER_SPI_ioctl+0x66>
 8004c54:	e143      	b.n	8004ede <USER_SPI_ioctl+0x2ee>
 8004c56:	232f      	movs	r3, #47	@ 0x2f
 8004c58:	18fb      	adds	r3, r7, r3
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	701a      	strb	r2, [r3, #0]
		break;
 8004c5e:	e13e      	b.n	8004ede <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8004c60:	2100      	movs	r1, #0
 8004c62:	2009      	movs	r0, #9
 8004c64:	f7ff fd1f 	bl	80046a6 <send_cmd>
 8004c68:	1e03      	subs	r3, r0, #0
 8004c6a:	d000      	beq.n	8004c6e <USER_SPI_ioctl+0x7e>
 8004c6c:	e139      	b.n	8004ee2 <USER_SPI_ioctl+0x2f2>
 8004c6e:	240c      	movs	r4, #12
 8004c70:	193b      	adds	r3, r7, r4
 8004c72:	2110      	movs	r1, #16
 8004c74:	0018      	movs	r0, r3
 8004c76:	f7ff fcad 	bl	80045d4 <rcvr_datablock>
 8004c7a:	1e03      	subs	r3, r0, #0
 8004c7c:	d100      	bne.n	8004c80 <USER_SPI_ioctl+0x90>
 8004c7e:	e130      	b.n	8004ee2 <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004c80:	0020      	movs	r0, r4
 8004c82:	183b      	adds	r3, r7, r0
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d115      	bne.n	8004cba <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8004c8e:	183b      	adds	r3, r7, r0
 8004c90:	7a5b      	ldrb	r3, [r3, #9]
 8004c92:	001a      	movs	r2, r3
 8004c94:	183b      	adds	r3, r7, r0
 8004c96:	7a1b      	ldrb	r3, [r3, #8]
 8004c98:	021b      	lsls	r3, r3, #8
 8004c9a:	18d3      	adds	r3, r2, r3
 8004c9c:	0019      	movs	r1, r3
 8004c9e:	183b      	adds	r3, r7, r0
 8004ca0:	79db      	ldrb	r3, [r3, #7]
 8004ca2:	041a      	lsls	r2, r3, #16
 8004ca4:	23fc      	movs	r3, #252	@ 0xfc
 8004ca6:	039b      	lsls	r3, r3, #14
 8004ca8:	4013      	ands	r3, r2
 8004caa:	18cb      	adds	r3, r1, r3
 8004cac:	3301      	adds	r3, #1
 8004cae:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	029a      	lsls	r2, r3, #10
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	e031      	b.n	8004d1e <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004cba:	200c      	movs	r0, #12
 8004cbc:	183b      	adds	r3, r7, r0
 8004cbe:	795b      	ldrb	r3, [r3, #5]
 8004cc0:	220f      	movs	r2, #15
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	183b      	adds	r3, r7, r0
 8004cc8:	7a9b      	ldrb	r3, [r3, #10]
 8004cca:	09db      	lsrs	r3, r3, #7
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	18d3      	adds	r3, r2, r3
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	183b      	adds	r3, r7, r0
 8004cd4:	7a5b      	ldrb	r3, [r3, #9]
 8004cd6:	18db      	adds	r3, r3, r3
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2106      	movs	r1, #6
 8004cdc:	400b      	ands	r3, r1
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	18d3      	adds	r3, r2, r3
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	242e      	movs	r4, #46	@ 0x2e
 8004ce6:	193b      	adds	r3, r7, r4
 8004ce8:	3202      	adds	r2, #2
 8004cea:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8004cec:	183b      	adds	r3, r7, r0
 8004cee:	7a1b      	ldrb	r3, [r3, #8]
 8004cf0:	099b      	lsrs	r3, r3, #6
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	001a      	movs	r2, r3
 8004cf6:	183b      	adds	r3, r7, r0
 8004cf8:	79db      	ldrb	r3, [r3, #7]
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	18d2      	adds	r2, r2, r3
 8004cfe:	183b      	adds	r3, r7, r0
 8004d00:	799b      	ldrb	r3, [r3, #6]
 8004d02:	0299      	lsls	r1, r3, #10
 8004d04:	23c0      	movs	r3, #192	@ 0xc0
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	400b      	ands	r3, r1
 8004d0a:	18d3      	adds	r3, r2, r3
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8004d10:	193b      	adds	r3, r7, r4
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	3b09      	subs	r3, #9
 8004d16:	69fa      	ldr	r2, [r7, #28]
 8004d18:	409a      	lsls	r2, r3
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8004d1e:	232f      	movs	r3, #47	@ 0x2f
 8004d20:	18fb      	adds	r3, r7, r3
 8004d22:	2200      	movs	r2, #0
 8004d24:	701a      	strb	r2, [r3, #0]
		}
		break;
 8004d26:	e0dc      	b.n	8004ee2 <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8004d28:	4b79      	ldr	r3, [pc, #484]	@ (8004f10 <USER_SPI_ioctl+0x320>)
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	001a      	movs	r2, r3
 8004d2e:	2304      	movs	r3, #4
 8004d30:	4013      	ands	r3, r2
 8004d32:	d035      	beq.n	8004da0 <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8004d34:	2100      	movs	r1, #0
 8004d36:	208d      	movs	r0, #141	@ 0x8d
 8004d38:	f7ff fcb5 	bl	80046a6 <send_cmd>
 8004d3c:	1e03      	subs	r3, r0, #0
 8004d3e:	d000      	beq.n	8004d42 <USER_SPI_ioctl+0x152>
 8004d40:	e0d1      	b.n	8004ee6 <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 8004d42:	20ff      	movs	r0, #255	@ 0xff
 8004d44:	f7ff fbaa 	bl	800449c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8004d48:	230c      	movs	r3, #12
 8004d4a:	18fb      	adds	r3, r7, r3
 8004d4c:	2110      	movs	r1, #16
 8004d4e:	0018      	movs	r0, r3
 8004d50:	f7ff fc40 	bl	80045d4 <rcvr_datablock>
 8004d54:	1e03      	subs	r3, r0, #0
 8004d56:	d100      	bne.n	8004d5a <USER_SPI_ioctl+0x16a>
 8004d58:	e0c5      	b.n	8004ee6 <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8004d5a:	232e      	movs	r3, #46	@ 0x2e
 8004d5c:	18fb      	adds	r3, r7, r3
 8004d5e:	2230      	movs	r2, #48	@ 0x30
 8004d60:	701a      	strb	r2, [r3, #0]
 8004d62:	e008      	b.n	8004d76 <USER_SPI_ioctl+0x186>
 8004d64:	20ff      	movs	r0, #255	@ 0xff
 8004d66:	f7ff fb99 	bl	800449c <xchg_spi>
 8004d6a:	212e      	movs	r1, #46	@ 0x2e
 8004d6c:	187b      	adds	r3, r7, r1
 8004d6e:	781a      	ldrb	r2, [r3, #0]
 8004d70:	187b      	adds	r3, r7, r1
 8004d72:	3a01      	subs	r2, #1
 8004d74:	701a      	strb	r2, [r3, #0]
 8004d76:	232e      	movs	r3, #46	@ 0x2e
 8004d78:	18fb      	adds	r3, r7, r3
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1f1      	bne.n	8004d64 <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8004d80:	230c      	movs	r3, #12
 8004d82:	18fb      	adds	r3, r7, r3
 8004d84:	7a9b      	ldrb	r3, [r3, #10]
 8004d86:	091b      	lsrs	r3, r3, #4
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	001a      	movs	r2, r3
 8004d8c:	2310      	movs	r3, #16
 8004d8e:	4093      	lsls	r3, r2
 8004d90:	001a      	movs	r2, r3
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004d96:	232f      	movs	r3, #47	@ 0x2f
 8004d98:	18fb      	adds	r3, r7, r3
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8004d9e:	e0a2      	b.n	8004ee6 <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004da0:	2100      	movs	r1, #0
 8004da2:	2009      	movs	r0, #9
 8004da4:	f7ff fc7f 	bl	80046a6 <send_cmd>
 8004da8:	1e03      	subs	r3, r0, #0
 8004daa:	d000      	beq.n	8004dae <USER_SPI_ioctl+0x1be>
 8004dac:	e09b      	b.n	8004ee6 <USER_SPI_ioctl+0x2f6>
 8004dae:	240c      	movs	r4, #12
 8004db0:	193b      	adds	r3, r7, r4
 8004db2:	2110      	movs	r1, #16
 8004db4:	0018      	movs	r0, r3
 8004db6:	f7ff fc0d 	bl	80045d4 <rcvr_datablock>
 8004dba:	1e03      	subs	r3, r0, #0
 8004dbc:	d100      	bne.n	8004dc0 <USER_SPI_ioctl+0x1d0>
 8004dbe:	e092      	b.n	8004ee6 <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004dc0:	4b53      	ldr	r3, [pc, #332]	@ (8004f10 <USER_SPI_ioctl+0x320>)
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	001a      	movs	r2, r3
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	4013      	ands	r3, r2
 8004dca:	d016      	beq.n	8004dfa <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004dcc:	0021      	movs	r1, r4
 8004dce:	187b      	adds	r3, r7, r1
 8004dd0:	7a9b      	ldrb	r3, [r3, #10]
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	227e      	movs	r2, #126	@ 0x7e
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	187a      	adds	r2, r7, r1
 8004dda:	7ad2      	ldrb	r2, [r2, #11]
 8004ddc:	09d2      	lsrs	r2, r2, #7
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	189b      	adds	r3, r3, r2
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	187b      	adds	r3, r7, r1
 8004de6:	7b5b      	ldrb	r3, [r3, #13]
 8004de8:	099b      	lsrs	r3, r3, #6
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	3b01      	subs	r3, #1
 8004dee:	409a      	lsls	r2, r3
 8004df0:	0013      	movs	r3, r2
 8004df2:	001a      	movs	r2, r3
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	e018      	b.n	8004e2c <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8004dfa:	210c      	movs	r1, #12
 8004dfc:	187b      	adds	r3, r7, r1
 8004dfe:	7a9b      	ldrb	r3, [r3, #10]
 8004e00:	109b      	asrs	r3, r3, #2
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	001a      	movs	r2, r3
 8004e06:	231f      	movs	r3, #31
 8004e08:	4013      	ands	r3, r2
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	0008      	movs	r0, r1
 8004e0e:	187a      	adds	r2, r7, r1
 8004e10:	7ad2      	ldrb	r2, [r2, #11]
 8004e12:	00d2      	lsls	r2, r2, #3
 8004e14:	2118      	movs	r1, #24
 8004e16:	400a      	ands	r2, r1
 8004e18:	1839      	adds	r1, r7, r0
 8004e1a:	7ac9      	ldrb	r1, [r1, #11]
 8004e1c:	0949      	lsrs	r1, r1, #5
 8004e1e:	b2c9      	uxtb	r1, r1
 8004e20:	1852      	adds	r2, r2, r1
 8004e22:	3201      	adds	r2, #1
 8004e24:	4353      	muls	r3, r2
 8004e26:	001a      	movs	r2, r3
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8004e2c:	232f      	movs	r3, #47	@ 0x2f
 8004e2e:	18fb      	adds	r3, r7, r3
 8004e30:	2200      	movs	r2, #0
 8004e32:	701a      	strb	r2, [r3, #0]
		break;
 8004e34:	e057      	b.n	8004ee6 <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004e36:	4b36      	ldr	r3, [pc, #216]	@ (8004f10 <USER_SPI_ioctl+0x320>)
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	001a      	movs	r2, r3
 8004e3c:	2306      	movs	r3, #6
 8004e3e:	4013      	ands	r3, r2
 8004e40:	d053      	beq.n	8004eea <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004e42:	240c      	movs	r4, #12
 8004e44:	193a      	adds	r2, r7, r4
 8004e46:	1dfb      	adds	r3, r7, #7
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	210b      	movs	r1, #11
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f7ff fecf 	bl	8004bf0 <USER_SPI_ioctl>
 8004e52:	1e03      	subs	r3, r0, #0
 8004e54:	d14b      	bne.n	8004eee <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8004e56:	193b      	adds	r3, r7, r4
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	099b      	lsrs	r3, r3, #6
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d105      	bne.n	8004e6e <USER_SPI_ioctl+0x27e>
 8004e62:	193b      	adds	r3, r7, r4
 8004e64:	7a9b      	ldrb	r3, [r3, #10]
 8004e66:	001a      	movs	r2, r3
 8004e68:	2340      	movs	r3, #64	@ 0x40
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d041      	beq.n	8004ef2 <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	623b      	str	r3, [r7, #32]
 8004e72:	6a3b      	ldr	r3, [r7, #32]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8004e7e:	4b24      	ldr	r3, [pc, #144]	@ (8004f10 <USER_SPI_ioctl+0x320>)
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	001a      	movs	r2, r3
 8004e84:	2308      	movs	r3, #8
 8004e86:	4013      	ands	r3, r2
 8004e88:	d105      	bne.n	8004e96 <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 8004e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e8c:	025b      	lsls	r3, r3, #9
 8004e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e92:	025b      	lsls	r3, r3, #9
 8004e94:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8004e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e98:	0019      	movs	r1, r3
 8004e9a:	2020      	movs	r0, #32
 8004e9c:	f7ff fc03 	bl	80046a6 <send_cmd>
 8004ea0:	1e03      	subs	r3, r0, #0
 8004ea2:	d128      	bne.n	8004ef6 <USER_SPI_ioctl+0x306>
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	0019      	movs	r1, r3
 8004ea8:	2021      	movs	r0, #33	@ 0x21
 8004eaa:	f7ff fbfc 	bl	80046a6 <send_cmd>
 8004eae:	1e03      	subs	r3, r0, #0
 8004eb0:	d121      	bne.n	8004ef6 <USER_SPI_ioctl+0x306>
 8004eb2:	2100      	movs	r1, #0
 8004eb4:	2026      	movs	r0, #38	@ 0x26
 8004eb6:	f7ff fbf6 	bl	80046a6 <send_cmd>
 8004eba:	1e03      	subs	r3, r0, #0
 8004ebc:	d11b      	bne.n	8004ef6 <USER_SPI_ioctl+0x306>
 8004ebe:	4b15      	ldr	r3, [pc, #84]	@ (8004f14 <USER_SPI_ioctl+0x324>)
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f7ff fb33 	bl	800452c <wait_ready>
 8004ec6:	1e03      	subs	r3, r0, #0
 8004ec8:	d015      	beq.n	8004ef6 <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 8004eca:	232f      	movs	r3, #47	@ 0x2f
 8004ecc:	18fb      	adds	r3, r7, r3
 8004ece:	2200      	movs	r2, #0
 8004ed0:	701a      	strb	r2, [r3, #0]
		}
		break;
 8004ed2:	e010      	b.n	8004ef6 <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 8004ed4:	232f      	movs	r3, #47	@ 0x2f
 8004ed6:	18fb      	adds	r3, r7, r3
 8004ed8:	2204      	movs	r2, #4
 8004eda:	701a      	strb	r2, [r3, #0]
 8004edc:	e00c      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		break;
 8004ede:	46c0      	nop			@ (mov r8, r8)
 8004ee0:	e00a      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		break;
 8004ee2:	46c0      	nop			@ (mov r8, r8)
 8004ee4:	e008      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		break;
 8004ee6:	46c0      	nop			@ (mov r8, r8)
 8004ee8:	e006      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004eea:	46c0      	nop			@ (mov r8, r8)
 8004eec:	e004      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004eee:	46c0      	nop			@ (mov r8, r8)
 8004ef0:	e002      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	e000      	b.n	8004ef8 <USER_SPI_ioctl+0x308>
		break;
 8004ef6:	46c0      	nop			@ (mov r8, r8)
	}

	despiselect();
 8004ef8:	f7ff fb40 	bl	800457c <despiselect>

	return res;
 8004efc:	232f      	movs	r3, #47	@ 0x2f
 8004efe:	18fb      	adds	r3, r7, r3
 8004f00:	781b      	ldrb	r3, [r3, #0]
}
 8004f02:	0018      	movs	r0, r3
 8004f04:	46bd      	mov	sp, r7
 8004f06:	b00d      	add	sp, #52	@ 0x34
 8004f08:	bd90      	pop	{r4, r7, pc}
 8004f0a:	46c0      	nop			@ (mov r8, r8)
 8004f0c:	20000020 	.word	0x20000020
 8004f10:	200004b0 	.word	0x200004b0
 8004f14:	00007530 	.word	0x00007530

08004f18 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004f18:	b590      	push	{r4, r7, lr}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	1dfb      	adds	r3, r7, #7
 8004f24:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 8004f26:	2417      	movs	r4, #23
 8004f28:	193b      	adds	r3, r7, r4
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8004f2e:	2016      	movs	r0, #22
 8004f30:	183b      	adds	r3, r7, r0
 8004f32:	2200      	movs	r2, #0
 8004f34:	701a      	strb	r2, [r3, #0]
  
  if(disk.nbr <= _VOLUMES)
 8004f36:	4b21      	ldr	r3, [pc, #132]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f38:	7a5b      	ldrb	r3, [r3, #9]
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d836      	bhi.n	8004fae <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004f40:	4b1e      	ldr	r3, [pc, #120]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f42:	7a5b      	ldrb	r3, [r3, #9]
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	001a      	movs	r2, r3
 8004f48:	4b1c      	ldr	r3, [pc, #112]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8004f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f50:	7a5b      	ldrb	r3, [r3, #9]
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	4a19      	ldr	r2, [pc, #100]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	18d3      	adds	r3, r2, r3
 8004f5a:	3304      	adds	r3, #4
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;  
 8004f60:	4b16      	ldr	r3, [pc, #88]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f62:	7a5b      	ldrb	r3, [r3, #9]
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	001a      	movs	r2, r3
 8004f68:	4b14      	ldr	r3, [pc, #80]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f6a:	189b      	adds	r3, r3, r2
 8004f6c:	1dfa      	adds	r2, r7, #7
 8004f6e:	7812      	ldrb	r2, [r2, #0]
 8004f70:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8004f72:	4b12      	ldr	r3, [pc, #72]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f74:	7a5b      	ldrb	r3, [r3, #9]
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	1c5a      	adds	r2, r3, #1
 8004f7a:	b2d1      	uxtb	r1, r2
 8004f7c:	4a0f      	ldr	r2, [pc, #60]	@ (8004fbc <FATFS_LinkDriverEx+0xa4>)
 8004f7e:	7251      	strb	r1, [r2, #9]
 8004f80:	183a      	adds	r2, r7, r0
 8004f82:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 8004f84:	183b      	adds	r3, r7, r0
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	3330      	adds	r3, #48	@ 0x30
 8004f8a:	b2da      	uxtb	r2, r3
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	3301      	adds	r3, #1
 8004f94:	223a      	movs	r2, #58	@ 0x3a
 8004f96:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	3302      	adds	r3, #2
 8004f9c:	222f      	movs	r2, #47	@ 0x2f
 8004f9e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	3303      	adds	r3, #3
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8004fa8:	193b      	adds	r3, r7, r4
 8004faa:	2200      	movs	r2, #0
 8004fac:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8004fae:	2317      	movs	r3, #23
 8004fb0:	18fb      	adds	r3, r7, r3
 8004fb2:	781b      	ldrb	r3, [r3, #0]
}
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b007      	add	sp, #28
 8004fba:	bd90      	pop	{r4, r7, pc}
 8004fbc:	200004bc 	.word	0x200004bc

08004fc0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8004fca:	6839      	ldr	r1, [r7, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f7ff ffa1 	bl	8004f18 <FATFS_LinkDriverEx>
 8004fd6:	0003      	movs	r3, r0
}
 8004fd8:	0018      	movs	r0, r3
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	b002      	add	sp, #8
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <memset>:
 8004fe0:	0003      	movs	r3, r0
 8004fe2:	1882      	adds	r2, r0, r2
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d100      	bne.n	8004fea <memset+0xa>
 8004fe8:	4770      	bx	lr
 8004fea:	7019      	strb	r1, [r3, #0]
 8004fec:	3301      	adds	r3, #1
 8004fee:	e7f9      	b.n	8004fe4 <memset+0x4>

08004ff0 <__libc_init_array>:
 8004ff0:	b570      	push	{r4, r5, r6, lr}
 8004ff2:	2600      	movs	r6, #0
 8004ff4:	4c0c      	ldr	r4, [pc, #48]	@ (8005028 <__libc_init_array+0x38>)
 8004ff6:	4d0d      	ldr	r5, [pc, #52]	@ (800502c <__libc_init_array+0x3c>)
 8004ff8:	1b64      	subs	r4, r4, r5
 8004ffa:	10a4      	asrs	r4, r4, #2
 8004ffc:	42a6      	cmp	r6, r4
 8004ffe:	d109      	bne.n	8005014 <__libc_init_array+0x24>
 8005000:	2600      	movs	r6, #0
 8005002:	f000 f819 	bl	8005038 <_init>
 8005006:	4c0a      	ldr	r4, [pc, #40]	@ (8005030 <__libc_init_array+0x40>)
 8005008:	4d0a      	ldr	r5, [pc, #40]	@ (8005034 <__libc_init_array+0x44>)
 800500a:	1b64      	subs	r4, r4, r5
 800500c:	10a4      	asrs	r4, r4, #2
 800500e:	42a6      	cmp	r6, r4
 8005010:	d105      	bne.n	800501e <__libc_init_array+0x2e>
 8005012:	bd70      	pop	{r4, r5, r6, pc}
 8005014:	00b3      	lsls	r3, r6, #2
 8005016:	58eb      	ldr	r3, [r5, r3]
 8005018:	4798      	blx	r3
 800501a:	3601      	adds	r6, #1
 800501c:	e7ee      	b.n	8004ffc <__libc_init_array+0xc>
 800501e:	00b3      	lsls	r3, r6, #2
 8005020:	58eb      	ldr	r3, [r5, r3]
 8005022:	4798      	blx	r3
 8005024:	3601      	adds	r6, #1
 8005026:	e7f2      	b.n	800500e <__libc_init_array+0x1e>
 8005028:	08005088 	.word	0x08005088
 800502c:	08005088 	.word	0x08005088
 8005030:	0800508c 	.word	0x0800508c
 8005034:	08005088 	.word	0x08005088

08005038 <_init>:
 8005038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503a:	46c0      	nop			@ (mov r8, r8)
 800503c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503e:	bc08      	pop	{r3}
 8005040:	469e      	mov	lr, r3
 8005042:	4770      	bx	lr

08005044 <_fini>:
 8005044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005046:	46c0      	nop			@ (mov r8, r8)
 8005048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504a:	bc08      	pop	{r3}
 800504c:	469e      	mov	lr, r3
 800504e:	4770      	bx	lr
