********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.84
BUILT  : Apr 25 2025
DATE   : 2025-06-18.10:54:04
COMMAND: ./src/MLP.sv ./src/MLPSynthesis.sv ./src/Perceptron.h.sv ./src/Perceptron.sv ./src/PerceptronSynthesis.sv ./src/Predict.sv -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/Perceptron.h.sv:1:1: Compile package "FixedPoint".
[INF:CP0301] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/Perceptron.h.sv:131:1: Compile package "Common".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLP.sv:4:1: Compile module "work@MLP".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLPSynthesis.sv:4:1: Compile module "work@MLPSynthesis".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/Perceptron.sv:4:1: Compile module "work@Perceptron".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/PerceptronSynthesis.sv:4:1: Compile module "work@PerceptronSynthesis".
[INF:CP0303] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/Predict.sv:4:1: Compile module "work@Predict".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[INF:CP0335] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLP.sv:56:57: Compile generate block "work@MLPSynthesis.mlp.gen_hidden_layer[0]".
[INF:CP0335] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLP.sv:69:69: Compile generate block "work@MLPSynthesis.mlp.gen_hidden_layer[0].gen_hidden_neuron[0]".
[INF:CP0335] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLP.sv:69:69: Compile generate block "work@MLPSynthesis.mlp.gen_hidden_layer[0].gen_hidden_neuron[1]".
[INF:CP0335] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLP.sv:91:54: Compile generate block "work@MLPSynthesis.mlp.gen_output_layer_neuron[0]".
[NTE:EL0503] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/MLPSynthesis.sv:4:1: Top level module "work@MLPSynthesis".
[NTE:EL0503] /Users/alexbackues/Documents/RISCV-CPU/Machine_Learning/Full_MLP/src/PerceptronSynthesis.sv:4:1: Top level module "work@PerceptronSynthesis".
[NTE:EL0504] Multiple top level modules in design.
[NTE:EL0508] Nb Top level modules: 2.
[NTE:EL0509] Max instance depth: 6.
[NTE:EL0510] Nb instances: 11.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
