
ASE_data_sender.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001554  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080016ec  080016ec  000116ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001764  08001764  00011764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001768  08001768  00011768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  0800176c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000030  20000068  080017d4  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000098  080017d4  00020098  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004446  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000bfd  00000000  00000000  000244de  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000250  00000000  00000000  000250e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e8  00000000  00000000  00025330  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000109b  00000000  00000000  00025518  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000011b1  00000000  00000000  000265b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00027764  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000d98  00000000  00000000  000277e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000068 	.word	0x20000068
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080016d4 	.word	0x080016d4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000006c 	.word	0x2000006c
 80001d4:	080016d4 	.word	0x080016d4

080001d8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	6039      	str	r1, [r7, #0]
 80001e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80001e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	da0b      	bge.n	8000204 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001ec:	490d      	ldr	r1, [pc, #52]	; (8000224 <NVIC_SetPriority+0x4c>)
 80001ee:	79fb      	ldrb	r3, [r7, #7]
 80001f0:	f003 030f 	and.w	r3, r3, #15
 80001f4:	3b04      	subs	r3, #4
 80001f6:	683a      	ldr	r2, [r7, #0]
 80001f8:	b2d2      	uxtb	r2, r2
 80001fa:	0112      	lsls	r2, r2, #4
 80001fc:	b2d2      	uxtb	r2, r2
 80001fe:	440b      	add	r3, r1
 8000200:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000202:	e009      	b.n	8000218 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000204:	4908      	ldr	r1, [pc, #32]	; (8000228 <NVIC_SetPriority+0x50>)
 8000206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020a:	683a      	ldr	r2, [r7, #0]
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	0112      	lsls	r2, r2, #4
 8000210:	b2d2      	uxtb	r2, r2
 8000212:	440b      	add	r3, r1
 8000214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000218:	bf00      	nop
 800021a:	370c      	adds	r7, #12
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr
 8000224:	e000ed00 	.word	0xe000ed00
 8000228:	e000e100 	.word	0xe000e100

0800022c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	3b01      	subs	r3, #1
 8000238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800023c:	d301      	bcc.n	8000242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800023e:	2301      	movs	r3, #1
 8000240:	e00f      	b.n	8000262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000242:	4a0a      	ldr	r2, [pc, #40]	; (800026c <SysTick_Config+0x40>)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3b01      	subs	r3, #1
 8000248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800024a:	210f      	movs	r1, #15
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f7ff ffc2 	bl	80001d8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000254:	4b05      	ldr	r3, [pc, #20]	; (800026c <SysTick_Config+0x40>)
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800025a:	4b04      	ldr	r3, [pc, #16]	; (800026c <SysTick_Config+0x40>)
 800025c:	2207      	movs	r2, #7
 800025e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000260:	2300      	movs	r3, #0
}
 8000262:	4618      	mov	r0, r3
 8000264:	3708      	adds	r7, #8
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	e000e010 	.word	0xe000e010

08000270 <SysTick_Handler>:
#include "string.h"
#include "stdio.h"

volatile uint32_t ticks = 0;

void SysTick_Handler(void) {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	ticks++;
 8000274:	4b04      	ldr	r3, [pc, #16]	; (8000288 <SysTick_Handler+0x18>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	3301      	adds	r3, #1
 800027a:	4a03      	ldr	r2, [pc, #12]	; (8000288 <SysTick_Handler+0x18>)
 800027c:	6013      	str	r3, [r2, #0]
}
 800027e:	bf00      	nop
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	20000084 	.word	0x20000084

0800028c <main>:


int main(void) {
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0



    SystemCoreClockUpdate();
 8000292:	f000 fc09 	bl	8000aa8 <SystemCoreClockUpdate>
	SysTick_Config(GetBusClock(timersClockAPB1) / 1000);  // SysTick nastaven na 1   [ms]
 8000296:	2003      	movs	r0, #3
 8000298:	f000 fac0 	bl	800081c <GetBusClock>
 800029c:	4602      	mov	r2, r0
 800029e:	4b14      	ldr	r3, [pc, #80]	; (80002f0 <main+0x64>)
 80002a0:	fba3 2302 	umull	r2, r3, r3, r2
 80002a4:	099b      	lsrs	r3, r3, #6
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ffc0 	bl	800022c <SysTick_Config>
	Usart2Initialization(38400);
 80002ac:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 80002b0:	f000 f84e 	bl	8000350 <Usart2Initialization>

	uint32_t timeBase = 1000;
 80002b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002b8:	607b      	str	r3, [r7, #4]

	uint8_t value = 0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	70fb      	strb	r3, [r7, #3]

	while (1) {

		if (ticks >= timeBase) {
 80002be:	4b0d      	ldr	r3, [pc, #52]	; (80002f4 <main+0x68>)
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	429a      	cmp	r2, r3
 80002c6:	d3fa      	bcc.n	80002be <main+0x32>
			timeBase = ticks + 1000;
 80002c8:	4b0a      	ldr	r3, [pc, #40]	; (80002f4 <main+0x68>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80002d0:	607b      	str	r3, [r7, #4]

		 printf("%d\n",value);
 80002d2:	78fb      	ldrb	r3, [r7, #3]
 80002d4:	4619      	mov	r1, r3
 80002d6:	4808      	ldr	r0, [pc, #32]	; (80002f8 <main+0x6c>)
 80002d8:	f000 fdd6 	bl	8000e88 <iprintf>

		 value++;
 80002dc:	78fb      	ldrb	r3, [r7, #3]
 80002de:	3301      	adds	r3, #1
 80002e0:	70fb      	strb	r3, [r7, #3]

		 if(value>40)
 80002e2:	78fb      	ldrb	r3, [r7, #3]
 80002e4:	2b28      	cmp	r3, #40	; 0x28
 80002e6:	d9ea      	bls.n	80002be <main+0x32>
		 {
		     value = 0;
 80002e8:	2300      	movs	r3, #0
 80002ea:	70fb      	strb	r3, [r7, #3]
		if (ticks >= timeBase) {
 80002ec:	e7e7      	b.n	80002be <main+0x32>
 80002ee:	bf00      	nop
 80002f0:	10624dd3 	.word	0x10624dd3
 80002f4:	20000084 	.word	0x20000084
 80002f8:	080016ec 	.word	0x080016ec

080002fc <Usart2Send>:
 */

#include "nucleo_usart.h"

int Usart2Send(char c) //vstup znak ktery se ma odeslat, navratova hodnota int znak ktery se odesilal
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	71fb      	strb	r3, [r7, #7]

	//Flag TXE je nastaven do jednicky pokud je prazdny datovy registr, tudíž mùžeme zaèíst odesílat data, flag se automaticky nuluje když se datový registr zaplní
	// vlastnì øiká èekej dokud nebude volno, chtìlo by to ochranu protože když tuhle funkci zavolám a usart bude vypnutý, nikdy tento jev nenastane a bude to vlastnì while(true)
	while (!(USART2->SR & USART_SR_TXE)) {
 8000306:	bf00      	nop
 8000308:	4b07      	ldr	r3, [pc, #28]	; (8000328 <Usart2Send+0x2c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000310:	2b00      	cmp	r3, #0
 8000312:	d0f9      	beq.n	8000308 <Usart2Send+0xc>
		// TXE nemusim nulovat, dela to sam ze zapisu nove data
	}
	USART2->DR = c; // do datového registru vložím znak který chci odeslat
 8000314:	4a04      	ldr	r2, [pc, #16]	; (8000328 <Usart2Send+0x2c>)
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	6053      	str	r3, [r2, #4]
	return c;
 800031a:	79fb      	ldrb	r3, [r7, #7]
}
 800031c:	4618      	mov	r0, r3
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	40004400 	.word	0x40004400

0800032c <Usart2Recived>:
		Usart2Send(*txt); // na konci je ukoncovaci nula(jakože prázdný data)
		txt++;
	}
}

int Usart2Recived(void) {
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	while (!(USART2->SR & USART_SR_RXNE)) {
 8000330:	bf00      	nop
 8000332:	4b06      	ldr	r3, [pc, #24]	; (800034c <Usart2Recived+0x20>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0320 	and.w	r3, r3, #32
 800033a:	2b00      	cmp	r3, #0
 800033c:	d0f9      	beq.n	8000332 <Usart2Recived+0x6>
		// RXNE nemusim nulovat, dela to sam když data vyètu, když je nevyètu, nulovat se nebude
	}
	return USART2->DR;
 800033e:	4b03      	ldr	r3, [pc, #12]	; (800034c <Usart2Recived+0x20>)
 8000340:	685b      	ldr	r3, [r3, #4]
}
 8000342:	4618      	mov	r0, r3
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	40004400 	.word	0x40004400

08000350 <Usart2Initialization>:
bool IsUsart2Recived(void) {
	return (USART2->SR & USART_SR_RXNE) != 0; // testování jestli jsou nìjaká data k pøeètení
}


void Usart2Initialization(int baudRate){ // baud zatim nefunkcni
 8000350:	b580      	push	{r7, lr}
 8000352:	b088      	sub	sp, #32
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]

	if (!(RCC->APB1ENR & RCC_APB1ENR_USART2EN)) // neni povolen USART2
 8000358:	4b3a      	ldr	r3, [pc, #232]	; (8000444 <Usart2Initialization+0xf4>)
 800035a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800035c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000360:	2b00      	cmp	r3, #0
 8000362:	d111      	bne.n	8000388 <Usart2Initialization+0x38>
	{
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000364:	4a37      	ldr	r2, [pc, #220]	; (8000444 <Usart2Initialization+0xf4>)
 8000366:	4b37      	ldr	r3, [pc, #220]	; (8000444 <Usart2Initialization+0xf4>)
 8000368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800036a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800036e:	6413      	str	r3, [r2, #64]	; 0x40
		RCC->APB1RSTR |= RCC_APB1RSTR_USART2RST;
 8000370:	4a34      	ldr	r2, [pc, #208]	; (8000444 <Usart2Initialization+0xf4>)
 8000372:	4b34      	ldr	r3, [pc, #208]	; (8000444 <Usart2Initialization+0xf4>)
 8000374:	6a1b      	ldr	r3, [r3, #32]
 8000376:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800037a:	6213      	str	r3, [r2, #32]
		RCC->APB1RSTR &= ~RCC_APB1RSTR_USART2RST;
 800037c:	4a31      	ldr	r2, [pc, #196]	; (8000444 <Usart2Initialization+0xf4>)
 800037e:	4b31      	ldr	r3, [pc, #196]	; (8000444 <Usart2Initialization+0xf4>)
 8000380:	6a1b      	ldr	r3, [r3, #32]
 8000382:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000386:	6213      	str	r3, [r2, #32]
	}

	// v nucleo schematu lze najit ze USART TX a USART RX (ètení z procesoru, zápis do nìj) je na pinech PA2 a PA3
	GPIOConfigurePin(GPIOA, 2, ioPortAlternatrPushPull); // vysílání procesoru
 8000388:	2206      	movs	r2, #6
 800038a:	2102      	movs	r1, #2
 800038c:	482e      	ldr	r0, [pc, #184]	; (8000448 <Usart2Initialization+0xf8>)
 800038e:	f000 f88b 	bl	80004a8 <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 2, 7); // z DS kap. 4 table 9 je vidìt že pro PA2 resp. 3 je USART2 nastaven na alternativní funkci 7
 8000392:	2207      	movs	r2, #7
 8000394:	2102      	movs	r1, #2
 8000396:	482c      	ldr	r0, [pc, #176]	; (8000448 <Usart2Initialization+0xf8>)
 8000398:	f000 fa04 	bl	80007a4 <GPIOConfigureAlternativFunction>
	GPIOConfigurePin(GPIOA, 3, ioPortAlternatrPushPull); // pøíjem procesoru, pro pøíjem vede cesta jinudy takže nezáleží jestli push pull nebo openDrain
 800039c:	2206      	movs	r2, #6
 800039e:	2103      	movs	r1, #3
 80003a0:	4829      	ldr	r0, [pc, #164]	; (8000448 <Usart2Initialization+0xf8>)
 80003a2:	f000 f881 	bl	80004a8 <GPIOConfigurePin>
	GPIOConfigureAlternativFunction(GPIOA, 3, 7);
 80003a6:	2207      	movs	r2, #7
 80003a8:	2103      	movs	r1, #3
 80003aa:	4827      	ldr	r0, [pc, #156]	; (8000448 <Usart2Initialization+0xf8>)
 80003ac:	f000 f9fa 	bl	80007a4 <GPIOConfigureAlternativFunction>
// do teï jsme nastavovali GPIO na USART, ale teï musíme nastavit samotnou periferii USART

	USART2->CR1 = USART_CR1_RE | USART_CR1_TE; // Do konfiguraèního registru jedna "zapnu" recived(pøijmání) a transmit (vysílání)
 80003b0:	4b26      	ldr	r3, [pc, #152]	; (800044c <Usart2Initialization+0xfc>)
 80003b2:	220c      	movs	r2, #12
 80003b4:	60da      	str	r2, [r3, #12]
	USART2->CR2 = 0; // nic nenastavujeme zatím
 80003b6:	4b25      	ldr	r3, [pc, #148]	; (800044c <Usart2Initialization+0xfc>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0; // nic nenastavujeme zatím
 80003bc:	4b23      	ldr	r3, [pc, #140]	; (800044c <Usart2Initialization+0xfc>)
 80003be:	2200      	movs	r2, #0
 80003c0:	615a      	str	r2, [r3, #20]

	uint sampling = (USART2->CR1 & USART_CR1_OVER8) ? 8 : 16;
 80003c2:	4b22      	ldr	r3, [pc, #136]	; (800044c <Usart2Initialization+0xfc>)
 80003c4:	68db      	ldr	r3, [r3, #12]
 80003c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d001      	beq.n	80003d2 <Usart2Initialization+0x82>
 80003ce:	2308      	movs	r3, #8
 80003d0:	e000      	b.n	80003d4 <Usart2Initialization+0x84>
 80003d2:	2310      	movs	r3, #16
 80003d4:	61fb      	str	r3, [r7, #28]
	uint32_t apb1, mant, tmp, frac;
	apb1 = GetBusClock(busClockAPB1);
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 fa20 	bl	800081c <GetBusClock>
 80003dc:	61b8      	str	r0, [r7, #24]
	mant = apb1 * 16 / (sampling * baudRate); // v setinach
 80003de:	69bb      	ldr	r3, [r7, #24]
 80003e0:	011a      	lsls	r2, r3, #4
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	69f9      	ldr	r1, [r7, #28]
 80003e6:	fb01 f303 	mul.w	r3, r1, r3
 80003ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80003ee:	617b      	str	r3, [r7, #20]
	tmp = mant / 16;
 80003f0:	697b      	ldr	r3, [r7, #20]
 80003f2:	091b      	lsrs	r3, r3, #4
 80003f4:	613b      	str	r3, [r7, #16]
	frac = mant -(tmp * 16); // zbyvajici cast 0-99 nutno prevest na 0-15
 80003f6:	693b      	ldr	r3, [r7, #16]
 80003f8:	011b      	lsls	r3, r3, #4
 80003fa:	697a      	ldr	r2, [r7, #20]
 80003fc:	1ad3      	subs	r3, r2, r3
 80003fe:	60fb      	str	r3, [r7, #12]
	//frac = ((((frac * sampling) + 50) / 100)); // +50 kvùli zaokrouhlovani oøezem intu
	USART2->BRR = (tmp << 4) | (frac & 0x0f); // mantisa vyssich 12b, zlomek dolni 4b, celkem 16b
 8000400:	4912      	ldr	r1, [pc, #72]	; (800044c <Usart2Initialization+0xfc>)
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	011a      	lsls	r2, r3, #4
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	f003 030f 	and.w	r3, r3, #15
 800040c:	4313      	orrs	r3, r2
 800040e:	608b      	str	r3, [r1, #8]

	USART2->CR1 |= USART_CR1_UE; // nakonec povoluji usart
 8000410:	4a0e      	ldr	r2, [pc, #56]	; (800044c <Usart2Initialization+0xfc>)
 8000412:	4b0e      	ldr	r3, [pc, #56]	; (800044c <Usart2Initialization+0xfc>)
 8000414:	68db      	ldr	r3, [r3, #12]
 8000416:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800041a:	60d3      	str	r3, [r2, #12]


	setvbuf(stdout,NULL,_IONBF,0); // datový proud, nepoviný parametr, typ(nebufrovat), délka v tomto pøípadì nesmyslný argument, takže nula
 800041c:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <Usart2Initialization+0x100>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	6898      	ldr	r0, [r3, #8]
 8000422:	2300      	movs	r3, #0
 8000424:	2202      	movs	r2, #2
 8000426:	2100      	movs	r1, #0
 8000428:	f000 fd9c 	bl	8000f64 <setvbuf>
	setvbuf(stdin,NULL,_IONBF,0); // používám pro vstupní i výstupní (printf a podobnì všechno používá stdint/stdout)
 800042c:	4b08      	ldr	r3, [pc, #32]	; (8000450 <Usart2Initialization+0x100>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	6858      	ldr	r0, [r3, #4]
 8000432:	2300      	movs	r3, #0
 8000434:	2202      	movs	r2, #2
 8000436:	2100      	movs	r1, #0
 8000438:	f000 fd94 	bl	8000f64 <setvbuf>
}
 800043c:	bf00      	nop
 800043e:	3720      	adds	r7, #32
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	40023800 	.word	0x40023800
 8000448:	40020000 	.word	0x40020000
 800044c:	40004400 	.word	0x40004400
 8000450:	20000004 	.word	0x20000004

08000454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000454:	f8df d034 	ldr.w	sp, [pc, #52]	; 800048c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000458:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800045a:	e003      	b.n	8000464 <LoopCopyDataInit>

0800045c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800045c:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800045e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000460:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000462:	3104      	adds	r1, #4

08000464 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000464:	480b      	ldr	r0, [pc, #44]	; (8000494 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000466:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000468:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800046a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800046c:	d3f6      	bcc.n	800045c <CopyDataInit>
  ldr  r2, =_sbss
 800046e:	4a0b      	ldr	r2, [pc, #44]	; (800049c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000470:	e002      	b.n	8000478 <LoopFillZerobss>

08000472 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000472:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000474:	f842 3b04 	str.w	r3, [r2], #4

08000478 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000478:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800047a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800047c:	d3f9      	bcc.n	8000472 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800047e:	f000 fadd 	bl	8000a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000482:	f000 fd4b 	bl	8000f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000486:	f7ff ff01 	bl	800028c <main>
  bx  lr    
 800048a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800048c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000490:	0800176c 	.word	0x0800176c
  ldr  r0, =_sdata
 8000494:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000498:	20000068 	.word	0x20000068
  ldr  r2, =_sbss
 800049c:	20000068 	.word	0x20000068
  ldr  r3, = _ebss
 80004a0:	20000098 	.word	0x20000098

080004a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004a4:	e7fe      	b.n	80004a4 <ADC_IRQHandler>
	...

080004a8 <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pøedpøipravených stavù
{
 80004a8:	b480      	push	{r7}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	60f8      	str	r0, [r7, #12]
 80004b0:	60b9      	str	r1, [r7, #8]
 80004b2:	4613      	mov	r3, r2
 80004b4:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 80004ba:	2300      	movs	r3, #0
 80004bc:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je potøeba zapnout hodiny podle toho který gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	4a99      	ldr	r2, [pc, #612]	; (8000728 <GPIOConfigurePin+0x280>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d01d      	beq.n	8000502 <GPIOConfigurePin+0x5a>
 80004c6:	4a98      	ldr	r2, [pc, #608]	; (8000728 <GPIOConfigurePin+0x280>)
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d806      	bhi.n	80004da <GPIOConfigurePin+0x32>
 80004cc:	4a97      	ldr	r2, [pc, #604]	; (800072c <GPIOConfigurePin+0x284>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d00d      	beq.n	80004ee <GPIOConfigurePin+0x46>
 80004d2:	4a97      	ldr	r2, [pc, #604]	; (8000730 <GPIOConfigurePin+0x288>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d00f      	beq.n	80004f8 <GPIOConfigurePin+0x50>
 80004d8:	e027      	b.n	800052a <GPIOConfigurePin+0x82>
 80004da:	4a96      	ldr	r2, [pc, #600]	; (8000734 <GPIOConfigurePin+0x28c>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d01a      	beq.n	8000516 <GPIOConfigurePin+0x6e>
 80004e0:	4a95      	ldr	r2, [pc, #596]	; (8000738 <GPIOConfigurePin+0x290>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d01c      	beq.n	8000520 <GPIOConfigurePin+0x78>
 80004e6:	4a95      	ldr	r2, [pc, #596]	; (800073c <GPIOConfigurePin+0x294>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d00f      	beq.n	800050c <GPIOConfigurePin+0x64>
 80004ec:	e01d      	b.n	800052a <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formátu "ukazatel", proto msím pøetypovat na celoèíselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 80004ee:	2301      	movs	r3, #1
 80004f0:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 80004f2:	2301      	movs	r3, #1
 80004f4:	613b      	str	r3, [r7, #16]
	break;
 80004f6:	e018      	b.n	800052a <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 80004f8:	2302      	movs	r3, #2
 80004fa:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 80004fc:	2302      	movs	r3, #2
 80004fe:	613b      	str	r3, [r7, #16]
	break;
 8000500:	e013      	b.n	800052a <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 8000502:	2304      	movs	r3, #4
 8000504:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 8000506:	2304      	movs	r3, #4
 8000508:	613b      	str	r3, [r7, #16]
	break;
 800050a:	e00e      	b.n	800052a <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 800050c:	2308      	movs	r3, #8
 800050e:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 8000510:	2308      	movs	r3, #8
 8000512:	613b      	str	r3, [r7, #16]
	break;
 8000514:	e009      	b.n	800052a <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 8000516:	2310      	movs	r3, #16
 8000518:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 800051a:	2310      	movs	r3, #16
 800051c:	613b      	str	r3, [r7, #16]
	break;
 800051e:	e004      	b.n	800052a <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 8000520:	2380      	movs	r3, #128	; 0x80
 8000522:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 8000524:	2380      	movs	r3, #128	; 0x80
 8000526:	613b      	str	r3, [r7, #16]
	break;
 8000528:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuložila žádná hodnota, ukonèi konfiguraci a vrat zpravu false o neúspìchu
 800052a:	693b      	ldr	r3, [r7, #16]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d002      	beq.n	8000536 <GPIOConfigurePin+0x8e>
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d101      	bne.n	800053a <GPIOConfigurePin+0x92>
	{
		return false;
 8000536:	2300      	movs	r3, #0
 8000538:	e12d      	b.n	8000796 <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestliže nejsou masky prázdné, použi je pro nastavení hodin
 800053a:	4b81      	ldr	r3, [pc, #516]	; (8000740 <GPIOConfigurePin+0x298>)
 800053c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	4013      	ands	r3, r2
 8000542:	2b00      	cmp	r3, #0
 8000544:	d112      	bne.n	800056c <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 8000546:	497e      	ldr	r1, [pc, #504]	; (8000740 <GPIOConfigurePin+0x298>)
 8000548:	4b7d      	ldr	r3, [pc, #500]	; (8000740 <GPIOConfigurePin+0x298>)
 800054a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	4313      	orrs	r3, r2
 8000550:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 8000552:	497b      	ldr	r1, [pc, #492]	; (8000740 <GPIOConfigurePin+0x298>)
 8000554:	4b7a      	ldr	r3, [pc, #488]	; (8000740 <GPIOConfigurePin+0x298>)
 8000556:	691a      	ldr	r2, [r3, #16]
 8000558:	693b      	ldr	r3, [r7, #16]
 800055a:	4313      	orrs	r3, r2
 800055c:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 800055e:	4978      	ldr	r1, [pc, #480]	; (8000740 <GPIOConfigurePin+0x298>)
 8000560:	4b77      	ldr	r3, [pc, #476]	; (8000740 <GPIOConfigurePin+0x298>)
 8000562:	691a      	ldr	r2, [r3, #16]
 8000564:	693b      	ldr	r3, [r7, #16]
 8000566:	43db      	mvns	r3, r3
 8000568:	4013      	ands	r3, r2
 800056a:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojených bitu pøed nastavováním (kdyby nìkde byla kombinace 10 a já tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehrozí
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	68ba      	ldr	r2, [r7, #8]
 8000572:	0052      	lsls	r2, r2, #1
 8000574:	2103      	movs	r1, #3
 8000576:	fa01 f202 	lsl.w	r2, r1, r2
 800057a:	43d2      	mvns	r2, r2
 800057c:	401a      	ands	r2, r3
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	68db      	ldr	r3, [r3, #12]
 8000586:	68ba      	ldr	r2, [r7, #8]
 8000588:	0052      	lsls	r2, r2, #1
 800058a:	2103      	movs	r1, #3
 800058c:	fa01 f202 	lsl.w	r2, r1, r2
 8000590:	43d2      	mvns	r2, r2
 8000592:	401a      	ands	r2, r3
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	68ba      	ldr	r2, [r7, #8]
 800059e:	0052      	lsls	r2, r2, #1
 80005a0:	2103      	movs	r1, #3
 80005a2:	fa01 f202 	lsl.w	r2, r1, r2
 80005a6:	43d2      	mvns	r2, r2
 80005a8:	401a      	ands	r2, r3
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	609a      	str	r2, [r3, #8]


switch(mode)
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	2b07      	cmp	r3, #7
 80005b2:	f200 80ef 	bhi.w	8000794 <GPIOConfigurePin+0x2ec>
 80005b6:	a201      	add	r2, pc, #4	; (adr r2, 80005bc <GPIOConfigurePin+0x114>)
 80005b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005bc:	080005dd 	.word	0x080005dd
 80005c0:	0800062f 	.word	0x0800062f
 80005c4:	0800067f 	.word	0x0800067f
 80005c8:	08000695 	.word	0x08000695
 80005cc:	080006ab 	.word	0x080006ab
 80005d0:	080006c1 	.word	0x080006c1
 80005d4:	080006d7 	.word	0x080006d7
 80005d8:	08000745 	.word	0x08000745
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	68ba      	ldr	r2, [r7, #8]
 80005e2:	0052      	lsls	r2, r2, #1
 80005e4:	2101      	movs	r1, #1
 80005e6:	fa01 f202 	lsl.w	r2, r1, r2
 80005ea:	431a      	orrs	r2, r3
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	685b      	ldr	r3, [r3, #4]
 80005f4:	2101      	movs	r1, #1
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	fa01 f202 	lsl.w	r2, r1, r2
 80005fc:	43d2      	mvns	r2, r2
 80005fe:	401a      	ands	r2, r3
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	68ba      	ldr	r2, [r7, #8]
 800060a:	0052      	lsls	r2, r2, #1
 800060c:	2103      	movs	r1, #3
 800060e:	fa01 f202 	lsl.w	r2, r1, r2
 8000612:	431a      	orrs	r2, r3
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	2103      	movs	r1, #3
 800061e:	68ba      	ldr	r2, [r7, #8]
 8000620:	fa01 f202 	lsl.w	r2, r1, r2
 8000624:	43d2      	mvns	r2, r2
 8000626:	401a      	ands	r2, r3
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	60da      	str	r2, [r3, #12]
    break;
 800062c:	e0b2      	b.n	8000794 <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	68ba      	ldr	r2, [r7, #8]
 8000634:	0052      	lsls	r2, r2, #1
 8000636:	2101      	movs	r1, #1
 8000638:	fa01 f202 	lsl.w	r2, r1, r2
 800063c:	431a      	orrs	r2, r3
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	2101      	movs	r1, #1
 8000648:	68ba      	ldr	r2, [r7, #8]
 800064a:	fa01 f202 	lsl.w	r2, r1, r2
 800064e:	431a      	orrs	r2, r3
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	68ba      	ldr	r2, [r7, #8]
 800065a:	0052      	lsls	r2, r2, #1
 800065c:	2103      	movs	r1, #3
 800065e:	fa01 f202 	lsl.w	r2, r1, r2
 8000662:	431a      	orrs	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	2103      	movs	r1, #3
 800066e:	68ba      	ldr	r2, [r7, #8]
 8000670:	fa01 f202 	lsl.w	r2, r1, r2
 8000674:	43d2      	mvns	r2, r2
 8000676:	401a      	ands	r2, r3
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	60da      	str	r2, [r3, #12]
    break;
 800067c:	e08a      	b.n	8000794 <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	68ba      	ldr	r2, [r7, #8]
 8000684:	0052      	lsls	r2, r2, #1
 8000686:	2103      	movs	r1, #3
 8000688:	fa01 f202 	lsl.w	r2, r1, r2
 800068c:	431a      	orrs	r2, r3
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	601a      	str	r2, [r3, #0]
    break;
 8000692:	e07f      	b.n	8000794 <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	2103      	movs	r1, #3
 800069a:	68ba      	ldr	r2, [r7, #8]
 800069c:	fa01 f202 	lsl.w	r2, r1, r2
 80006a0:	43d2      	mvns	r2, r2
 80006a2:	401a      	ands	r2, r3
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	60da      	str	r2, [r3, #12]
    break;
 80006a8:	e074      	b.n	8000794 <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	68db      	ldr	r3, [r3, #12]
 80006ae:	2101      	movs	r1, #1
 80006b0:	68ba      	ldr	r2, [r7, #8]
 80006b2:	fa01 f202 	lsl.w	r2, r1, r2
 80006b6:	43d2      	mvns	r2, r2
 80006b8:	431a      	orrs	r2, r3
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	60da      	str	r2, [r3, #12]
    break;
 80006be:	e069      	b.n	8000794 <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	68db      	ldr	r3, [r3, #12]
 80006c4:	2102      	movs	r1, #2
 80006c6:	68ba      	ldr	r2, [r7, #8]
 80006c8:	fa01 f202 	lsl.w	r2, r1, r2
 80006cc:	43d2      	mvns	r2, r2
 80006ce:	431a      	orrs	r2, r3
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	60da      	str	r2, [r3, #12]
    break;
 80006d4:	e05e      	b.n	8000794 <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	68ba      	ldr	r2, [r7, #8]
 80006dc:	0052      	lsls	r2, r2, #1
 80006de:	2102      	movs	r1, #2
 80006e0:	fa01 f202 	lsl.w	r2, r1, r2
 80006e4:	431a      	orrs	r2, r3
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	2101      	movs	r1, #1
 80006f0:	68ba      	ldr	r2, [r7, #8]
 80006f2:	fa01 f202 	lsl.w	r2, r1, r2
 80006f6:	43d2      	mvns	r2, r2
 80006f8:	401a      	ands	r2, r3
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	68ba      	ldr	r2, [r7, #8]
 8000704:	0052      	lsls	r2, r2, #1
 8000706:	2103      	movs	r1, #3
 8000708:	fa01 f202 	lsl.w	r2, r1, r2
 800070c:	431a      	orrs	r2, r3
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	68db      	ldr	r3, [r3, #12]
 8000716:	2103      	movs	r1, #3
 8000718:	68ba      	ldr	r2, [r7, #8]
 800071a:	fa01 f202 	lsl.w	r2, r1, r2
 800071e:	43d2      	mvns	r2, r2
 8000720:	401a      	ands	r2, r3
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	60da      	str	r2, [r3, #12]
    break;
 8000726:	e035      	b.n	8000794 <GPIOConfigurePin+0x2ec>
 8000728:	40020800 	.word	0x40020800
 800072c:	40020000 	.word	0x40020000
 8000730:	40020400 	.word	0x40020400
 8000734:	40021000 	.word	0x40021000
 8000738:	40021c00 	.word	0x40021c00
 800073c:	40020c00 	.word	0x40020c00
 8000740:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	68ba      	ldr	r2, [r7, #8]
 800074a:	0052      	lsls	r2, r2, #1
 800074c:	2102      	movs	r1, #2
 800074e:	fa01 f202 	lsl.w	r2, r1, r2
 8000752:	431a      	orrs	r2, r3
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	2101      	movs	r1, #1
 800075e:	68ba      	ldr	r2, [r7, #8]
 8000760:	fa01 f202 	lsl.w	r2, r1, r2
 8000764:	431a      	orrs	r2, r3
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	0052      	lsls	r2, r2, #1
 8000772:	2103      	movs	r1, #3
 8000774:	fa01 f202 	lsl.w	r2, r1, r2
 8000778:	431a      	orrs	r2, r3
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	68db      	ldr	r3, [r3, #12]
 8000782:	2103      	movs	r1, #3
 8000784:	68ba      	ldr	r2, [r7, #8]
 8000786:	fa01 f202 	lsl.w	r2, r1, r2
 800078a:	43d2      	mvns	r2, r2
 800078c:	401a      	ands	r2, r3
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	60da      	str	r2, [r3, #12]
    break;
 8000792:	bf00      	nop


}
    return true;
 8000794:	2301      	movs	r3, #1
}
 8000796:	4618      	mov	r0, r3
 8000798:	371c      	adds	r7, #28
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop

080007a4 <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativní funkce
{
 80007a4:	b480      	push	{r7}
 80007a6:	b087      	sub	sp, #28
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registrù AFR,(to øíká která alternativní funkce je pøipojena), registry jsou dva(AFRL,AFRH) protože potøebujeme 64bit (je tam šestnáct alternativních kanálù na každej vstup a výstup(to zanemná 4 bity na jeden kanál))
	// v hlavièkových souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2b07      	cmp	r3, #7
 80007b4:	bf8c      	ite	hi
 80007b6:	2301      	movhi	r3, #1
 80007b8:	2300      	movls	r3, #0
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 80007be:	7dfa      	ldrb	r2, [r7, #23]
 80007c0:	7df9      	ldrb	r1, [r7, #23]
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	3108      	adds	r1, #8
 80007c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80007ca:	68b9      	ldr	r1, [r7, #8]
 80007cc:	f001 0107 	and.w	r1, r1, #7
 80007d0:	0089      	lsls	r1, r1, #2
 80007d2:	200f      	movs	r0, #15
 80007d4:	fa00 f101 	lsl.w	r1, r0, r1
 80007d8:	43c9      	mvns	r1, r1
 80007da:	4019      	ands	r1, r3
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3208      	adds	r2, #8
 80007e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi než 4 bity(nemìla by být) si maskujeme jenom dané 4 bity které chceme používat
 80007e4:	7dfa      	ldrb	r2, [r7, #23]
 80007e6:	7df9      	ldrb	r1, [r7, #23]
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	3108      	adds	r1, #8
 80007ec:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	f003 000f 	and.w	r0, r3, #15
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	f003 0307 	and.w	r3, r3, #7
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	fa00 f303 	lsl.w	r3, r0, r3
 8000802:	4319      	orrs	r1, r3
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	3208      	adds	r2, #8
 8000808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 800080c:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 800080e:	4618      	mov	r0, r3
 8000810:	371c      	adds	r7, #28
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
	...

0800081c <GetBusClock>:

  return timerClock;
}

uint32_t GetBusClock(eBusClocks clk)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
  uint32_t bitval = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	60bb      	str	r3, [r7, #8]
  uint32_t divider = 1;
 800082a:	2301      	movs	r3, #1
 800082c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F411xE)  // | defined ...
  switch(clk)
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	2b04      	cmp	r3, #4
 8000832:	d852      	bhi.n	80008da <GetBusClock+0xbe>
 8000834:	a201      	add	r2, pc, #4	; (adr r2, 800083c <GetBusClock+0x20>)
 8000836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083a:	bf00      	nop
 800083c:	08000851 	.word	0x08000851
 8000840:	0800087f 	.word	0x0800087f
 8000844:	080008ad 	.word	0x080008ad
 8000848:	0800087f 	.word	0x0800087f
 800084c:	080008ad 	.word	0x080008ad
  {
    case busClockAHB:
      bitval = (RCC->CFGR & (0x0f << 4)) >> 4;   // HPRE [7:4] to lower 4 bits
 8000850:	4b30      	ldr	r3, [pc, #192]	; (8000914 <GetBusClock+0xf8>)
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	091b      	lsrs	r3, r3, #4
 8000856:	f003 030f 	and.w	r3, r3, #15
 800085a:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x8)           // 1xxx
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	f003 0308 	and.w	r3, r3, #8
 8000862:	2b00      	cmp	r3, #0
 8000864:	d008      	beq.n	8000878 <GetBusClock+0x5c>
        divider = 1 << ((bitval & 0x07) + 1);   // 0 = /2, 1 = /4
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	f003 0307 	and.w	r3, r3, #7
 800086c:	3301      	adds	r3, #1
 800086e:	2201      	movs	r2, #1
 8000870:	fa02 f303 	lsl.w	r3, r2, r3
 8000874:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xxx = not divided
      break;
 8000876:	e032      	b.n	80008de <GetBusClock+0xc2>
        divider = 1;              // 0xxx = not divided
 8000878:	2301      	movs	r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
      break;
 800087c:	e02f      	b.n	80008de <GetBusClock+0xc2>
    case busClockAPB1:
    case timersClockAPB1:         // x2
      bitval = (RCC->CFGR & (0x07 << 10)) >> 10; // PPRE1 [12:10] to lower 3 bits
 800087e:	4b25      	ldr	r3, [pc, #148]	; (8000914 <GetBusClock+0xf8>)
 8000880:	689b      	ldr	r3, [r3, #8]
 8000882:	0a9b      	lsrs	r3, r3, #10
 8000884:	f003 0307 	and.w	r3, r3, #7
 8000888:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x4)           // 1xx
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	f003 0304 	and.w	r3, r3, #4
 8000890:	2b00      	cmp	r3, #0
 8000892:	d008      	beq.n	80008a6 <GetBusClock+0x8a>
        divider = 1 << ((bitval & 0x03) + 1);   // 0 = /2, 1 = /4
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	f003 0303 	and.w	r3, r3, #3
 800089a:	3301      	adds	r3, #1
 800089c:	2201      	movs	r2, #1
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xx = not divided

      break;
 80008a4:	e01b      	b.n	80008de <GetBusClock+0xc2>
        divider = 1;              // 0xx = not divided
 80008a6:	2301      	movs	r3, #1
 80008a8:	60fb      	str	r3, [r7, #12]
      break;
 80008aa:	e018      	b.n	80008de <GetBusClock+0xc2>
    case busClockAPB2:
    case timersClockAPB2:         // the same
      bitval = (RCC->CFGR >> 13) & 0x07; // PPRE2 [15:13] to lower 3 bits
 80008ac:	4b19      	ldr	r3, [pc, #100]	; (8000914 <GetBusClock+0xf8>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	0b5b      	lsrs	r3, r3, #13
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	60bb      	str	r3, [r7, #8]
      if (bitval & 0x4)           // 1xx
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d008      	beq.n	80008d4 <GetBusClock+0xb8>
        divider = 1 << ((bitval & 0x03) + 1);   // 0 = /2, 1 = /4
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	f003 0303 	and.w	r3, r3, #3
 80008c8:	3301      	adds	r3, #1
 80008ca:	2201      	movs	r2, #1
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	60fb      	str	r3, [r7, #12]
      else
        divider = 1;              // 0xx = not divided
      break;
 80008d2:	e004      	b.n	80008de <GetBusClock+0xc2>
        divider = 1;              // 0xx = not divided
 80008d4:	2301      	movs	r3, #1
 80008d6:	60fb      	str	r3, [r7, #12]
      break;
 80008d8:	e001      	b.n	80008de <GetBusClock+0xc2>
    default:
      return 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	e016      	b.n	800090c <GetBusClock+0xf0>
  }

  SystemCoreClockUpdate();      // pro jistotu si nastav SystemCoreClock
 80008de:	f000 f8e3 	bl	8000aa8 <SystemCoreClockUpdate>

  if (((clk == timersClockAPB1) || (clk == timersClockAPB1)) && (divider > 1))
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b03      	cmp	r3, #3
 80008e6:	d002      	beq.n	80008ee <GetBusClock+0xd2>
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	2b03      	cmp	r3, #3
 80008ec:	d109      	bne.n	8000902 <GetBusClock+0xe6>
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d906      	bls.n	8000902 <GetBusClock+0xe6>
    return SystemCoreClock / divider * 2;
 80008f4:	4b08      	ldr	r3, [pc, #32]	; (8000918 <GetBusClock+0xfc>)
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	e004      	b.n	800090c <GetBusClock+0xf0>
  else
    return SystemCoreClock / divider;
 8000902:	4b05      	ldr	r3, [pc, #20]	; (8000918 <GetBusClock+0xfc>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	fbb2 f3f3 	udiv	r3, r2, r3
#else
#error Valid controller not set
#endif
}
 800090c:	4618      	mov	r0, r3
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40023800 	.word	0x40023800
 8000918:	20000000 	.word	0x20000000

0800091c <_sbrk>:
	while (1) {}		/* Make sure we hang here */
}


void * _sbrk(int32_t incr)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8000924:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <_sbrk+0x38>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d102      	bne.n	8000932 <_sbrk+0x16>
		heap_end = & end;
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <_sbrk+0x38>)
 800092e:	4a0a      	ldr	r2, [pc, #40]	; (8000958 <_sbrk+0x3c>)
 8000930:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8000932:	4b08      	ldr	r3, [pc, #32]	; (8000954 <_sbrk+0x38>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <_sbrk+0x38>)
 800093a:	681a      	ldr	r2, [r3, #0]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4413      	add	r3, r2
 8000940:	4a04      	ldr	r2, [pc, #16]	; (8000954 <_sbrk+0x38>)
 8000942:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8000944:	68fb      	ldr	r3, [r7, #12]
}
 8000946:	4618      	mov	r0, r3
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	20000088 	.word	0x20000088
 8000958:	20000098 	.word	0x20000098

0800095c <_close>:

int _close(int32_t file)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8000964:	4b05      	ldr	r3, [pc, #20]	; (800097c <_close+0x20>)
 8000966:	2258      	movs	r2, #88	; 0x58
 8000968:	601a      	str	r2, [r3, #0]
	return -1;
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800096e:	4618      	mov	r0, r3
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	20000094 	.word	0x20000094

08000980 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 800098a:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <_fstat+0x20>)
 800098c:	2258      	movs	r2, #88	; 0x58
 800098e:	601a      	str	r2, [r3, #0]
	return -1;
 8000990:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000994:	4618      	mov	r0, r3
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	20000094 	.word	0x20000094

080009a4 <_lseek>:
	errno = ENOSYS;
	return 0;
}

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 80009b0:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <_lseek+0x24>)
 80009b2:	2258      	movs	r2, #88	; 0x58
 80009b4:	601a      	str	r2, [r3, #0]
	return -1;
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	20000094 	.word	0x20000094

080009cc <_write>:
// pomocna deklarace, asi to ten kompilátor pochopí že už je nìkde mám vytvoøený a nevytvoøí si je sám a když je pak najde v main, tak je používá tam odsud, nebo nevím
int Usart2Send(char c);
int Usart2Recived(void);

int _write(int32_t file, uint8_t *ptr, int32_t len)
{ // prvni parametr, jestli se jedná stdin, stdout a podobnì.. druhý parametr je ukazatel na data které se mají vysílat a tøetí parametr je délka dat, kolik se jich má vysílat (respektive u write pøijmout)
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	60b9      	str	r1, [r7, #8]
 80009d6:	607a      	str	r2, [r7, #4]


	for(int i = 0;i<len;i++)
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	e009      	b.n	80009f2 <_write+0x26>
	{
		Usart2Send(ptr[i]);
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	68ba      	ldr	r2, [r7, #8]
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fc88 	bl	80002fc <Usart2Send>
	for(int i = 0;i<len;i++)
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	3301      	adds	r3, #1
 80009f0:	617b      	str	r3, [r7, #20]
 80009f2:	697a      	ldr	r2, [r7, #20]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	429a      	cmp	r2, r3
 80009f8:	dbf1      	blt.n	80009de <_write+0x12>
	}

	errno = 0; // priznak ze neni chbya chyby
 80009fa:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <_write+0x40>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]

	return len; // vratim kolik jsem jich odvisilal
 8000a00:	687b      	ldr	r3, [r7, #4]

//	errno = ENOSYS; // ENOSYS je chybový pøíznak že funkce není implementována... priznak bez chyby je nula
//	return -1;

}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000094 	.word	0x20000094

08000a10 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]

	*ptr = Usart2Recived();
 8000a1c:	f7ff fc86 	bl	800032c <Usart2Recived>
 8000a20:	4603      	mov	r3, r0
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	701a      	strb	r2, [r3, #0]

    errno = 0;
 8000a28:	4b03      	ldr	r3, [pc, #12]	; (8000a38 <_read+0x28>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]

	return 1; // budu vracet pouze jeden znak, pokud budu chtit vic, zavolam funkci nekolikrat (protože Usar2Read je blokující, takže aby zbyteènì neblokovala než pøijdou všechny znaky)
 8000a2e:	2301      	movs	r3, #1


//	errno = ENOSYS;
//	return -1;
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000094 	.word	0x20000094

08000a3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a40:	4a16      	ldr	r2, [pc, #88]	; (8000a9c <SystemInit+0x60>)
 8000a42:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <SystemInit+0x60>)
 8000a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a50:	4a13      	ldr	r2, [pc, #76]	; (8000aa0 <SystemInit+0x64>)
 8000a52:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <SystemInit+0x64>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f043 0301 	orr.w	r3, r3, #1
 8000a5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <SystemInit+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a62:	4a0f      	ldr	r2, [pc, #60]	; (8000aa0 <SystemInit+0x64>)
 8000a64:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <SystemInit+0x64>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a70:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <SystemInit+0x64>)
 8000a74:	4a0b      	ldr	r2, [pc, #44]	; (8000aa4 <SystemInit+0x68>)
 8000a76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a78:	4a09      	ldr	r2, [pc, #36]	; (8000aa0 <SystemInit+0x64>)
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <SystemInit+0x64>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <SystemInit+0x64>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <SystemInit+0x60>)
 8000a8c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a90:	609a      	str	r2, [r3, #8]
#endif
}
 8000a92:	bf00      	nop
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr
 8000a9c:	e000ed00 	.word	0xe000ed00
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	24003010 	.word	0x24003010

08000aa8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b087      	sub	sp, #28
 8000aac:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	2300      	movs	r3, #0
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	2302      	movs	r3, #2
 8000ac0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000ac2:	4b31      	ldr	r3, [pc, #196]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f003 030c 	and.w	r3, r3, #12
 8000aca:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d007      	beq.n	8000ae2 <SystemCoreClockUpdate+0x3a>
 8000ad2:	2b08      	cmp	r3, #8
 8000ad4:	d009      	beq.n	8000aea <SystemCoreClockUpdate+0x42>
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d13d      	bne.n	8000b56 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000ada:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000adc:	4a2c      	ldr	r2, [pc, #176]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000ade:	601a      	str	r2, [r3, #0]
      break;
 8000ae0:	e03d      	b.n	8000b5e <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000ae2:	4b2a      	ldr	r3, [pc, #168]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000ae4:	4a2b      	ldr	r2, [pc, #172]	; (8000b94 <SystemCoreClockUpdate+0xec>)
 8000ae6:	601a      	str	r2, [r3, #0]
      break;
 8000ae8:	e039      	b.n	8000b5e <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000aea:	4b27      	ldr	r3, [pc, #156]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	0d9b      	lsrs	r3, r3, #22
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000af6:	4b24      	ldr	r3, [pc, #144]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000afe:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d00c      	beq.n	8000b20 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b06:	4a23      	ldr	r2, [pc, #140]	; (8000b94 <SystemCoreClockUpdate+0xec>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0e:	4a1e      	ldr	r2, [pc, #120]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000b10:	6852      	ldr	r2, [r2, #4]
 8000b12:	0992      	lsrs	r2, r2, #6
 8000b14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b18:	fb02 f303 	mul.w	r3, r2, r3
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	e00b      	b.n	8000b38 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b20:	4a1b      	ldr	r2, [pc, #108]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b28:	4a17      	ldr	r2, [pc, #92]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000b2a:	6852      	ldr	r2, [r2, #4]
 8000b2c:	0992      	lsrs	r2, r2, #6
 8000b2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b32:	fb02 f303 	mul.w	r3, r2, r3
 8000b36:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b38:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	0c1b      	lsrs	r3, r3, #16
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	3301      	adds	r3, #1
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b50:	4a0e      	ldr	r2, [pc, #56]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b52:	6013      	str	r3, [r2, #0]
      break;
 8000b54:	e003      	b.n	8000b5e <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b58:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <SystemCoreClockUpdate+0xe8>)
 8000b5a:	601a      	str	r2, [r3, #0]
      break;
 8000b5c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <SystemCoreClockUpdate+0xe0>)
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	091b      	lsrs	r3, r3, #4
 8000b64:	f003 030f 	and.w	r3, r3, #15
 8000b68:	4a0b      	ldr	r2, [pc, #44]	; (8000b98 <SystemCoreClockUpdate+0xf0>)
 8000b6a:	5cd3      	ldrb	r3, [r2, r3]
 8000b6c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000b6e:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	fa22 f303 	lsr.w	r3, r2, r3
 8000b78:	4a04      	ldr	r2, [pc, #16]	; (8000b8c <SystemCoreClockUpdate+0xe4>)
 8000b7a:	6013      	str	r3, [r2, #0]
}
 8000b7c:	bf00      	nop
 8000b7e:	371c      	adds	r7, #28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	00f42400 	.word	0x00f42400
 8000b94:	007a1200 	.word	0x007a1200
 8000b98:	080016f0 	.word	0x080016f0

08000b9c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b087      	sub	sp, #28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
	int div = 1;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000bac:	e004      	b.n	8000bb8 <ts_itoa+0x1c>
		div *= base;
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	fb02 f303 	mul.w	r3, r2, r3
 8000bb6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	68ba      	ldr	r2, [r7, #8]
 8000bbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d2f3      	bcs.n	8000bae <ts_itoa+0x12>

	while (div != 0)
 8000bc6:	e029      	b.n	8000c1c <ts_itoa+0x80>
	{
		int num = d/div;
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	68ba      	ldr	r2, [r7, #8]
 8000bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bd0:	613b      	str	r3, [r7, #16]
		d = d%div;
 8000bd2:	697a      	ldr	r2, [r7, #20]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bda:	fb02 f201 	mul.w	r2, r2, r1
 8000bde:	1a9b      	subs	r3, r3, r2
 8000be0:	60bb      	str	r3, [r7, #8]
		div /= base;
 8000be2:	697a      	ldr	r2, [r7, #20]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bea:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	2b09      	cmp	r3, #9
 8000bf0:	dd0a      	ble.n	8000c08 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	1c59      	adds	r1, r3, #1
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	6011      	str	r1, [r2, #0]
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	b2d2      	uxtb	r2, r2
 8000c00:	3237      	adds	r2, #55	; 0x37
 8000c02:	b2d2      	uxtb	r2, r2
 8000c04:	701a      	strb	r2, [r3, #0]
 8000c06:	e009      	b.n	8000c1c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	1c59      	adds	r1, r3, #1
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	6011      	str	r1, [r2, #0]
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	b2d2      	uxtb	r2, r2
 8000c16:	3230      	adds	r2, #48	; 0x30
 8000c18:	b2d2      	uxtb	r2, r2
 8000c1a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d1d2      	bne.n	8000bc8 <ts_itoa+0x2c>
	}
}
 8000c22:	bf00      	nop
 8000c24:	371c      	adds	r7, #28
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b088      	sub	sp, #32
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	60f8      	str	r0, [r7, #12]
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8000c3e:	e07d      	b.n	8000d3c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	2b25      	cmp	r3, #37	; 0x25
 8000c46:	d171      	bne.n	8000d2c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b64      	cmp	r3, #100	; 0x64
 8000c54:	d01e      	beq.n	8000c94 <ts_formatstring+0x66>
 8000c56:	2b64      	cmp	r3, #100	; 0x64
 8000c58:	dc06      	bgt.n	8000c68 <ts_formatstring+0x3a>
 8000c5a:	2b58      	cmp	r3, #88	; 0x58
 8000c5c:	d050      	beq.n	8000d00 <ts_formatstring+0xd2>
 8000c5e:	2b63      	cmp	r3, #99	; 0x63
 8000c60:	d00e      	beq.n	8000c80 <ts_formatstring+0x52>
 8000c62:	2b25      	cmp	r3, #37	; 0x25
 8000c64:	d058      	beq.n	8000d18 <ts_formatstring+0xea>
 8000c66:	e05d      	b.n	8000d24 <ts_formatstring+0xf6>
 8000c68:	2b73      	cmp	r3, #115	; 0x73
 8000c6a:	d02b      	beq.n	8000cc4 <ts_formatstring+0x96>
 8000c6c:	2b73      	cmp	r3, #115	; 0x73
 8000c6e:	dc02      	bgt.n	8000c76 <ts_formatstring+0x48>
 8000c70:	2b69      	cmp	r3, #105	; 0x69
 8000c72:	d00f      	beq.n	8000c94 <ts_formatstring+0x66>
 8000c74:	e056      	b.n	8000d24 <ts_formatstring+0xf6>
 8000c76:	2b75      	cmp	r3, #117	; 0x75
 8000c78:	d037      	beq.n	8000cea <ts_formatstring+0xbc>
 8000c7a:	2b78      	cmp	r3, #120	; 0x78
 8000c7c:	d040      	beq.n	8000d00 <ts_formatstring+0xd2>
 8000c7e:	e051      	b.n	8000d24 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	60fa      	str	r2, [r7, #12]
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	1d11      	adds	r1, r2, #4
 8000c8a:	6079      	str	r1, [r7, #4]
 8000c8c:	6812      	ldr	r2, [r2, #0]
 8000c8e:	b2d2      	uxtb	r2, r2
 8000c90:	701a      	strb	r2, [r3, #0]
				break;
 8000c92:	e047      	b.n	8000d24 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	1d1a      	adds	r2, r3, #4
 8000c98:	607a      	str	r2, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	da07      	bge.n	8000cb4 <ts_formatstring+0x86>
					{
						val *= -1;
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	425b      	negs	r3, r3
 8000ca8:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	1c5a      	adds	r2, r3, #1
 8000cae:	60fa      	str	r2, [r7, #12]
 8000cb0:	222d      	movs	r2, #45	; 0x2d
 8000cb2:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8000cb4:	69f9      	ldr	r1, [r7, #28]
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	220a      	movs	r2, #10
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff ff6d 	bl	8000b9c <ts_itoa>
				}
				break;
 8000cc2:	e02f      	b.n	8000d24 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	1d1a      	adds	r2, r3, #4
 8000cc8:	607a      	str	r2, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8000cce:	e007      	b.n	8000ce0 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	1c5a      	adds	r2, r3, #1
 8000cd4:	60fa      	str	r2, [r7, #12]
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	1c51      	adds	r1, r2, #1
 8000cda:	61b9      	str	r1, [r7, #24]
 8000cdc:	7812      	ldrb	r2, [r2, #0]
 8000cde:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1f3      	bne.n	8000cd0 <ts_formatstring+0xa2>
					}
				}
				break;
 8000ce8:	e01c      	b.n	8000d24 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	1d1a      	adds	r2, r3, #4
 8000cee:	607a      	str	r2, [r7, #4]
 8000cf0:	6819      	ldr	r1, [r3, #0]
 8000cf2:	f107 030c 	add.w	r3, r7, #12
 8000cf6:	220a      	movs	r2, #10
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff4f 	bl	8000b9c <ts_itoa>
				break;
 8000cfe:	e011      	b.n	8000d24 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	1d1a      	adds	r2, r3, #4
 8000d04:	607a      	str	r2, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f107 030c 	add.w	r3, r7, #12
 8000d0e:	2210      	movs	r2, #16
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff43 	bl	8000b9c <ts_itoa>
				break;
 8000d16:	e005      	b.n	8000d24 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	1c5a      	adds	r2, r3, #1
 8000d1c:	60fa      	str	r2, [r7, #12]
 8000d1e:	2225      	movs	r2, #37	; 0x25
 8000d20:	701a      	strb	r2, [r3, #0]
				  break;
 8000d22:	bf00      	nop
			}
			fmt++;
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	3301      	adds	r3, #1
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	e007      	b.n	8000d3c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	1c5a      	adds	r2, r3, #1
 8000d30:	60fa      	str	r2, [r7, #12]
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	1c51      	adds	r1, r2, #1
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	7812      	ldrb	r2, [r2, #0]
 8000d3a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f47f af7d 	bne.w	8000c40 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	1ad3      	subs	r3, r2, r3
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3720      	adds	r7, #32
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]
	int length = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8000d6a:	e081      	b.n	8000e70 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b25      	cmp	r3, #37	; 0x25
 8000d72:	d177      	bne.n	8000e64 <ts_formatlength+0x108>
		{
			++fmt;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3301      	adds	r3, #1
 8000d78:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	3b58      	subs	r3, #88	; 0x58
 8000d80:	2b20      	cmp	r3, #32
 8000d82:	d86a      	bhi.n	8000e5a <ts_formatlength+0xfe>
 8000d84:	a201      	add	r2, pc, #4	; (adr r2, 8000d8c <ts_formatlength+0x30>)
 8000d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d8a:	bf00      	nop
 8000d8c:	08000e4d 	.word	0x08000e4d
 8000d90:	08000e5b 	.word	0x08000e5b
 8000d94:	08000e5b 	.word	0x08000e5b
 8000d98:	08000e5b 	.word	0x08000e5b
 8000d9c:	08000e5b 	.word	0x08000e5b
 8000da0:	08000e5b 	.word	0x08000e5b
 8000da4:	08000e5b 	.word	0x08000e5b
 8000da8:	08000e5b 	.word	0x08000e5b
 8000dac:	08000e5b 	.word	0x08000e5b
 8000db0:	08000e5b 	.word	0x08000e5b
 8000db4:	08000e5b 	.word	0x08000e5b
 8000db8:	08000e11 	.word	0x08000e11
 8000dbc:	08000e1f 	.word	0x08000e1f
 8000dc0:	08000e5b 	.word	0x08000e5b
 8000dc4:	08000e5b 	.word	0x08000e5b
 8000dc8:	08000e5b 	.word	0x08000e5b
 8000dcc:	08000e5b 	.word	0x08000e5b
 8000dd0:	08000e1f 	.word	0x08000e1f
 8000dd4:	08000e5b 	.word	0x08000e5b
 8000dd8:	08000e5b 	.word	0x08000e5b
 8000ddc:	08000e5b 	.word	0x08000e5b
 8000de0:	08000e5b 	.word	0x08000e5b
 8000de4:	08000e5b 	.word	0x08000e5b
 8000de8:	08000e5b 	.word	0x08000e5b
 8000dec:	08000e5b 	.word	0x08000e5b
 8000df0:	08000e5b 	.word	0x08000e5b
 8000df4:	08000e5b 	.word	0x08000e5b
 8000df8:	08000e2d 	.word	0x08000e2d
 8000dfc:	08000e5b 	.word	0x08000e5b
 8000e00:	08000e1f 	.word	0x08000e1f
 8000e04:	08000e5b 	.word	0x08000e5b
 8000e08:	08000e5b 	.word	0x08000e5b
 8000e0c:	08000e4d 	.word	0x08000e4d
			{
			  case 'c':
		  		  va_arg(va, int);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	3304      	adds	r3, #4
 8000e14:	603b      	str	r3, [r7, #0]
				  ++length;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
				  break;
 8000e1c:	e025      	b.n	8000e6a <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	330b      	adds	r3, #11
 8000e22:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	3304      	adds	r3, #4
 8000e28:	603b      	str	r3, [r7, #0]
				  break;
 8000e2a:	e01e      	b.n	8000e6a <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	1d1a      	adds	r2, r3, #4
 8000e30:	603a      	str	r2, [r7, #0]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8000e36:	e002      	b.n	8000e3e <ts_formatlength+0xe2>
			  			  ++length;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	1c5a      	adds	r2, r3, #1
 8000e42:	60ba      	str	r2, [r7, #8]
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d1f6      	bne.n	8000e38 <ts_formatlength+0xdc>
			  	  }
				  break;
 8000e4a:	e00e      	b.n	8000e6a <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	3308      	adds	r3, #8
 8000e50:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	3304      	adds	r3, #4
 8000e56:	603b      	str	r3, [r7, #0]
				  break;
 8000e58:	e007      	b.n	8000e6a <ts_formatlength+0x10e>
			  default:
				  ++length;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	60fb      	str	r3, [r7, #12]
				  break;
 8000e60:	bf00      	nop
 8000e62:	e002      	b.n	8000e6a <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	3301      	adds	r3, #1
 8000e68:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	f47f af79 	bne.w	8000d6c <ts_formatlength+0x10>
	}
	return length;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3714      	adds	r7, #20
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8000e88:	b40f      	push	{r0, r1, r2, r3}
 8000e8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
	int length = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8000e96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e9a:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8000e9c:	6839      	ldr	r1, [r7, #0]
 8000e9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ea0:	f7ff ff5c 	bl	8000d5c <ts_formatlength>
 8000ea4:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8000ea6:	466b      	mov	r3, sp
 8000ea8:	461e      	mov	r6, r3
		char buf[length];
 8000eaa:	68f9      	ldr	r1, [r7, #12]
 8000eac:	1e4b      	subs	r3, r1, #1
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	f04f 0300 	mov.w	r3, #0
 8000eb8:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8000ebc:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8000ec0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	f04f 0300 	mov.w	r3, #0
 8000ecc:	00dd      	lsls	r5, r3, #3
 8000ece:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8000ed2:	00d4      	lsls	r4, r2, #3
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	3307      	adds	r3, #7
 8000ed8:	08db      	lsrs	r3, r3, #3
 8000eda:	00db      	lsls	r3, r3, #3
 8000edc:	ebad 0d03 	sub.w	sp, sp, r3
 8000ee0:	466b      	mov	r3, sp
 8000ee2:	3300      	adds	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8000ee6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000eea:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	683a      	ldr	r2, [r7, #0]
 8000ef0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fe9b 	bl	8000c2e <ts_formatstring>
 8000ef8:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	4619      	mov	r1, r3
 8000f00:	2001      	movs	r0, #1
 8000f02:	f7ff fd63 	bl	80009cc <_write>
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f16:	b004      	add	sp, #16
 8000f18:	4770      	bx	lr
	...

08000f1c <__libc_init_array>:
 8000f1c:	b570      	push	{r4, r5, r6, lr}
 8000f1e:	4e0d      	ldr	r6, [pc, #52]	; (8000f54 <__libc_init_array+0x38>)
 8000f20:	4c0d      	ldr	r4, [pc, #52]	; (8000f58 <__libc_init_array+0x3c>)
 8000f22:	1ba4      	subs	r4, r4, r6
 8000f24:	10a4      	asrs	r4, r4, #2
 8000f26:	2500      	movs	r5, #0
 8000f28:	42a5      	cmp	r5, r4
 8000f2a:	d109      	bne.n	8000f40 <__libc_init_array+0x24>
 8000f2c:	4e0b      	ldr	r6, [pc, #44]	; (8000f5c <__libc_init_array+0x40>)
 8000f2e:	4c0c      	ldr	r4, [pc, #48]	; (8000f60 <__libc_init_array+0x44>)
 8000f30:	f000 fbd0 	bl	80016d4 <_init>
 8000f34:	1ba4      	subs	r4, r4, r6
 8000f36:	10a4      	asrs	r4, r4, #2
 8000f38:	2500      	movs	r5, #0
 8000f3a:	42a5      	cmp	r5, r4
 8000f3c:	d105      	bne.n	8000f4a <__libc_init_array+0x2e>
 8000f3e:	bd70      	pop	{r4, r5, r6, pc}
 8000f40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f44:	4798      	blx	r3
 8000f46:	3501      	adds	r5, #1
 8000f48:	e7ee      	b.n	8000f28 <__libc_init_array+0xc>
 8000f4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f4e:	4798      	blx	r3
 8000f50:	3501      	adds	r5, #1
 8000f52:	e7f2      	b.n	8000f3a <__libc_init_array+0x1e>
 8000f54:	08001764 	.word	0x08001764
 8000f58:	08001764 	.word	0x08001764
 8000f5c:	08001764 	.word	0x08001764
 8000f60:	08001768 	.word	0x08001768

08000f64 <setvbuf>:
 8000f64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000f68:	461d      	mov	r5, r3
 8000f6a:	4b51      	ldr	r3, [pc, #324]	; (80010b0 <setvbuf+0x14c>)
 8000f6c:	681e      	ldr	r6, [r3, #0]
 8000f6e:	4604      	mov	r4, r0
 8000f70:	460f      	mov	r7, r1
 8000f72:	4690      	mov	r8, r2
 8000f74:	b126      	cbz	r6, 8000f80 <setvbuf+0x1c>
 8000f76:	69b3      	ldr	r3, [r6, #24]
 8000f78:	b913      	cbnz	r3, 8000f80 <setvbuf+0x1c>
 8000f7a:	4630      	mov	r0, r6
 8000f7c:	f000 f992 	bl	80012a4 <__sinit>
 8000f80:	4b4c      	ldr	r3, [pc, #304]	; (80010b4 <setvbuf+0x150>)
 8000f82:	429c      	cmp	r4, r3
 8000f84:	d152      	bne.n	800102c <setvbuf+0xc8>
 8000f86:	6874      	ldr	r4, [r6, #4]
 8000f88:	f1b8 0f02 	cmp.w	r8, #2
 8000f8c:	d006      	beq.n	8000f9c <setvbuf+0x38>
 8000f8e:	f1b8 0f01 	cmp.w	r8, #1
 8000f92:	f200 8089 	bhi.w	80010a8 <setvbuf+0x144>
 8000f96:	2d00      	cmp	r5, #0
 8000f98:	f2c0 8086 	blt.w	80010a8 <setvbuf+0x144>
 8000f9c:	4621      	mov	r1, r4
 8000f9e:	4630      	mov	r0, r6
 8000fa0:	f000 f916 	bl	80011d0 <_fflush_r>
 8000fa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000fa6:	b141      	cbz	r1, 8000fba <setvbuf+0x56>
 8000fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8000fac:	4299      	cmp	r1, r3
 8000fae:	d002      	beq.n	8000fb6 <setvbuf+0x52>
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	f000 fa35 	bl	8001420 <_free_r>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	6363      	str	r3, [r4, #52]	; 0x34
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61a3      	str	r3, [r4, #24]
 8000fbe:	6063      	str	r3, [r4, #4]
 8000fc0:	89a3      	ldrh	r3, [r4, #12]
 8000fc2:	061b      	lsls	r3, r3, #24
 8000fc4:	d503      	bpl.n	8000fce <setvbuf+0x6a>
 8000fc6:	6921      	ldr	r1, [r4, #16]
 8000fc8:	4630      	mov	r0, r6
 8000fca:	f000 fa29 	bl	8001420 <_free_r>
 8000fce:	89a3      	ldrh	r3, [r4, #12]
 8000fd0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8000fd4:	f023 0303 	bic.w	r3, r3, #3
 8000fd8:	f1b8 0f02 	cmp.w	r8, #2
 8000fdc:	81a3      	strh	r3, [r4, #12]
 8000fde:	d05d      	beq.n	800109c <setvbuf+0x138>
 8000fe0:	ab01      	add	r3, sp, #4
 8000fe2:	466a      	mov	r2, sp
 8000fe4:	4621      	mov	r1, r4
 8000fe6:	4630      	mov	r0, r6
 8000fe8:	f000 f9e6 	bl	80013b8 <__swhatbuf_r>
 8000fec:	89a3      	ldrh	r3, [r4, #12]
 8000fee:	4318      	orrs	r0, r3
 8000ff0:	81a0      	strh	r0, [r4, #12]
 8000ff2:	bb2d      	cbnz	r5, 8001040 <setvbuf+0xdc>
 8000ff4:	9d00      	ldr	r5, [sp, #0]
 8000ff6:	4628      	mov	r0, r5
 8000ff8:	f000 fa02 	bl	8001400 <malloc>
 8000ffc:	4607      	mov	r7, r0
 8000ffe:	2800      	cmp	r0, #0
 8001000:	d14e      	bne.n	80010a0 <setvbuf+0x13c>
 8001002:	f8dd 9000 	ldr.w	r9, [sp]
 8001006:	45a9      	cmp	r9, r5
 8001008:	d13c      	bne.n	8001084 <setvbuf+0x120>
 800100a:	f04f 30ff 	mov.w	r0, #4294967295
 800100e:	89a3      	ldrh	r3, [r4, #12]
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	81a3      	strh	r3, [r4, #12]
 8001016:	2300      	movs	r3, #0
 8001018:	60a3      	str	r3, [r4, #8]
 800101a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800101e:	6023      	str	r3, [r4, #0]
 8001020:	6123      	str	r3, [r4, #16]
 8001022:	2301      	movs	r3, #1
 8001024:	6163      	str	r3, [r4, #20]
 8001026:	b003      	add	sp, #12
 8001028:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800102c:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <setvbuf+0x154>)
 800102e:	429c      	cmp	r4, r3
 8001030:	d101      	bne.n	8001036 <setvbuf+0xd2>
 8001032:	68b4      	ldr	r4, [r6, #8]
 8001034:	e7a8      	b.n	8000f88 <setvbuf+0x24>
 8001036:	4b21      	ldr	r3, [pc, #132]	; (80010bc <setvbuf+0x158>)
 8001038:	429c      	cmp	r4, r3
 800103a:	bf08      	it	eq
 800103c:	68f4      	ldreq	r4, [r6, #12]
 800103e:	e7a3      	b.n	8000f88 <setvbuf+0x24>
 8001040:	2f00      	cmp	r7, #0
 8001042:	d0d8      	beq.n	8000ff6 <setvbuf+0x92>
 8001044:	69b3      	ldr	r3, [r6, #24]
 8001046:	b913      	cbnz	r3, 800104e <setvbuf+0xea>
 8001048:	4630      	mov	r0, r6
 800104a:	f000 f92b 	bl	80012a4 <__sinit>
 800104e:	f1b8 0f01 	cmp.w	r8, #1
 8001052:	bf08      	it	eq
 8001054:	89a3      	ldrheq	r3, [r4, #12]
 8001056:	6027      	str	r7, [r4, #0]
 8001058:	bf04      	itt	eq
 800105a:	f043 0301 	orreq.w	r3, r3, #1
 800105e:	81a3      	strheq	r3, [r4, #12]
 8001060:	89a3      	ldrh	r3, [r4, #12]
 8001062:	6127      	str	r7, [r4, #16]
 8001064:	f013 0008 	ands.w	r0, r3, #8
 8001068:	6165      	str	r5, [r4, #20]
 800106a:	d01b      	beq.n	80010a4 <setvbuf+0x140>
 800106c:	f013 0001 	ands.w	r0, r3, #1
 8001070:	bf18      	it	ne
 8001072:	426d      	negne	r5, r5
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	bf1d      	ittte	ne
 800107a:	60a3      	strne	r3, [r4, #8]
 800107c:	61a5      	strne	r5, [r4, #24]
 800107e:	4618      	movne	r0, r3
 8001080:	60a5      	streq	r5, [r4, #8]
 8001082:	e7d0      	b.n	8001026 <setvbuf+0xc2>
 8001084:	4648      	mov	r0, r9
 8001086:	f000 f9bb 	bl	8001400 <malloc>
 800108a:	4607      	mov	r7, r0
 800108c:	2800      	cmp	r0, #0
 800108e:	d0bc      	beq.n	800100a <setvbuf+0xa6>
 8001090:	89a3      	ldrh	r3, [r4, #12]
 8001092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001096:	81a3      	strh	r3, [r4, #12]
 8001098:	464d      	mov	r5, r9
 800109a:	e7d3      	b.n	8001044 <setvbuf+0xe0>
 800109c:	2000      	movs	r0, #0
 800109e:	e7b6      	b.n	800100e <setvbuf+0xaa>
 80010a0:	46a9      	mov	r9, r5
 80010a2:	e7f5      	b.n	8001090 <setvbuf+0x12c>
 80010a4:	60a0      	str	r0, [r4, #8]
 80010a6:	e7be      	b.n	8001026 <setvbuf+0xc2>
 80010a8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ac:	e7bb      	b.n	8001026 <setvbuf+0xc2>
 80010ae:	bf00      	nop
 80010b0:	20000004 	.word	0x20000004
 80010b4:	08001724 	.word	0x08001724
 80010b8:	08001744 	.word	0x08001744
 80010bc:	08001704 	.word	0x08001704

080010c0 <__sflush_r>:
 80010c0:	898a      	ldrh	r2, [r1, #12]
 80010c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010c6:	4605      	mov	r5, r0
 80010c8:	0710      	lsls	r0, r2, #28
 80010ca:	460c      	mov	r4, r1
 80010cc:	d45a      	bmi.n	8001184 <__sflush_r+0xc4>
 80010ce:	684b      	ldr	r3, [r1, #4]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc05      	bgt.n	80010e0 <__sflush_r+0x20>
 80010d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	dc02      	bgt.n	80010e0 <__sflush_r+0x20>
 80010da:	2000      	movs	r0, #0
 80010dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80010e2:	2e00      	cmp	r6, #0
 80010e4:	d0f9      	beq.n	80010da <__sflush_r+0x1a>
 80010e6:	2300      	movs	r3, #0
 80010e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80010ec:	682f      	ldr	r7, [r5, #0]
 80010ee:	602b      	str	r3, [r5, #0]
 80010f0:	d033      	beq.n	800115a <__sflush_r+0x9a>
 80010f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80010f4:	89a3      	ldrh	r3, [r4, #12]
 80010f6:	075a      	lsls	r2, r3, #29
 80010f8:	d505      	bpl.n	8001106 <__sflush_r+0x46>
 80010fa:	6863      	ldr	r3, [r4, #4]
 80010fc:	1ac0      	subs	r0, r0, r3
 80010fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001100:	b10b      	cbz	r3, 8001106 <__sflush_r+0x46>
 8001102:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001104:	1ac0      	subs	r0, r0, r3
 8001106:	2300      	movs	r3, #0
 8001108:	4602      	mov	r2, r0
 800110a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800110c:	6a21      	ldr	r1, [r4, #32]
 800110e:	4628      	mov	r0, r5
 8001110:	47b0      	blx	r6
 8001112:	1c43      	adds	r3, r0, #1
 8001114:	89a3      	ldrh	r3, [r4, #12]
 8001116:	d106      	bne.n	8001126 <__sflush_r+0x66>
 8001118:	6829      	ldr	r1, [r5, #0]
 800111a:	291d      	cmp	r1, #29
 800111c:	d84b      	bhi.n	80011b6 <__sflush_r+0xf6>
 800111e:	4a2b      	ldr	r2, [pc, #172]	; (80011cc <__sflush_r+0x10c>)
 8001120:	40ca      	lsrs	r2, r1
 8001122:	07d6      	lsls	r6, r2, #31
 8001124:	d547      	bpl.n	80011b6 <__sflush_r+0xf6>
 8001126:	2200      	movs	r2, #0
 8001128:	6062      	str	r2, [r4, #4]
 800112a:	04d9      	lsls	r1, r3, #19
 800112c:	6922      	ldr	r2, [r4, #16]
 800112e:	6022      	str	r2, [r4, #0]
 8001130:	d504      	bpl.n	800113c <__sflush_r+0x7c>
 8001132:	1c42      	adds	r2, r0, #1
 8001134:	d101      	bne.n	800113a <__sflush_r+0x7a>
 8001136:	682b      	ldr	r3, [r5, #0]
 8001138:	b903      	cbnz	r3, 800113c <__sflush_r+0x7c>
 800113a:	6560      	str	r0, [r4, #84]	; 0x54
 800113c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800113e:	602f      	str	r7, [r5, #0]
 8001140:	2900      	cmp	r1, #0
 8001142:	d0ca      	beq.n	80010da <__sflush_r+0x1a>
 8001144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001148:	4299      	cmp	r1, r3
 800114a:	d002      	beq.n	8001152 <__sflush_r+0x92>
 800114c:	4628      	mov	r0, r5
 800114e:	f000 f967 	bl	8001420 <_free_r>
 8001152:	2000      	movs	r0, #0
 8001154:	6360      	str	r0, [r4, #52]	; 0x34
 8001156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800115a:	6a21      	ldr	r1, [r4, #32]
 800115c:	2301      	movs	r3, #1
 800115e:	4628      	mov	r0, r5
 8001160:	47b0      	blx	r6
 8001162:	1c41      	adds	r1, r0, #1
 8001164:	d1c6      	bne.n	80010f4 <__sflush_r+0x34>
 8001166:	682b      	ldr	r3, [r5, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d0c3      	beq.n	80010f4 <__sflush_r+0x34>
 800116c:	2b1d      	cmp	r3, #29
 800116e:	d001      	beq.n	8001174 <__sflush_r+0xb4>
 8001170:	2b16      	cmp	r3, #22
 8001172:	d101      	bne.n	8001178 <__sflush_r+0xb8>
 8001174:	602f      	str	r7, [r5, #0]
 8001176:	e7b0      	b.n	80010da <__sflush_r+0x1a>
 8001178:	89a3      	ldrh	r3, [r4, #12]
 800117a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800117e:	81a3      	strh	r3, [r4, #12]
 8001180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001184:	690f      	ldr	r7, [r1, #16]
 8001186:	2f00      	cmp	r7, #0
 8001188:	d0a7      	beq.n	80010da <__sflush_r+0x1a>
 800118a:	0793      	lsls	r3, r2, #30
 800118c:	680e      	ldr	r6, [r1, #0]
 800118e:	bf08      	it	eq
 8001190:	694b      	ldreq	r3, [r1, #20]
 8001192:	600f      	str	r7, [r1, #0]
 8001194:	bf18      	it	ne
 8001196:	2300      	movne	r3, #0
 8001198:	eba6 0807 	sub.w	r8, r6, r7
 800119c:	608b      	str	r3, [r1, #8]
 800119e:	f1b8 0f00 	cmp.w	r8, #0
 80011a2:	dd9a      	ble.n	80010da <__sflush_r+0x1a>
 80011a4:	4643      	mov	r3, r8
 80011a6:	463a      	mov	r2, r7
 80011a8:	6a21      	ldr	r1, [r4, #32]
 80011aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80011ac:	4628      	mov	r0, r5
 80011ae:	47b0      	blx	r6
 80011b0:	2800      	cmp	r0, #0
 80011b2:	dc07      	bgt.n	80011c4 <__sflush_r+0x104>
 80011b4:	89a3      	ldrh	r3, [r4, #12]
 80011b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ba:	81a3      	strh	r3, [r4, #12]
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011c4:	4407      	add	r7, r0
 80011c6:	eba8 0800 	sub.w	r8, r8, r0
 80011ca:	e7e8      	b.n	800119e <__sflush_r+0xde>
 80011cc:	20400001 	.word	0x20400001

080011d0 <_fflush_r>:
 80011d0:	b538      	push	{r3, r4, r5, lr}
 80011d2:	690b      	ldr	r3, [r1, #16]
 80011d4:	4605      	mov	r5, r0
 80011d6:	460c      	mov	r4, r1
 80011d8:	b1db      	cbz	r3, 8001212 <_fflush_r+0x42>
 80011da:	b118      	cbz	r0, 80011e4 <_fflush_r+0x14>
 80011dc:	6983      	ldr	r3, [r0, #24]
 80011de:	b90b      	cbnz	r3, 80011e4 <_fflush_r+0x14>
 80011e0:	f000 f860 	bl	80012a4 <__sinit>
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <_fflush_r+0x48>)
 80011e6:	429c      	cmp	r4, r3
 80011e8:	d109      	bne.n	80011fe <_fflush_r+0x2e>
 80011ea:	686c      	ldr	r4, [r5, #4]
 80011ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80011f0:	b17b      	cbz	r3, 8001212 <_fflush_r+0x42>
 80011f2:	4621      	mov	r1, r4
 80011f4:	4628      	mov	r0, r5
 80011f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011fa:	f7ff bf61 	b.w	80010c0 <__sflush_r>
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <_fflush_r+0x4c>)
 8001200:	429c      	cmp	r4, r3
 8001202:	d101      	bne.n	8001208 <_fflush_r+0x38>
 8001204:	68ac      	ldr	r4, [r5, #8]
 8001206:	e7f1      	b.n	80011ec <_fflush_r+0x1c>
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <_fflush_r+0x50>)
 800120a:	429c      	cmp	r4, r3
 800120c:	bf08      	it	eq
 800120e:	68ec      	ldreq	r4, [r5, #12]
 8001210:	e7ec      	b.n	80011ec <_fflush_r+0x1c>
 8001212:	2000      	movs	r0, #0
 8001214:	bd38      	pop	{r3, r4, r5, pc}
 8001216:	bf00      	nop
 8001218:	08001724 	.word	0x08001724
 800121c:	08001744 	.word	0x08001744
 8001220:	08001704 	.word	0x08001704

08001224 <_cleanup_r>:
 8001224:	4901      	ldr	r1, [pc, #4]	; (800122c <_cleanup_r+0x8>)
 8001226:	f000 b8a9 	b.w	800137c <_fwalk_reent>
 800122a:	bf00      	nop
 800122c:	080011d1 	.word	0x080011d1

08001230 <std.isra.0>:
 8001230:	2300      	movs	r3, #0
 8001232:	b510      	push	{r4, lr}
 8001234:	4604      	mov	r4, r0
 8001236:	6003      	str	r3, [r0, #0]
 8001238:	6043      	str	r3, [r0, #4]
 800123a:	6083      	str	r3, [r0, #8]
 800123c:	8181      	strh	r1, [r0, #12]
 800123e:	6643      	str	r3, [r0, #100]	; 0x64
 8001240:	81c2      	strh	r2, [r0, #14]
 8001242:	6103      	str	r3, [r0, #16]
 8001244:	6143      	str	r3, [r0, #20]
 8001246:	6183      	str	r3, [r0, #24]
 8001248:	4619      	mov	r1, r3
 800124a:	2208      	movs	r2, #8
 800124c:	305c      	adds	r0, #92	; 0x5c
 800124e:	f000 f8df 	bl	8001410 <memset>
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <std.isra.0+0x38>)
 8001254:	6263      	str	r3, [r4, #36]	; 0x24
 8001256:	4b05      	ldr	r3, [pc, #20]	; (800126c <std.isra.0+0x3c>)
 8001258:	62a3      	str	r3, [r4, #40]	; 0x28
 800125a:	4b05      	ldr	r3, [pc, #20]	; (8001270 <std.isra.0+0x40>)
 800125c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <std.isra.0+0x44>)
 8001260:	6224      	str	r4, [r4, #32]
 8001262:	6323      	str	r3, [r4, #48]	; 0x30
 8001264:	bd10      	pop	{r4, pc}
 8001266:	bf00      	nop
 8001268:	08001599 	.word	0x08001599
 800126c:	080015bb 	.word	0x080015bb
 8001270:	080015f3 	.word	0x080015f3
 8001274:	08001617 	.word	0x08001617

08001278 <__sfmoreglue>:
 8001278:	b570      	push	{r4, r5, r6, lr}
 800127a:	1e4a      	subs	r2, r1, #1
 800127c:	2568      	movs	r5, #104	; 0x68
 800127e:	4355      	muls	r5, r2
 8001280:	460e      	mov	r6, r1
 8001282:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001286:	f000 f919 	bl	80014bc <_malloc_r>
 800128a:	4604      	mov	r4, r0
 800128c:	b140      	cbz	r0, 80012a0 <__sfmoreglue+0x28>
 800128e:	2100      	movs	r1, #0
 8001290:	e880 0042 	stmia.w	r0, {r1, r6}
 8001294:	300c      	adds	r0, #12
 8001296:	60a0      	str	r0, [r4, #8]
 8001298:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800129c:	f000 f8b8 	bl	8001410 <memset>
 80012a0:	4620      	mov	r0, r4
 80012a2:	bd70      	pop	{r4, r5, r6, pc}

080012a4 <__sinit>:
 80012a4:	6983      	ldr	r3, [r0, #24]
 80012a6:	b510      	push	{r4, lr}
 80012a8:	4604      	mov	r4, r0
 80012aa:	bb33      	cbnz	r3, 80012fa <__sinit+0x56>
 80012ac:	6483      	str	r3, [r0, #72]	; 0x48
 80012ae:	64c3      	str	r3, [r0, #76]	; 0x4c
 80012b0:	6503      	str	r3, [r0, #80]	; 0x50
 80012b2:	4b12      	ldr	r3, [pc, #72]	; (80012fc <__sinit+0x58>)
 80012b4:	4a12      	ldr	r2, [pc, #72]	; (8001300 <__sinit+0x5c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	6282      	str	r2, [r0, #40]	; 0x28
 80012ba:	4298      	cmp	r0, r3
 80012bc:	bf04      	itt	eq
 80012be:	2301      	moveq	r3, #1
 80012c0:	6183      	streq	r3, [r0, #24]
 80012c2:	f000 f81f 	bl	8001304 <__sfp>
 80012c6:	6060      	str	r0, [r4, #4]
 80012c8:	4620      	mov	r0, r4
 80012ca:	f000 f81b 	bl	8001304 <__sfp>
 80012ce:	60a0      	str	r0, [r4, #8]
 80012d0:	4620      	mov	r0, r4
 80012d2:	f000 f817 	bl	8001304 <__sfp>
 80012d6:	2200      	movs	r2, #0
 80012d8:	60e0      	str	r0, [r4, #12]
 80012da:	2104      	movs	r1, #4
 80012dc:	6860      	ldr	r0, [r4, #4]
 80012de:	f7ff ffa7 	bl	8001230 <std.isra.0>
 80012e2:	2201      	movs	r2, #1
 80012e4:	2109      	movs	r1, #9
 80012e6:	68a0      	ldr	r0, [r4, #8]
 80012e8:	f7ff ffa2 	bl	8001230 <std.isra.0>
 80012ec:	2202      	movs	r2, #2
 80012ee:	2112      	movs	r1, #18
 80012f0:	68e0      	ldr	r0, [r4, #12]
 80012f2:	f7ff ff9d 	bl	8001230 <std.isra.0>
 80012f6:	2301      	movs	r3, #1
 80012f8:	61a3      	str	r3, [r4, #24]
 80012fa:	bd10      	pop	{r4, pc}
 80012fc:	08001700 	.word	0x08001700
 8001300:	08001225 	.word	0x08001225

08001304 <__sfp>:
 8001304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <__sfp+0x74>)
 8001308:	681e      	ldr	r6, [r3, #0]
 800130a:	69b3      	ldr	r3, [r6, #24]
 800130c:	4607      	mov	r7, r0
 800130e:	b913      	cbnz	r3, 8001316 <__sfp+0x12>
 8001310:	4630      	mov	r0, r6
 8001312:	f7ff ffc7 	bl	80012a4 <__sinit>
 8001316:	3648      	adds	r6, #72	; 0x48
 8001318:	68b4      	ldr	r4, [r6, #8]
 800131a:	6873      	ldr	r3, [r6, #4]
 800131c:	3b01      	subs	r3, #1
 800131e:	d503      	bpl.n	8001328 <__sfp+0x24>
 8001320:	6833      	ldr	r3, [r6, #0]
 8001322:	b133      	cbz	r3, 8001332 <__sfp+0x2e>
 8001324:	6836      	ldr	r6, [r6, #0]
 8001326:	e7f7      	b.n	8001318 <__sfp+0x14>
 8001328:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800132c:	b16d      	cbz	r5, 800134a <__sfp+0x46>
 800132e:	3468      	adds	r4, #104	; 0x68
 8001330:	e7f4      	b.n	800131c <__sfp+0x18>
 8001332:	2104      	movs	r1, #4
 8001334:	4638      	mov	r0, r7
 8001336:	f7ff ff9f 	bl	8001278 <__sfmoreglue>
 800133a:	6030      	str	r0, [r6, #0]
 800133c:	2800      	cmp	r0, #0
 800133e:	d1f1      	bne.n	8001324 <__sfp+0x20>
 8001340:	230c      	movs	r3, #12
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	4604      	mov	r4, r0
 8001346:	4620      	mov	r0, r4
 8001348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800134a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800134e:	81e3      	strh	r3, [r4, #14]
 8001350:	2301      	movs	r3, #1
 8001352:	81a3      	strh	r3, [r4, #12]
 8001354:	6665      	str	r5, [r4, #100]	; 0x64
 8001356:	6025      	str	r5, [r4, #0]
 8001358:	60a5      	str	r5, [r4, #8]
 800135a:	6065      	str	r5, [r4, #4]
 800135c:	6125      	str	r5, [r4, #16]
 800135e:	6165      	str	r5, [r4, #20]
 8001360:	61a5      	str	r5, [r4, #24]
 8001362:	2208      	movs	r2, #8
 8001364:	4629      	mov	r1, r5
 8001366:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800136a:	f000 f851 	bl	8001410 <memset>
 800136e:	6365      	str	r5, [r4, #52]	; 0x34
 8001370:	63a5      	str	r5, [r4, #56]	; 0x38
 8001372:	64a5      	str	r5, [r4, #72]	; 0x48
 8001374:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001376:	e7e6      	b.n	8001346 <__sfp+0x42>
 8001378:	08001700 	.word	0x08001700

0800137c <_fwalk_reent>:
 800137c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001380:	4680      	mov	r8, r0
 8001382:	4689      	mov	r9, r1
 8001384:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001388:	2600      	movs	r6, #0
 800138a:	b914      	cbnz	r4, 8001392 <_fwalk_reent+0x16>
 800138c:	4630      	mov	r0, r6
 800138e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001392:	68a5      	ldr	r5, [r4, #8]
 8001394:	6867      	ldr	r7, [r4, #4]
 8001396:	3f01      	subs	r7, #1
 8001398:	d501      	bpl.n	800139e <_fwalk_reent+0x22>
 800139a:	6824      	ldr	r4, [r4, #0]
 800139c:	e7f5      	b.n	800138a <_fwalk_reent+0xe>
 800139e:	89ab      	ldrh	r3, [r5, #12]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d907      	bls.n	80013b4 <_fwalk_reent+0x38>
 80013a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80013a8:	3301      	adds	r3, #1
 80013aa:	d003      	beq.n	80013b4 <_fwalk_reent+0x38>
 80013ac:	4629      	mov	r1, r5
 80013ae:	4640      	mov	r0, r8
 80013b0:	47c8      	blx	r9
 80013b2:	4306      	orrs	r6, r0
 80013b4:	3568      	adds	r5, #104	; 0x68
 80013b6:	e7ee      	b.n	8001396 <_fwalk_reent+0x1a>

080013b8 <__swhatbuf_r>:
 80013b8:	b570      	push	{r4, r5, r6, lr}
 80013ba:	460e      	mov	r6, r1
 80013bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80013c0:	2900      	cmp	r1, #0
 80013c2:	b090      	sub	sp, #64	; 0x40
 80013c4:	4614      	mov	r4, r2
 80013c6:	461d      	mov	r5, r3
 80013c8:	da07      	bge.n	80013da <__swhatbuf_r+0x22>
 80013ca:	2300      	movs	r3, #0
 80013cc:	602b      	str	r3, [r5, #0]
 80013ce:	89b3      	ldrh	r3, [r6, #12]
 80013d0:	061a      	lsls	r2, r3, #24
 80013d2:	d410      	bmi.n	80013f6 <__swhatbuf_r+0x3e>
 80013d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013d8:	e00e      	b.n	80013f8 <__swhatbuf_r+0x40>
 80013da:	aa01      	add	r2, sp, #4
 80013dc:	f000 f942 	bl	8001664 <_fstat_r>
 80013e0:	2800      	cmp	r0, #0
 80013e2:	dbf2      	blt.n	80013ca <__swhatbuf_r+0x12>
 80013e4:	9a02      	ldr	r2, [sp, #8]
 80013e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80013ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80013ee:	425a      	negs	r2, r3
 80013f0:	415a      	adcs	r2, r3
 80013f2:	602a      	str	r2, [r5, #0]
 80013f4:	e7ee      	b.n	80013d4 <__swhatbuf_r+0x1c>
 80013f6:	2340      	movs	r3, #64	; 0x40
 80013f8:	2000      	movs	r0, #0
 80013fa:	6023      	str	r3, [r4, #0]
 80013fc:	b010      	add	sp, #64	; 0x40
 80013fe:	bd70      	pop	{r4, r5, r6, pc}

08001400 <malloc>:
 8001400:	4b02      	ldr	r3, [pc, #8]	; (800140c <malloc+0xc>)
 8001402:	4601      	mov	r1, r0
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	f000 b859 	b.w	80014bc <_malloc_r>
 800140a:	bf00      	nop
 800140c:	20000004 	.word	0x20000004

08001410 <memset>:
 8001410:	4402      	add	r2, r0
 8001412:	4603      	mov	r3, r0
 8001414:	4293      	cmp	r3, r2
 8001416:	d100      	bne.n	800141a <memset+0xa>
 8001418:	4770      	bx	lr
 800141a:	f803 1b01 	strb.w	r1, [r3], #1
 800141e:	e7f9      	b.n	8001414 <memset+0x4>

08001420 <_free_r>:
 8001420:	b538      	push	{r3, r4, r5, lr}
 8001422:	4605      	mov	r5, r0
 8001424:	2900      	cmp	r1, #0
 8001426:	d045      	beq.n	80014b4 <_free_r+0x94>
 8001428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800142c:	1f0c      	subs	r4, r1, #4
 800142e:	2b00      	cmp	r3, #0
 8001430:	bfb8      	it	lt
 8001432:	18e4      	addlt	r4, r4, r3
 8001434:	f000 f93a 	bl	80016ac <__malloc_lock>
 8001438:	4a1f      	ldr	r2, [pc, #124]	; (80014b8 <_free_r+0x98>)
 800143a:	6813      	ldr	r3, [r2, #0]
 800143c:	4610      	mov	r0, r2
 800143e:	b933      	cbnz	r3, 800144e <_free_r+0x2e>
 8001440:	6063      	str	r3, [r4, #4]
 8001442:	6014      	str	r4, [r2, #0]
 8001444:	4628      	mov	r0, r5
 8001446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800144a:	f000 b930 	b.w	80016ae <__malloc_unlock>
 800144e:	42a3      	cmp	r3, r4
 8001450:	d90c      	bls.n	800146c <_free_r+0x4c>
 8001452:	6821      	ldr	r1, [r4, #0]
 8001454:	1862      	adds	r2, r4, r1
 8001456:	4293      	cmp	r3, r2
 8001458:	bf04      	itt	eq
 800145a:	681a      	ldreq	r2, [r3, #0]
 800145c:	685b      	ldreq	r3, [r3, #4]
 800145e:	6063      	str	r3, [r4, #4]
 8001460:	bf04      	itt	eq
 8001462:	1852      	addeq	r2, r2, r1
 8001464:	6022      	streq	r2, [r4, #0]
 8001466:	6004      	str	r4, [r0, #0]
 8001468:	e7ec      	b.n	8001444 <_free_r+0x24>
 800146a:	4613      	mov	r3, r2
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	b10a      	cbz	r2, 8001474 <_free_r+0x54>
 8001470:	42a2      	cmp	r2, r4
 8001472:	d9fa      	bls.n	800146a <_free_r+0x4a>
 8001474:	6819      	ldr	r1, [r3, #0]
 8001476:	1858      	adds	r0, r3, r1
 8001478:	42a0      	cmp	r0, r4
 800147a:	d10b      	bne.n	8001494 <_free_r+0x74>
 800147c:	6820      	ldr	r0, [r4, #0]
 800147e:	4401      	add	r1, r0
 8001480:	1858      	adds	r0, r3, r1
 8001482:	4282      	cmp	r2, r0
 8001484:	6019      	str	r1, [r3, #0]
 8001486:	d1dd      	bne.n	8001444 <_free_r+0x24>
 8001488:	6810      	ldr	r0, [r2, #0]
 800148a:	6852      	ldr	r2, [r2, #4]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	4401      	add	r1, r0
 8001490:	6019      	str	r1, [r3, #0]
 8001492:	e7d7      	b.n	8001444 <_free_r+0x24>
 8001494:	d902      	bls.n	800149c <_free_r+0x7c>
 8001496:	230c      	movs	r3, #12
 8001498:	602b      	str	r3, [r5, #0]
 800149a:	e7d3      	b.n	8001444 <_free_r+0x24>
 800149c:	6820      	ldr	r0, [r4, #0]
 800149e:	1821      	adds	r1, r4, r0
 80014a0:	428a      	cmp	r2, r1
 80014a2:	bf04      	itt	eq
 80014a4:	6811      	ldreq	r1, [r2, #0]
 80014a6:	6852      	ldreq	r2, [r2, #4]
 80014a8:	6062      	str	r2, [r4, #4]
 80014aa:	bf04      	itt	eq
 80014ac:	1809      	addeq	r1, r1, r0
 80014ae:	6021      	streq	r1, [r4, #0]
 80014b0:	605c      	str	r4, [r3, #4]
 80014b2:	e7c7      	b.n	8001444 <_free_r+0x24>
 80014b4:	bd38      	pop	{r3, r4, r5, pc}
 80014b6:	bf00      	nop
 80014b8:	2000008c 	.word	0x2000008c

080014bc <_malloc_r>:
 80014bc:	b570      	push	{r4, r5, r6, lr}
 80014be:	1ccd      	adds	r5, r1, #3
 80014c0:	f025 0503 	bic.w	r5, r5, #3
 80014c4:	3508      	adds	r5, #8
 80014c6:	2d0c      	cmp	r5, #12
 80014c8:	bf38      	it	cc
 80014ca:	250c      	movcc	r5, #12
 80014cc:	2d00      	cmp	r5, #0
 80014ce:	4606      	mov	r6, r0
 80014d0:	db01      	blt.n	80014d6 <_malloc_r+0x1a>
 80014d2:	42a9      	cmp	r1, r5
 80014d4:	d903      	bls.n	80014de <_malloc_r+0x22>
 80014d6:	230c      	movs	r3, #12
 80014d8:	6033      	str	r3, [r6, #0]
 80014da:	2000      	movs	r0, #0
 80014dc:	bd70      	pop	{r4, r5, r6, pc}
 80014de:	f000 f8e5 	bl	80016ac <__malloc_lock>
 80014e2:	4a23      	ldr	r2, [pc, #140]	; (8001570 <_malloc_r+0xb4>)
 80014e4:	6814      	ldr	r4, [r2, #0]
 80014e6:	4621      	mov	r1, r4
 80014e8:	b991      	cbnz	r1, 8001510 <_malloc_r+0x54>
 80014ea:	4c22      	ldr	r4, [pc, #136]	; (8001574 <_malloc_r+0xb8>)
 80014ec:	6823      	ldr	r3, [r4, #0]
 80014ee:	b91b      	cbnz	r3, 80014f8 <_malloc_r+0x3c>
 80014f0:	4630      	mov	r0, r6
 80014f2:	f000 f841 	bl	8001578 <_sbrk_r>
 80014f6:	6020      	str	r0, [r4, #0]
 80014f8:	4629      	mov	r1, r5
 80014fa:	4630      	mov	r0, r6
 80014fc:	f000 f83c 	bl	8001578 <_sbrk_r>
 8001500:	1c43      	adds	r3, r0, #1
 8001502:	d126      	bne.n	8001552 <_malloc_r+0x96>
 8001504:	230c      	movs	r3, #12
 8001506:	6033      	str	r3, [r6, #0]
 8001508:	4630      	mov	r0, r6
 800150a:	f000 f8d0 	bl	80016ae <__malloc_unlock>
 800150e:	e7e4      	b.n	80014da <_malloc_r+0x1e>
 8001510:	680b      	ldr	r3, [r1, #0]
 8001512:	1b5b      	subs	r3, r3, r5
 8001514:	d41a      	bmi.n	800154c <_malloc_r+0x90>
 8001516:	2b0b      	cmp	r3, #11
 8001518:	d90f      	bls.n	800153a <_malloc_r+0x7e>
 800151a:	600b      	str	r3, [r1, #0]
 800151c:	50cd      	str	r5, [r1, r3]
 800151e:	18cc      	adds	r4, r1, r3
 8001520:	4630      	mov	r0, r6
 8001522:	f000 f8c4 	bl	80016ae <__malloc_unlock>
 8001526:	f104 000b 	add.w	r0, r4, #11
 800152a:	1d23      	adds	r3, r4, #4
 800152c:	f020 0007 	bic.w	r0, r0, #7
 8001530:	1ac3      	subs	r3, r0, r3
 8001532:	d01b      	beq.n	800156c <_malloc_r+0xb0>
 8001534:	425a      	negs	r2, r3
 8001536:	50e2      	str	r2, [r4, r3]
 8001538:	bd70      	pop	{r4, r5, r6, pc}
 800153a:	428c      	cmp	r4, r1
 800153c:	bf0d      	iteet	eq
 800153e:	6863      	ldreq	r3, [r4, #4]
 8001540:	684b      	ldrne	r3, [r1, #4]
 8001542:	6063      	strne	r3, [r4, #4]
 8001544:	6013      	streq	r3, [r2, #0]
 8001546:	bf18      	it	ne
 8001548:	460c      	movne	r4, r1
 800154a:	e7e9      	b.n	8001520 <_malloc_r+0x64>
 800154c:	460c      	mov	r4, r1
 800154e:	6849      	ldr	r1, [r1, #4]
 8001550:	e7ca      	b.n	80014e8 <_malloc_r+0x2c>
 8001552:	1cc4      	adds	r4, r0, #3
 8001554:	f024 0403 	bic.w	r4, r4, #3
 8001558:	42a0      	cmp	r0, r4
 800155a:	d005      	beq.n	8001568 <_malloc_r+0xac>
 800155c:	1a21      	subs	r1, r4, r0
 800155e:	4630      	mov	r0, r6
 8001560:	f000 f80a 	bl	8001578 <_sbrk_r>
 8001564:	3001      	adds	r0, #1
 8001566:	d0cd      	beq.n	8001504 <_malloc_r+0x48>
 8001568:	6025      	str	r5, [r4, #0]
 800156a:	e7d9      	b.n	8001520 <_malloc_r+0x64>
 800156c:	bd70      	pop	{r4, r5, r6, pc}
 800156e:	bf00      	nop
 8001570:	2000008c 	.word	0x2000008c
 8001574:	20000090 	.word	0x20000090

08001578 <_sbrk_r>:
 8001578:	b538      	push	{r3, r4, r5, lr}
 800157a:	4c06      	ldr	r4, [pc, #24]	; (8001594 <_sbrk_r+0x1c>)
 800157c:	2300      	movs	r3, #0
 800157e:	4605      	mov	r5, r0
 8001580:	4608      	mov	r0, r1
 8001582:	6023      	str	r3, [r4, #0]
 8001584:	f7ff f9ca 	bl	800091c <_sbrk>
 8001588:	1c43      	adds	r3, r0, #1
 800158a:	d102      	bne.n	8001592 <_sbrk_r+0x1a>
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	b103      	cbz	r3, 8001592 <_sbrk_r+0x1a>
 8001590:	602b      	str	r3, [r5, #0]
 8001592:	bd38      	pop	{r3, r4, r5, pc}
 8001594:	20000094 	.word	0x20000094

08001598 <__sread>:
 8001598:	b510      	push	{r4, lr}
 800159a:	460c      	mov	r4, r1
 800159c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80015a0:	f000 f886 	bl	80016b0 <_read_r>
 80015a4:	2800      	cmp	r0, #0
 80015a6:	bfab      	itete	ge
 80015a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80015aa:	89a3      	ldrhlt	r3, [r4, #12]
 80015ac:	181b      	addge	r3, r3, r0
 80015ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80015b2:	bfac      	ite	ge
 80015b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80015b6:	81a3      	strhlt	r3, [r4, #12]
 80015b8:	bd10      	pop	{r4, pc}

080015ba <__swrite>:
 80015ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015be:	461f      	mov	r7, r3
 80015c0:	898b      	ldrh	r3, [r1, #12]
 80015c2:	05db      	lsls	r3, r3, #23
 80015c4:	4605      	mov	r5, r0
 80015c6:	460c      	mov	r4, r1
 80015c8:	4616      	mov	r6, r2
 80015ca:	d505      	bpl.n	80015d8 <__swrite+0x1e>
 80015cc:	2302      	movs	r3, #2
 80015ce:	2200      	movs	r2, #0
 80015d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80015d4:	f000 f858 	bl	8001688 <_lseek_r>
 80015d8:	89a3      	ldrh	r3, [r4, #12]
 80015da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80015de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015e2:	81a3      	strh	r3, [r4, #12]
 80015e4:	4632      	mov	r2, r6
 80015e6:	463b      	mov	r3, r7
 80015e8:	4628      	mov	r0, r5
 80015ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80015ee:	f000 b817 	b.w	8001620 <_write_r>

080015f2 <__sseek>:
 80015f2:	b510      	push	{r4, lr}
 80015f4:	460c      	mov	r4, r1
 80015f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80015fa:	f000 f845 	bl	8001688 <_lseek_r>
 80015fe:	1c43      	adds	r3, r0, #1
 8001600:	89a3      	ldrh	r3, [r4, #12]
 8001602:	bf15      	itete	ne
 8001604:	6560      	strne	r0, [r4, #84]	; 0x54
 8001606:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800160a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800160e:	81a3      	strheq	r3, [r4, #12]
 8001610:	bf18      	it	ne
 8001612:	81a3      	strhne	r3, [r4, #12]
 8001614:	bd10      	pop	{r4, pc}

08001616 <__sclose>:
 8001616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800161a:	f000 b813 	b.w	8001644 <_close_r>
	...

08001620 <_write_r>:
 8001620:	b538      	push	{r3, r4, r5, lr}
 8001622:	4c07      	ldr	r4, [pc, #28]	; (8001640 <_write_r+0x20>)
 8001624:	4605      	mov	r5, r0
 8001626:	4608      	mov	r0, r1
 8001628:	4611      	mov	r1, r2
 800162a:	2200      	movs	r2, #0
 800162c:	6022      	str	r2, [r4, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	f7ff f9cc 	bl	80009cc <_write>
 8001634:	1c43      	adds	r3, r0, #1
 8001636:	d102      	bne.n	800163e <_write_r+0x1e>
 8001638:	6823      	ldr	r3, [r4, #0]
 800163a:	b103      	cbz	r3, 800163e <_write_r+0x1e>
 800163c:	602b      	str	r3, [r5, #0]
 800163e:	bd38      	pop	{r3, r4, r5, pc}
 8001640:	20000094 	.word	0x20000094

08001644 <_close_r>:
 8001644:	b538      	push	{r3, r4, r5, lr}
 8001646:	4c06      	ldr	r4, [pc, #24]	; (8001660 <_close_r+0x1c>)
 8001648:	2300      	movs	r3, #0
 800164a:	4605      	mov	r5, r0
 800164c:	4608      	mov	r0, r1
 800164e:	6023      	str	r3, [r4, #0]
 8001650:	f7ff f984 	bl	800095c <_close>
 8001654:	1c43      	adds	r3, r0, #1
 8001656:	d102      	bne.n	800165e <_close_r+0x1a>
 8001658:	6823      	ldr	r3, [r4, #0]
 800165a:	b103      	cbz	r3, 800165e <_close_r+0x1a>
 800165c:	602b      	str	r3, [r5, #0]
 800165e:	bd38      	pop	{r3, r4, r5, pc}
 8001660:	20000094 	.word	0x20000094

08001664 <_fstat_r>:
 8001664:	b538      	push	{r3, r4, r5, lr}
 8001666:	4c07      	ldr	r4, [pc, #28]	; (8001684 <_fstat_r+0x20>)
 8001668:	2300      	movs	r3, #0
 800166a:	4605      	mov	r5, r0
 800166c:	4608      	mov	r0, r1
 800166e:	4611      	mov	r1, r2
 8001670:	6023      	str	r3, [r4, #0]
 8001672:	f7ff f985 	bl	8000980 <_fstat>
 8001676:	1c43      	adds	r3, r0, #1
 8001678:	d102      	bne.n	8001680 <_fstat_r+0x1c>
 800167a:	6823      	ldr	r3, [r4, #0]
 800167c:	b103      	cbz	r3, 8001680 <_fstat_r+0x1c>
 800167e:	602b      	str	r3, [r5, #0]
 8001680:	bd38      	pop	{r3, r4, r5, pc}
 8001682:	bf00      	nop
 8001684:	20000094 	.word	0x20000094

08001688 <_lseek_r>:
 8001688:	b538      	push	{r3, r4, r5, lr}
 800168a:	4c07      	ldr	r4, [pc, #28]	; (80016a8 <_lseek_r+0x20>)
 800168c:	4605      	mov	r5, r0
 800168e:	4608      	mov	r0, r1
 8001690:	4611      	mov	r1, r2
 8001692:	2200      	movs	r2, #0
 8001694:	6022      	str	r2, [r4, #0]
 8001696:	461a      	mov	r2, r3
 8001698:	f7ff f984 	bl	80009a4 <_lseek>
 800169c:	1c43      	adds	r3, r0, #1
 800169e:	d102      	bne.n	80016a6 <_lseek_r+0x1e>
 80016a0:	6823      	ldr	r3, [r4, #0]
 80016a2:	b103      	cbz	r3, 80016a6 <_lseek_r+0x1e>
 80016a4:	602b      	str	r3, [r5, #0]
 80016a6:	bd38      	pop	{r3, r4, r5, pc}
 80016a8:	20000094 	.word	0x20000094

080016ac <__malloc_lock>:
 80016ac:	4770      	bx	lr

080016ae <__malloc_unlock>:
 80016ae:	4770      	bx	lr

080016b0 <_read_r>:
 80016b0:	b538      	push	{r3, r4, r5, lr}
 80016b2:	4c07      	ldr	r4, [pc, #28]	; (80016d0 <_read_r+0x20>)
 80016b4:	4605      	mov	r5, r0
 80016b6:	4608      	mov	r0, r1
 80016b8:	4611      	mov	r1, r2
 80016ba:	2200      	movs	r2, #0
 80016bc:	6022      	str	r2, [r4, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	f7ff f9a6 	bl	8000a10 <_read>
 80016c4:	1c43      	adds	r3, r0, #1
 80016c6:	d102      	bne.n	80016ce <_read_r+0x1e>
 80016c8:	6823      	ldr	r3, [r4, #0]
 80016ca:	b103      	cbz	r3, 80016ce <_read_r+0x1e>
 80016cc:	602b      	str	r3, [r5, #0]
 80016ce:	bd38      	pop	{r3, r4, r5, pc}
 80016d0:	20000094 	.word	0x20000094

080016d4 <_init>:
 80016d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016d6:	bf00      	nop
 80016d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016da:	bc08      	pop	{r3}
 80016dc:	469e      	mov	lr, r3
 80016de:	4770      	bx	lr

080016e0 <_fini>:
 80016e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016e2:	bf00      	nop
 80016e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016e6:	bc08      	pop	{r3}
 80016e8:	469e      	mov	lr, r3
 80016ea:	4770      	bx	lr
