
---------- Begin Simulation Statistics ----------
final_tick                                 8119858000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810432                       # Number of bytes of host memory used
host_op_rate                                   111210                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   170.61                       # Real time elapsed on the host
host_tick_rate                               47594084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008120                       # Number of seconds simulated
sim_ticks                                  8119858000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11648543                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7046464                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.623972                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.623972                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    479424                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   263384                       # number of floating regfile writes
system.cpu.idleCycles                         1533445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               231869                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2432378                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.437061                       # Inst execution rate
system.cpu.iew.exec_refs                      4755352                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1760977                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  983500                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3272698                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1511                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18366                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1962300                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25400816                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2994375                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            347738                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23337465                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6159                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                426793                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 200583                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                436062                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3908                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       168093                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          63776                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26014578                       # num instructions consuming a value
system.cpu.iew.wb_count                      23104654                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635502                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16532317                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.422725                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23221932                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33347241                       # number of integer regfile reads
system.cpu.int_regfile_writes                18418332                       # number of integer regfile writes
system.cpu.ipc                               0.615774                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.615774                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            400587      1.69%      1.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18250036     77.05%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14165      0.06%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6418      0.03%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17552      0.07%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3570      0.02%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                36123      0.15%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22564      0.10%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60529      0.26%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3634      0.02%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              10      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              74      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              8      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2945260     12.44%     91.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1604547      6.77%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124585      0.53%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         195407      0.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23685203                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  515380                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1000131                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       465343                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             753668                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      314882                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013294                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  246517     78.29%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    793      0.25%     78.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    304      0.10%     78.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   151      0.05%     78.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   66      0.02%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17291      5.49%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18897      6.00%     90.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23510      7.47%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7351      2.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23084118                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61422847                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22639311                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31078495                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25395448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23685203                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5368                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6427702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31418                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3374                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7190174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14706272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.220782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8069916     54.87%     54.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1227633      8.35%     63.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1159053      7.88%     71.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1139225      7.75%     78.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              971180      6.60%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              801460      5.45%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              726977      4.94%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              418717      2.85%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              192111      1.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14706272                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.458474                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            163285                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           223060                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3272698                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1962300                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10291007                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16239717                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          128642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          873                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       387646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          150                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       776640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            150                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3148606                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2377979                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            230522                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1359770                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1167601                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             85.867536                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  175193                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          189409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58024                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           131385                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        30347                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6338819                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            193219                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13768149                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.378044                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.347471                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8478800     61.58%     61.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1467686     10.66%     72.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          758454      5.51%     77.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1105841      8.03%     85.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          441724      3.21%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          243748      1.77%     90.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          173601      1.26%     92.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142605      1.04%     93.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          955690      6.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13768149                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        955690                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4010500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4010500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4029318                       # number of overall hits
system.cpu.dcache.overall_hits::total         4029318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       145478                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         145478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       146557                       # number of overall misses
system.cpu.dcache.overall_misses::total        146557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3788352993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3788352993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3788352993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3788352993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4155978                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4155978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4175875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4175875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26040.727760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26040.727760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25849.007506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25849.007506                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1183                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.037194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65240                       # number of writebacks
system.cpu.dcache.writebacks::total             65240                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55112                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90980                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2191391993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2191391993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2216873993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2216873993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021787                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24250.182513                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24250.182513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24366.607969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24366.607969                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2624185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2624185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       122622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2827123500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2827123500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2746807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2746807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23055.597690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23055.597690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        68348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        68348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1265215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1265215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18511.368292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18511.368292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    961229493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    961229493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42055.893113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42055.893113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          838                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          838                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    926176993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    926176993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42064.537787                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42064.537787                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1079                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1079                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19897                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19897                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054229                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054229                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          614                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          614                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25482000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25482000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030859                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030859                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41501.628664                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41501.628664                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.925482                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4120482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.377759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.925482                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8442554                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8442554                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7518867                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2736915                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4029833                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                220074                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 200583                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1159133                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 39283                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               27063529                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                170757                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2993365                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1761374                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         13573                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1980                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7924423                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14861642                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3148606                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1400818                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6528058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  478462                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1643                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12671                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          234                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2349236                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                126437                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14706272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.924415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.143723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10132316     68.90%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   226470      1.54%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   284165      1.93%     72.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   294450      2.00%     74.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   400512      2.72%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   355579      2.42%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   283225      1.93%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   292908      1.99%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2436647     16.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14706272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.193883                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.915142                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2030179                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2030179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2030179                       # number of overall hits
system.cpu.icache.overall_hits::total         2030179                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       319054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         319054                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       319054                       # number of overall misses
system.cpu.icache.overall_misses::total        319054                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4973963494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4973963494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4973963494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4973963494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2349233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2349233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2349233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2349233                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135812                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135812                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135812                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135812                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15589.723037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15589.723037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15589.723037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15589.723037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4240                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               183                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.169399                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       297343                       # number of writebacks
system.cpu.icache.writebacks::total            297343                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        21029                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        21029                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        21029                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        21029                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       298025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       298025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       298025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       298025                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4391279997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4391279997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4391279997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4391279997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.126861                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.126861                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.126861                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.126861                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14734.602792                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14734.602792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14734.602792                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14734.602792                       # average overall mshr miss latency
system.cpu.icache.replacements                 297343                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2030179                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2030179                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       319054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        319054                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4973963494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4973963494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2349233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2349233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15589.723037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15589.723037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        21029                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        21029                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       298025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       298025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4391279997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4391279997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.126861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.126861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14734.602792                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14734.602792                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.579210                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2328203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            298024                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.812133                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.579210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995272                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995272                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4996490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4996490                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2351825                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         33423                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      213195                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  920129                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1590                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3908                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 553234                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5984                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8119858000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 200583                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7673587                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1631744                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5064                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4074188                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1121106                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26479398                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13296                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 163944                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16684                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 908312                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            29403925                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    65222496                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 38868035                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    555316                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7944443                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     119                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  89                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    729623                       # count of insts added to the skid buffer
system.cpu.rob.reads                         38070728                       # The number of ROB reads
system.cpu.rob.writes                        51566598                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               285266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                72438                       # number of demand (read+write) hits
system.l2.demand_hits::total                   357704                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              285266                       # number of overall hits
system.l2.overall_hits::.cpu.data               72438                       # number of overall hits
system.l2.overall_hits::total                  357704                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30933                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12567                       # number of overall misses
system.l2.overall_misses::.cpu.data             18366                       # number of overall misses
system.l2.overall_misses::total                 30933                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    922677500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1305415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2228092500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    922677500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1305415000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2228092500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           297833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               388637                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          297833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              388637                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.042195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.202260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079594                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.042195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.202260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079594                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73420.665234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71077.806817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72029.628552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73420.665234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71077.806817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72029.628552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10015                       # number of writebacks
system.l2.writebacks::total                     10015                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30933                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30933                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    794498750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1117921750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1912420500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    794498750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1117921750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1912420500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.042195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.202260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.042195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.202260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079594                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63221.035251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60869.092345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61824.604791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63221.035251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60869.092345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61824.604791                       # average overall mshr miss latency
system.l2.replacements                          22838                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65240                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65240                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       297244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           297244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       297244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       297244                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  176                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              176                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10621                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11259                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    778525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     778525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.514580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69146.904698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69146.904698                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    663433250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    663433250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.514580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58924.704681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58924.704681                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         285266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             285266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    922677500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    922677500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       297833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         297833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.042195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73420.665234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73420.665234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    794498750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    794498750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.042195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63221.035251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63221.035251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         61817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    526890000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    526890000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        68924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         68924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74136.766568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74136.766568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    454488500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    454488500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63949.416069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63949.416069                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7930.075887                       # Cycle average of tags in use
system.l2.tags.total_refs                      776306                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31030                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.017918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.000897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3655.252830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4254.822160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.446198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5454                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6241694                       # Number of tag accesses
system.l2.tags.data_accesses                  6241694                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000996931500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9405                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10015                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30933                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10015                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.376040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.354917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.020756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           597     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.625624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.598653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              418     69.55%     69.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.00%     70.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              161     26.79%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      2.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1979712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               640960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    243.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8119111500                       # Total gap between requests
system.mem_ctrls.avgGap                     198278.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       804288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1172608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       639488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 99051978.495190426707                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 144412377.654880166054                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 78756057.064052104950                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12567                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18366                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10015                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    379781750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    512270250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 189095751250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30220.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27892.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18881253.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       804288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1175424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1979712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       804288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       804288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       640960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       640960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30933                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     99051978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    144759182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        243811160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     99051978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     99051978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     78937341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        78937341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     78937341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     99051978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    144759182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       322748501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30889                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9992                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          744                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               312883250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          892052000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10129.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28879.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23054                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6071                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   222.584071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.758765                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.481717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5257     44.73%     44.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3263     27.77%     72.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1151      9.79%     82.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          586      4.99%     87.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          366      3.11%     90.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          235      2.00%     92.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          155      1.32%     93.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          116      0.99%     94.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          623      5.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1976896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             639488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              243.464356                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               78.756057                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42011760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22318395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114725520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24915060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 640454880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2190019800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1273798560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4308243975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.581197                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3289442750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    270920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4559495250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41926080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22280445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      105821940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27243180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 640454880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2291254650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1188548160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4317529335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.724734                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3067314750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    270920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4781623250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10015                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12726                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11259                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19674                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84607                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84607                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84607                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2620672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2620672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2620672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30933                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23433500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38666250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            366948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       297343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37875                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             176                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        298025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        68924                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       893200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       272252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1165452                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     38091200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9986816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48078016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23030                       # Total snoops (count)
system.tol2bus.snoopTraffic                    653248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           411843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 410818     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1025      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             411843                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8119858000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          750903000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         447126319                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136344898                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
