{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1571612038536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571612038575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571612038599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571612038599 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 3562 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1571612038629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 3563 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1571612038629 ""}  } { { "altpll.tdf" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 3562 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1571612038629 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571612038717 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571612038727 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571612039086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571612039086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571612039086 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571612039086 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8396 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571612039091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8397 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571612039091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8398 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571612039091 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571612039091 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571612039099 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 13 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 6 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[0\] " "Pin DRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[1\] " "Pin DRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[2\] " "Pin DRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[3\] " "Pin DRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[4\] " "Pin DRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[5\] " "Pin DRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[6\] " "Pin DRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[7\] " "Pin DRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[8\] " "Pin DRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[9\] " "Pin DRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[10\] " "Pin DRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[11\] " "Pin DRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 7 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_0 " "Pin DRAM_BA_0 not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_BA_0 } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 8 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_1 " "Pin DRAM_BA_1 not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_BA_1 } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 9 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CAS_N " "Pin DRAM_CAS_N not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 10 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 11 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CS_N " "Pin DRAM_CS_N not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 12 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 14 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 15 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_RAS_N " "Pin DRAM_RAS_N not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 16 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 17 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 18 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 19 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 22 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 23 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 24 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 25 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 5 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 20 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 20 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 20 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 20 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (d)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "stopwatch/synthesis/montre_sys.vhd" "" { Text "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/stopwatch/synthesis/montre_sys.vhd" 21 0 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1571612039208 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1571612039208 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1571612039490 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1571612039490 ""}
{ "Info" "ISTA_SDC_FOUND" "stopwatch/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'stopwatch/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1571612039543 ""}
{ "Info" "ISTA_SDC_FOUND" "stopwatch/synthesis/submodules/stopwatch_CPU.sdc " "Reading SDC File: 'stopwatch/synthesis/submodules/stopwatch_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1571612039558 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1571612039617 "|montre_sys|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039729 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039729 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1571612039729 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1571612039729 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039729 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039729 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1571612039729 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1571612039729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571612040039 ""}  } { { "altpll.tdf" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 3562 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571612040039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node stopwatch:u0\|stopwatch_PLL:pll\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571612040039 ""}  } { { "altpll.tdf" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 3562 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571612040039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571612040039 ""}  } { { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 3857 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571612040039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571612040040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571612040040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571612040040 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files (d)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571612040040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571612040040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571612040040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571612040040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571612040040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571612040040 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (d)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (d)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 0 { 0 ""} 0 8023 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571612040040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571612040730 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571612040747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571612040753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571612040768 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571612041174 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571612041174 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571612041179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571612041179 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571612041183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571612041525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1571612041530 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1571612041530 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571612041530 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 3.3V 14 67 16 " "Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 14 input, 67 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1571612041536 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1571612041536 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571612041536 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 1 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 7 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1571612041537 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1571612041537 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571612041537 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571612041624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571612042906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571612044052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571612044074 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571612044838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571612044838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571612045332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1571612046832 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571612046832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571612047164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1571612047165 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1571612047165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571612047165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1571612047260 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571612047267 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "84 " "Found 84 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571612047324 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1571612047324 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571612047982 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571612048177 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571612048867 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571612049119 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571612049162 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571612049247 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1571612049248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/output_files/stopwatch.fit.smsg " "Generated suppressed messages file D:/INPT/INE2/S1/1ère partie/System on chip SoC/SoC_TPs/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571612049547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571612050355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 23:54:10 2019 " "Processing ended: Sun Oct 20 23:54:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571612050355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571612050355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571612050355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571612050355 ""}
