# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_27.srcs/sources_1/new/EdgeDetector_FSM.vhd" \
"../../../../project_27.srcs/sim_1/new/EdgeDetector_FSM_TB.vhd" \

# Do not sort compile order
nosort
