Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 13:19:25 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_390_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 ModCount301_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No1_instance/Y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.283ns (7.354%)  route 3.565ns (92.646%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.133ns (routing 1.032ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.939ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=59701, routed)       2.133     3.084    ModCount301_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X116Y650       FDCE                                         r  ModCount301_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y650       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.163 r  ModCount301_instance/count_reg[1]/Q
                         net (fo=5974, routed)        2.990     6.153    MUX_Product_0_impl_1_instance/count_reg[2][1]
    SLICE_X155Y631       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     6.203 r  MUX_Product_0_impl_1_instance/Y[12]_i_7/O
                         net (fo=1, routed)           0.010     6.213    MUX_Product_0_impl_1_instance/Y[12]_i_7_n_0
    SLICE_X155Y631       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     6.277 r  MUX_Product_0_impl_1_instance/Y_reg[12]_i_3/O
                         net (fo=1, routed)           0.516     6.793    MUX_Product_0_impl_1_instance/Y_reg[12]_i_3_n_0
    SLICE_X151Y634       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     6.883 r  MUX_Product_0_impl_1_instance/Y[12]_i_1/O
                         net (fo=1, routed)           0.049     6.932    Delay1No1_instance/count_reg[4]_rep[12]
    SLICE_X151Y634       FDCE                                         r  Delay1No1_instance/Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=59701, routed)       2.105     6.765    Delay1No1_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X151Y634       FDCE                                         r  Delay1No1_instance/Y_reg[12]/C
                         clock pessimism              0.439     7.204    
                         clock uncertainty           -0.035     7.169    
    SLICE_X151Y634       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.194    Delay1No1_instance/Y_reg[12]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.262    




