vendor_name = ModelSim
source_file = 1, C:/Users/admin/Desktop/Quartus/test.v
source_file = 1, C:/Users/admin/Desktop/Quartus/and_gate.v
source_file = 1, C:/Users/admin/Desktop/Quartus/or_gate.v
source_file = 1, C:/Users/admin/Desktop/Quartus/xor_gate.v
source_file = 1, C:/Users/admin/Desktop/Quartus/test_fpga.v
source_file = 1, C:/Users/admin/Desktop/Quartus/db/test.cbx.xml
design_name = test_fpga
instance = comp, \y_and~output , y_and~output, test_fpga, 1
instance = comp, \y_or~output , y_or~output, test_fpga, 1
instance = comp, \y_xor~output , y_xor~output, test_fpga, 1
instance = comp, \a~input , a~input, test_fpga, 1
instance = comp, \b~input , b~input, test_fpga, 1
instance = comp, \and_inst|y , and_inst|y, test_fpga, 1
instance = comp, \or_inst|y , or_inst|y, test_fpga, 1
instance = comp, \xor_inst|y , xor_inst|y, test_fpga, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test_fpga, 1
