

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_10_1'
================================================================
* Date:           Thu Dec  1 21:55:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1157|     1157|  10.828 us|  10.828 us|  1158|  1158|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |               |            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |count_U0       |count       |     1157|     1157|  10.828 us|  10.828 us|  1157|  1157|       no|
        |entry_proc_U0  |entry_proc  |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |threshold_U0   |threshold   |      262|      262|   2.452 us|   2.452 us|   262|   262|       no|
        +---------------+------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     12|    -|
|FIFO             |        -|   -|    198|    136|    -|
|Instance         |        -|   -|    297|   2657|    -|
|Memory           |        0|   -|     12|     24|    0|
|Multiplexer      |        -|   -|      -|     18|    -|
|Register         |        -|   -|      2|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    509|   2847|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|     16|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------+------------+---------+----+-----+------+-----+
    |count_U0       |count       |        0|   0|  171|  2354|    0|
    |entry_proc_U0  |entry_proc  |        0|   0|    2|    29|    0|
    |threshold_U0   |threshold   |        0|   0|  124|   274|    0|
    +---------------+------------+---------+----+-----+------+-----+
    |Total          |            |        0|   0|  297|  2657|    0|
    +---------------+------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |appear_V_U  |dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W  |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                         |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |counter_c_U     |        0|  99|   0|    -|     3|   32|       96|
    |num_blocks_c_U  |        0|  99|   0|    -|     3|   32|       96|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0| 198|   0|    0|     6|   64|      192|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |count_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_count_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_count_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_count_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|In_r_TDATA         |   in|    8|        axis|                              In_r|       pointer|
|In_r_TVALID        |   in|    1|        axis|                              In_r|       pointer|
|In_r_TREADY        |  out|    1|        axis|                              In_r|       pointer|
|Out_r_TDATA        |  out|    8|        axis|                    Out_r_V_data_V|       pointer|
|Out_r_TKEEP        |  out|    1|        axis|                    Out_r_V_keep_V|       pointer|
|Out_r_TSTRB        |  out|    1|        axis|                    Out_r_V_strb_V|       pointer|
|Out_r_TUSER        |  out|    1|        axis|                    Out_r_V_user_V|       pointer|
|Out_r_TLAST        |  out|    1|        axis|                    Out_r_V_last_V|       pointer|
|Out_r_TID          |  out|    1|        axis|                      Out_r_V_id_V|       pointer|
|Out_r_TDEST        |  out|    1|        axis|                    Out_r_V_dest_V|       pointer|
|Out_r_TVALID       |  out|    1|        axis|                    Out_r_V_dest_V|       pointer|
|Out_r_TREADY       |   in|    1|        axis|                    Out_r_V_dest_V|       pointer|
|counter            |   in|   32|     ap_none|                           counter|        scalar|
|counter_ap_vld     |   in|    1|     ap_none|                           counter|        scalar|
|num_blocks         |   in|   32|     ap_none|                        num_blocks|        scalar|
|num_blocks_ap_vld  |   in|    1|     ap_none|                        num_blocks|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_blocks_c = alloca i32 1"   --->   Operation 5 'alloca' 'num_blocks_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%counter_c = alloca i32 1"   --->   Operation 6 'alloca' 'counter_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (2.32ns)   --->   "%appear_V = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:13]   --->   Operation 7 'alloca' 'appear_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln15 = call void @count, i8 %In_r, i3 %appear_V" [byte_count_stream/src/byte_count_stream.cpp:15]   --->   Operation 8 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%num_blocks_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_blocks"   --->   Operation 9 'read' 'num_blocks_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%counter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %counter"   --->   Operation 10 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (3.41ns)   --->   "%call_ln0 = call void @entry_proc, i32 %counter_read, i32 %counter_c, i32 %num_blocks_read, i32 %num_blocks_c"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln15 = call void @count, i8 %In_r, i3 %appear_V" [byte_count_stream/src/byte_count_stream.cpp:15]   --->   Operation 12 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln16 = call void @threshold, i3 %appear_V, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_user_V, i1 %Out_r_V_last_V, i1 %Out_r_V_id_V, i1 %Out_r_V_dest_V, i32 %counter_c, i32 %num_blocks_c" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 13 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.02>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @num_blocks_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %num_blocks_c, i32 %num_blocks_c"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_blocks_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%empty_15 = specchannel i32 @_ssdm_op_SpecChannel, void @counter_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %counter_c, i32 %counter_c"   --->   Operation 16 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Out_r_V_dest_V, i1 %Out_r_V_id_V, i1 %Out_r_V_last_V, i1 %Out_r_V_user_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_keep_V, i8 %Out_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln11 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [byte_count_stream/src/byte_count_stream.cpp:11]   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (5.02ns)   --->   "%call_ln16 = call void @threshold, i3 %appear_V, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_user_V, i1 %Out_r_V_last_V, i1 %Out_r_V_id_V, i1 %Out_r_V_dest_V, i32 %counter_c, i32 %num_blocks_c" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 21 'call' 'call_ln16' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 22 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_blocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_blocks_c              (alloca              ) [ 00111]
counter_c                 (alloca              ) [ 00111]
appear_V                  (alloca              ) [ 00111]
num_blocks_read           (read                ) [ 00000]
counter_read              (read                ) [ 00000]
call_ln0                  (call                ) [ 00000]
call_ln15                 (call                ) [ 00000]
empty                     (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_15                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specdataflowpipeline_ln11 (specdataflowpipeline) [ 00000]
call_ln16                 (call                ) [ 00000]
ret_ln16                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Out_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Out_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Out_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Out_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="counter">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="num_blocks">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_blocks"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_blocks_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="num_blocks_c_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_blocks_c/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="counter_c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="appear_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="appear_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="num_blocks_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_blocks_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="counter_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_count_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="call_ln0_entry_proc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="0" index="3" bw="32" slack="0"/>
<pin id="97" dir="0" index="4" bw="32" slack="1"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_threshold_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="1" slack="0"/>
<pin id="110" dir="0" index="7" bw="1" slack="0"/>
<pin id="111" dir="0" index="8" bw="1" slack="0"/>
<pin id="112" dir="0" index="9" bw="32" slack="2"/>
<pin id="113" dir="0" index="10" bw="32" slack="2"/>
<pin id="114" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="num_blocks_c_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_blocks_c "/>
</bind>
</comp>

<comp id="129" class="1005" name="counter_c_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="68" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="78" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="72" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="126"><net_src comp="60" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="102" pin=10"/></net>

<net id="132"><net_src comp="64" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="102" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: In_r | {}
	Port: Out_r_V_data_V | {3 4 }
	Port: Out_r_V_keep_V | {3 4 }
	Port: Out_r_V_strb_V | {3 4 }
	Port: Out_r_V_user_V | {3 4 }
	Port: Out_r_V_last_V | {3 4 }
	Port: Out_r_V_id_V | {3 4 }
	Port: Out_r_V_dest_V | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : In_r | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_data_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_keep_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_strb_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_user_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_last_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_id_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : Out_r_V_dest_V | {}
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : counter | {2 }
	Port: dataflow_in_loop_VITIS_LOOP_10_1 : num_blocks | {2 }
  - Chain level:
	State 1
		call_ln15 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       grp_count_fu_84      | 11.6509 |    52   |   1474  |
|   call   |  call_ln0_entry_proc_fu_92 |    0    |    0    |    0    |
|          |    grp_threshold_fu_102    |  1.588  |   122   |   170   |
|----------|----------------------------|---------|---------|---------|
|   read   | num_blocks_read_read_fu_72 |    0    |    0    |    0    |
|          |   counter_read_read_fu_78  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            | 13.2389 |   174   |   1644  |
|----------|----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|appear_V|    0   |   12   |   24   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   12   |   24   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  counter_c_reg_129 |   32   |
|num_blocks_c_reg_123|   32   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |   174  |  1644  |    -   |
|   Memory  |    0   |    -   |   12   |   24   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   250  |  1668  |    0   |
+-----------+--------+--------+--------+--------+--------+
