v 20080127 1
C 47700 49800 1 180 1 opamp-dual-1.sym
{
T 47900 47500 5 10 0 0 180 6 1
device=DUAL_OPAMP
T 48500 49600 5 10 1 1 0 0 1
refdes=U201
T 48400 49100 5 10 1 0 180 6 1
slot=1
T 48400 48900 5 10 1 1 180 6 1
footprint=DIP-8-300
T 47900 47300 5 10 0 0 180 6 1
symversion=0.2
}
C 47700 45000 1 0 0 opamp-dual-1.sym
{
T 47900 47300 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 48500 45100 5 10 1 1 0 0 1
refdes=U201
T 48400 45700 5 10 1 0 0 0 1
slot=2
T 48400 45900 5 10 1 1 0 0 1
footprint=DIP-8-300
T 47900 47500 5 10 0 0 0 0 1
symversion=0.2
}
C 52900 48000 1 180 1 opamp-dual-1.sym
{
T 53700 47800 5 10 1 1 0 0 1
refdes=U202
T 53600 47300 5 10 1 0 180 6 1
slot=1
T 53600 47100 5 10 1 1 180 6 1
footprint=DIP-8-300
T 53100 45700 5 10 0 0 180 6 1
device=DUAL_OPAMP
T 53100 45500 5 10 0 0 180 6 1
symversion=0.2
}
C 50200 43800 1 180 0 opamp-dual-1.sym
{
T 50000 42900 5 10 1 1 180 0 1
refdes=U202
T 49500 43100 5 10 1 0 180 0 1
slot=2
T 49500 42900 5 10 0 1 180 0 1
footprint=DIP-8-300
T 50000 41500 5 10 0 0 180 0 1
device=DUAL_OPAMP
T 50000 41300 5 10 0 0 180 0 1
symversion=0.2
}
C 46100 48000 1 90 0 resistor-1.sym
{
T 45700 48300 5 10 0 0 90 0 1
device=RESISTOR
T 45600 48200 5 10 1 1 90 0 1
refdes=R201
T 45800 48195 5 10 1 1 90 0 1
value=1k
T 45800 48595 5 10 1 1 90 0 1
footprint=1206
}
C 46100 45600 1 90 0 resistor-1.sym
{
T 45700 45900 5 10 0 0 90 0 1
device=RESISTOR
T 45600 45800 5 10 1 1 90 0 1
refdes=R202
T 45800 45795 5 10 1 1 90 0 1
value=1k
T 45800 46195 5 10 1 1 90 0 1
footprint=1206
}
C 47700 47700 1 0 0 resistor-1.sym
{
T 48000 48100 5 10 0 0 0 0 1
device=RESISTOR
T 47900 48200 5 10 1 1 0 0 1
refdes=R203
T 47895 48000 5 10 1 1 0 0 1
value=1k
T 48295 48000 5 10 1 1 0 0 1
footprint=1206
}
C 53100 49300 1 0 0 resistor-1.sym
{
T 53400 49700 5 10 0 0 0 0 1
device=RESISTOR
T 53300 49800 5 10 1 1 0 0 1
refdes=R211
T 53295 49600 5 10 1 1 0 0 1
value=1k
T 53695 49600 5 10 1 1 0 0 1
footprint=1206
}
C 51300 47900 1 90 0 resistor-1.sym
{
T 50900 48200 5 10 0 0 90 0 1
device=RESISTOR
T 50800 48100 5 10 1 1 90 0 1
refdes=R208
T 51000 48095 5 10 1 1 90 0 1
value=1k
T 51000 48495 5 10 1 1 90 0 1
footprint=1206
}
C 46500 42200 1 90 0 resistor-1.sym
{
T 46100 42500 5 10 0 0 90 0 1
device=RESISTOR
T 46000 42400 5 10 1 1 90 0 1
refdes=R207
T 46200 42395 5 10 1 1 90 0 1
value=1k
T 46200 42795 5 10 1 1 90 0 1
footprint=1206
}
C 47800 46500 1 0 0 resistor-1.sym
{
T 48100 46900 5 10 0 0 0 0 1
device=RESISTOR
T 48000 47000 5 10 1 1 0 0 1
refdes=R205
T 47995 46800 5 10 1 1 0 0 1
value=1k
T 48395 46800 5 10 1 1 0 0 1
footprint=1206
}
C 47600 46800 1 90 0 resistor-1.sym
{
T 47200 47100 5 10 0 0 90 0 1
device=RESISTOR
T 47100 47000 5 10 1 1 90 0 1
refdes=R204
T 47300 46995 5 10 1 1 90 0 1
value=1k
T 47300 47395 5 10 1 1 90 0 1
footprint=1206
}
C 51600 49300 1 0 0 resistor-1.sym
{
T 51900 49700 5 10 0 0 0 0 1
device=RESISTOR
T 51800 49800 5 10 1 1 0 0 1
refdes=R210
T 51795 49600 5 10 1 1 0 0 1
value=1k
T 52195 49600 5 10 1 1 0 0 1
footprint=1206
}
C 51600 45300 1 0 0 resistor-1.sym
{
T 51900 45700 5 10 0 0 0 0 1
device=RESISTOR
T 51800 45800 5 10 1 1 0 0 1
refdes=R212
T 51795 45600 5 10 1 1 0 0 1
value=1k
T 52195 45600 5 10 1 1 0 0 1
footprint=1206
}
C 53100 45300 1 0 0 resistor-1.sym
{
T 53400 45700 5 10 0 0 0 0 1
device=RESISTOR
T 53300 45800 5 10 1 1 0 0 1
refdes=R213
T 53295 45600 5 10 1 1 0 0 1
value=1k
T 53695 45600 5 10 1 1 0 0 1
footprint=1206
}
C 51300 46000 1 90 0 resistor-1.sym
{
T 50900 46300 5 10 0 0 90 0 1
device=RESISTOR
T 50800 46200 5 10 1 1 90 0 1
refdes=R209
T 51000 46195 5 10 1 1 90 0 1
value=1k
T 51000 46595 5 10 1 1 90 0 1
footprint=1206
}
N 48200 48900 48200 49000 4
N 48200 49800 48200 49900 4
N 53400 47100 53400 47200 4
N 53400 48000 53400 48100 4
N 49700 42900 49700 43000 4
N 49700 43800 49700 43900 4
N 48200 45900 48200 45800 4
N 48200 45000 48200 44900 4
N 46000 49600 46000 48800 4
N 46000 48000 46000 46400 4
N 46000 45200 46000 45600 4
N 47500 46600 47800 46600 4
N 47700 45600 47500 45600 4
N 47500 45600 47500 46800 4
N 47700 47800 47500 47800 4
N 48500 47800 49500 47800 4
N 49500 47800 49500 49400 4
N 47700 49200 47500 49200 4
N 47500 47600 47500 49200 4
N 48600 46600 49500 46600 4
N 49500 46600 49500 45400 4
N 53100 45400 52400 45400 4
N 52400 49400 53100 49400 4
N 52700 49400 52700 47800 4
N 52700 47800 52900 47800 4
N 52900 47400 52700 47400 4
N 52700 47400 52700 45400 4
N 54300 44400 54300 47600 4
N 54300 45400 53900 45400 4
C 54200 48900 1 0 0 gnd-1.sym
{
T 54500 48950 5 10 1 1 0 0 1
net=GND:1
}
N 53900 49400 54300 49400 4
N 51200 47900 51200 46800 4
N 51200 48700 51200 49400 4
N 51200 46000 51200 45400 4
N 48700 49400 51600 49400 4
N 48700 45400 51600 45400 4
C 48000 45900 1 0 0 generic-power.sym
{
T 48200 46150 5 10 1 1 0 3 1
net=Vcc:1
}
C 48400 44900 1 180 0 generic-power.sym
{
T 48200 44650 5 10 1 1 180 3 1
net=Vee:1
}
C 48400 48900 1 180 0 generic-power.sym
{
T 48200 48650 5 10 1 1 180 3 1
net=Vcc:1
}
C 48000 49900 1 0 0 generic-power.sym
{
T 48200 50150 5 10 1 1 0 3 1
net=Vee:1
}
C 53200 48100 1 0 0 generic-power.sym
{
T 53400 48350 5 10 1 1 0 3 1
net=Vee:1
}
C 53600 47100 1 180 0 generic-power.sym
{
T 53400 46850 5 10 1 1 180 3 1
net=Vcc:1
}
C 49500 43900 1 0 0 generic-power.sym
{
T 49700 44150 5 10 1 1 0 3 1
net=Vee:1
}
C 49900 42900 1 180 0 generic-power.sym
{
T 49700 42650 5 10 1 1 180 3 1
net=Vcc:1
}
N 50200 43600 50400 43600 4
N 50400 43600 50400 47500 4
N 50400 47500 51200 47500 4
N 50200 43200 50400 43200 4
C 45200 44100 1 0 0 resistor-1.sym
{
T 45500 44500 5 10 0 0 0 0 1
device=RESISTOR
T 45400 44600 5 10 1 1 0 0 1
refdes=R206
T 45395 44400 5 10 1 1 0 0 1
value=1k
T 45795 44400 5 10 1 1 0 0 1
footprint=1206
}
C 45200 42200 1 90 0 capacitor-1.sym
{
T 44500 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 44500 42400 5 10 1 1 90 0 1
refdes=C203
T 44300 42400 5 10 0 0 90 0 1
symversion=0.1
T 44700 42395 5 10 1 1 90 0 1
value=1n
T 44700 42800 5 10 1 1 90 0 1
footprint=1206
}
C 44800 45600 1 90 0 capacitor-1.sym
{
T 44100 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 45800 5 10 1 1 90 0 1
refdes=C202
T 43900 45800 5 10 0 0 90 0 1
symversion=0.1
T 44300 45795 5 10 1 1 90 0 1
value=1n
T 44300 46200 5 10 1 1 90 0 1
footprint=1206
}
C 46700 43200 1 0 0 capacitor-1.sym
{
T 46900 43900 5 10 0 0 0 0 1
device=CAPACITOR
T 46900 43900 5 10 1 1 0 0 1
refdes=C204
T 46900 44100 5 10 0 0 0 0 1
symversion=0.1
T 46895 43700 5 10 1 1 0 0 1
value=1n
T 47300 43700 5 10 1 1 0 0 1
footprint=1206
}
N 44600 47900 44600 46500 4
N 44600 45600 44600 45200 4
N 44600 48800 44600 49600 4
N 47600 43400 49200 43400 4
N 46000 44200 48800 44200 4
N 48800 44200 48800 43400 4
N 45200 44200 45000 44200 4
N 45000 43100 45000 47300 4
N 45000 47300 44600 47300 4
N 46700 43400 46400 43400 4
N 46400 43000 46400 47300 4
N 46400 47300 46000 47300 4
C 44900 41700 1 0 0 gnd-1.sym
{
T 45200 41750 5 10 1 1 0 0 1
net=GND:1
}
C 46300 41700 1 0 0 gnd-1.sym
{
T 46600 41750 5 10 1 1 0 0 1
net=GND:1
}
N 46400 42000 46400 42200 4
N 45000 42000 45000 42200 4
C 44800 47900 1 90 0 capacitor-1.sym
{
T 44100 48100 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 48100 5 10 1 1 90 0 1
refdes=C201
T 43900 48100 5 10 0 0 90 0 1
symversion=0.1
T 44300 48095 5 10 1 1 90 0 1
value=1n
T 44800 47900 5 10 1 1 0 0 1
footprint=1206
}
C 53100 44200 1 0 0 capacitor-1.sym
{
T 53300 44900 5 10 0 0 0 0 1
device=CAPACITOR
T 53300 44900 5 10 1 1 0 0 1
refdes=C206
T 53300 45100 5 10 0 0 0 0 1
symversion=0.1
T 53295 44700 5 10 1 1 0 0 1
value=1n
T 53700 44700 5 10 1 1 0 0 1
footprint=1206
}
C 53100 50000 1 0 0 capacitor-1.sym
{
T 53300 50700 5 10 0 0 0 0 1
device=CAPACITOR
T 53300 50700 5 10 1 1 0 0 1
refdes=C205
T 53300 50900 5 10 0 0 0 0 1
symversion=0.1
T 53295 50500 5 10 1 1 0 0 1
value=1n
T 53700 50500 5 10 1 1 0 0 1
footprint=1206
}
N 53100 50200 52900 50200 4
N 52900 50200 52900 49400 4
N 54000 50200 54300 50200 4
N 54300 49200 54300 50200 4
N 53100 44400 52900 44400 4
N 52900 44400 52900 45400 4
N 54000 44400 54300 44400 4
T 41200 47400 8 10 0 0 0 0 1
device=CONNECTOR_4
T 41200 47800 8 10 0 1 0 0 1
footprint=CON_HDR-254P-4C-1R-4N
C 40900 46200 1 0 0 gnd-1.sym
{
T 41200 46250 5 10 1 1 0 0 1
net=GND:1
}
N 40600 47700 41000 47700 4
N 41000 47700 41000 46500 4
N 53900 47600 56000 47600 4
C 54700 46500 1 0 0 gnd-1.sym
{
T 55000 46550 5 10 1 1 0 0 1
net=GND:1
}
N 56000 47900 54800 47900 4
N 54800 47900 54800 46800 4
C 43000 43400 1 0 0 gnd-1.sym
{
T 43300 43450 5 10 1 1 0 0 1
net=GND:1
}
C 40500 46100 1 0 0 nc-bottom-1.sym
{
T 40500 46700 5 10 0 0 0 0 1
value=NoConnection
T 40500 47100 5 10 0 0 0 0 1
device=DRC_Directive
}
N 40600 46800 40700 46800 4
N 40700 46800 40700 46500 4
C 54900 47200 1 0 0 nc-left-1.sym
{
T 54900 47600 5 10 0 0 0 0 1
value=NoConnection
T 54900 48000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54900 46900 1 0 0 nc-left-1.sym
{
T 54900 47300 5 10 0 0 0 0 1
value=NoConnection
T 54900 47700 5 10 0 0 0 0 1
device=DRC_Directive
}
N 56000 47300 55400 47300 4
N 55400 47000 56000 47000 4
N 43900 49600 47700 49600 4
N 43900 45200 47700 45200 4
C 42300 47400 1 180 1 cm-choke-1.sym
{
T 42500 47000 5 10 0 0 0 2 1
device=INDUCTOR
T 42500 47000 5 10 1 1 0 2 1
refdes=L201
T 42500 46800 5 10 0 0 0 2 1
symversion=0.1
T 42300 47400 5 10 0 0 0 2 1
footprint=IND_Schaffner_RN102
T 42500 47600 5 10 1 1 0 2 1
value=RN102-0.3-02
}
N 43900 45200 43900 47100 4
N 43900 47400 43900 49600 4
C 39800 40100 0 0 0 EMBEDDEDtitle-B.sym
[
B 39800 40100 17000 11000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54200 41600 5 10 0 0 0 0 1
graphical=1
T 49300 40200 15 8 1 0 0 0 1
VERSION:
T 49300 40800 15 8 1 0 0 0 1
TITLE
B 49200 40100 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 49200 40700 56800 40700 15 0 0 0 -1 -1
T 50100 40200 9 10 1 0 0 0 1
$Id$
]
N 43200 47400 43900 47400 4
N 43900 47100 43200 47100 4
N 42300 47400 40600 47400 4
N 42300 47100 40600 47100 4
T 50100 40800 9 10 1 0 0 0 1
Base - Line input channel B, InGenious topology
C 40000 46600 1 0 0 connector4-1.sym
{
T 40800 47300 5 10 0 0 0 0 1
device=CONNECTOR_4
T 40000 48000 5 10 1 1 0 0 1
refdes=J201
T 40800 47900 5 10 0 1 0 0 1
footprint=CON_HDR-254P-4C-1R-4N__Mill-Max_800-Series
}
C 40000 43100 1 0 0 connector4-1.sym
{
T 40800 43800 5 10 0 0 0 0 1
device=CONNECTOR_4
T 40000 44500 5 10 1 1 0 0 1
refdes=J203
T 40800 44400 5 10 0 1 0 0 1
footprint=CON_HDR-254P-4C-1R-4N__Mill-Max_800-Series
}
C 56600 46800 1 0 1 connector4-1.sym
{
T 55800 47500 5 10 0 0 0 6 1
device=CONNECTOR_4
T 56600 48200 5 10 1 1 0 6 1
refdes=J202
T 55800 48100 5 10 0 1 0 6 1
footprint=CON_HDR-254P-4C-1R-4N__Mill-Max_800-Series
}
C 49300 42000 1 0 0 resistor-1.sym
{
T 49600 42400 5 10 0 0 0 0 1
device=RESISTOR
T 49300 42200 5 10 1 1 0 0 1
refdes=R214
T 49895 42200 5 10 1 1 0 0 1
value=1k
T 49895 41900 5 10 1 1 0 0 1
footprint=1206
}
N 50400 42100 50400 43200 4
N 50400 42100 50100 42100 4
N 49300 42100 49000 42100 4
N 49000 42100 49000 43400 4
C 42600 44900 1 0 0 generic-power.sym
{
T 42800 45150 5 10 1 1 0 3 1
net=Vcc:1
}
C 43000 42500 1 180 0 generic-power.sym
{
T 42800 42250 5 10 1 1 180 3 1
net=Vee:1
}
C 41600 44700 1 90 1 capacitor-2.sym
{
T 40900 44500 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 41100 43800 5 10 1 1 90 0 1
refdes=C207
T 40700 44500 5 10 0 0 270 2 1
symversion=0.1
T 41500 44100 5 10 0 1 270 2 1
footprint=CAP_Panasonic_B
T 41100 44400 5 10 1 1 90 0 1
value=10u
T 41600 44700 5 10 0 1 0 0 1
footprint=CAP_Panasonic_B
}
C 42300 43800 1 90 0 capacitor-1.sym
{
T 41600 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 41900 43800 5 10 1 1 90 0 1
refdes=C208
T 41400 44000 5 10 0 0 90 0 1
symversion=0.1
T 41900 44395 5 10 1 1 90 0 1
value=10n
T 42300 44400 5 10 0 1 90 0 1
footprint=1206
}
C 43000 43800 1 90 0 capacitor-1.sym
{
T 42300 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 43800 5 10 1 1 90 0 1
refdes=C209
T 42100 44000 5 10 0 0 90 0 1
symversion=0.1
T 42600 44395 5 10 1 1 90 0 1
value=10n
T 43000 44400 5 10 0 1 90 0 1
footprint=1206
}
N 42100 44700 42100 44800 4
N 40700 44800 42800 44800 4
C 41600 43600 1 90 1 capacitor-2.sym
{
T 41100 42700 5 10 1 1 90 0 1
refdes=C210
T 40900 43400 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 40700 43400 5 10 0 0 270 2 1
symversion=0.1
T 41500 43000 5 10 0 1 270 2 1
footprint=CAP_Panasonic_B
T 41100 43300 5 10 1 1 90 0 1
value=10u
T 41600 43600 5 10 0 1 0 0 1
footprint=CAP_Panasonic_B
}
C 42300 42700 1 90 0 capacitor-1.sym
{
T 41600 42900 5 10 0 0 90 0 1
device=CAPACITOR
T 41900 42700 5 10 1 1 90 0 1
refdes=C211
T 41400 42900 5 10 0 0 90 0 1
symversion=0.1
T 41900 43295 5 10 1 1 90 0 1
value=10n
T 42300 43300 5 10 0 1 90 0 1
footprint=1206
}
C 43000 42700 1 90 0 capacitor-1.sym
{
T 42300 42900 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 42700 5 10 1 1 90 0 1
refdes=C212
T 42100 42900 5 10 0 0 90 0 1
symversion=0.1
T 42600 43295 5 10 1 1 90 0 1
value=10n
T 43000 43300 5 10 0 1 90 0 1
footprint=1206
}
N 41400 43800 41400 43600 4
N 42100 43800 42100 43600 4
N 42800 43800 42800 43600 4
N 41400 43700 42100 43700 4
N 42100 43700 42800 43700 4
N 42100 42600 42100 42700 4
N 40700 42600 42800 42600 4
N 40600 44200 40700 44200 4
N 40700 44200 40700 44800 4
N 40600 43300 40700 43300 4
N 40700 43300 40700 42600 4
N 42800 43700 43100 43700 4
N 40600 43900 40700 43900 4
N 40700 43900 40700 43600 4
N 40700 43600 40600 43600 4
N 41400 43700 40700 43700 4
N 41400 48400 41400 47100 4
N 41400 48800 41600 48800 4
N 41600 48800 41600 47400 4
N 42800 42500 42800 42700 4
N 41400 42700 41400 42600 4
N 41400 44700 41400 44800 4
N 42800 44700 42800 44900 4
N 41400 45100 41400 44800 4
N 41400 42300 41400 42600 4
C 41400 45300 1 0 0 gnd-1.sym
{
T 41700 45350 5 10 1 1 0 0 1
net=GND:1
}
N 41400 45700 41500 45700 4
N 41500 45700 41500 45600 4
N 55600 48700 55600 47600 4
C 39900 48700 1 0 0 port-input-1.sym
{
T 40100 49300 5 10 0 0 0 0 1
device=PORT-IN
T 41200 49000 5 10 1 1 0 7 1
refdes=line_in_B+
}
C 39900 48300 1 0 0 port-input-1.sym
{
T 40100 48900 5 10 0 0 0 0 1
device=PORT-IN
T 41200 48600 5 10 1 1 0 7 1
refdes=line_in_B-
}
C 39700 45600 1 0 0 port-power-1.sym
{
T 39900 46200 5 10 0 0 0 0 1
device=PORT-PWR
T 40500 45700 5 10 1 1 0 7 1
refdes=GND
}
C 39700 45000 1 0 0 port-power-1.sym
{
T 39900 45600 5 10 0 0 0 0 1
device=PORT-PWR
T 40500 45100 5 10 1 1 0 7 1
refdes=Vcc
}
C 39700 42200 1 0 0 port-power-1.sym
{
T 39900 42800 5 10 0 0 0 0 1
device=PORT-PWR
T 40500 42300 5 10 1 1 0 7 1
refdes=Vee
}
C 55600 48600 1 0 0 port-output-1.sym
{
T 55800 49200 5 10 0 0 0 0 1
device=PORT-OUT
T 55600 48900 5 10 1 1 0 1 1
refdes=line_in_Bout
}
