

================================================================
== Vitis HLS Report for 'set3DFloatArray_2'
================================================================
* Date:           Fri Dec 22 04:15:24 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.248 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15509|    15509|  0.155 ms|  0.155 ms|  15509|  15509|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |    15507|    15507|        21|          1|          1|  15488|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 23 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i14 0, void %.lr.ph11, i14 %add_ln8, void %.split19" [../src/hls/cnn.cpp:8]   --->   Operation 25 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i5 0, void %.lr.ph11, i5 %select_ln10_1, void %.split19" [../src/hls/cnn.cpp:10]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.lr.ph11, i11 %select_ln10_6, void %.split19" [../src/hls/cnn.cpp:10]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.98ns)   --->   "%add_ln8 = add i14 %indvar_flatten17, i14 1" [../src/hls/cnn.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i14 %indvar_flatten17, i14 15488" [../src/hls/cnn.cpp:8]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i11 %indvar_flatten, i11 704" [../src/hls/cnn.cpp:10]   --->   Operation 31 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln8_1 = add i5 %i, i5 1" [../src/hls/cnn.cpp:8]   --->   Operation 32 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i5 %add_ln8_1, i5 %i" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %select_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 34 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 35 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.94ns)   --->   "%add_ln10_1 = add i11 %indvar_flatten, i11 1" [../src/hls/cnn.cpp:10]   --->   Operation 36 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.45ns)   --->   "%select_ln10_6 = select i1 %icmp_ln10, i11 1, i11 %add_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 37 'select' 'select_ln10_6' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 38 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 38 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 39 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 39 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void %.lr.ph11, i5 %select_ln10_5, void %.split19" [../src/hls/cnn.cpp:10]   --->   Operation 40 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %.split19" [../src/hls/cnn.cpp:12]   --->   Operation 41 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 42 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.48ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i5 0, i5 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 44 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 45 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i10 0, i10 %tmp_2" [../src/hls/cnn.cpp:10]   --->   Operation 46 'select' 'select_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 47 'xor' 'xor_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 48 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 49 'and' 'and_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.87ns)   --->   "%add_ln10 = add i5 %select_ln10, i5 1" [../src/hls/cnn.cpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_3)   --->   "%or_ln10 = or i1 %and_ln10, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 51 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10_3 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 52 'select' 'select_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 53 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_4 = select i1 %and_ln10, i10 %p_mid1, i10 %select_ln10_2" [../src/hls/cnn.cpp:10]   --->   Operation 54 'select' 'select_ln10_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_4_cast = zext i10 %select_ln10_4" [../src/hls/cnn.cpp:10]   --->   Operation 55 'zext' 'select_ln10_4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.48ns)   --->   "%select_ln10_5 = select i1 %and_ln10, i5 %add_ln10, i5 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 56 'select' 'select_ln10_5' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln10, i32 6, i32 13" [../src/hls/cnn.cpp:14]   --->   Operation 57 'partselect' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_1, i6 %select_ln10_3" [../src/hls/cnn.cpp:14]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln14 = add i14 %tmp, i14 %select_ln10_4_cast" [../src/hls/cnn.cpp:14]   --->   Operation 59 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i14 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 60 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 61 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 61 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [18/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 62 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10_3, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 65 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 65 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [17/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 66 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 67 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 67 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [16/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 68 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 69 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %mul_ln14, i32 25, i32 28" [../src/hls/cnn.cpp:14]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 71 [15/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 71 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.87ns)   --->   "%switch_ln14 = switch i4 %trunc_ln, void %branch9, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8" [../src/hls/cnn.cpp:14]   --->   Operation 72 'switch' 'switch_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.87>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 73 [14/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 73 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 74 [13/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 74 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.61>
ST_11 : Operation 75 [12/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 75 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.61>
ST_12 : Operation 76 [11/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 76 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 77 [10/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 77 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.61>
ST_14 : Operation 78 [9/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 78 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.61>
ST_15 : Operation 79 [8/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 79 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.61>
ST_16 : Operation 80 [7/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 80 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.61>
ST_17 : Operation 81 [6/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 81 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.61>
ST_18 : Operation 82 [5/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 82 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 83 [4/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 83 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.61>
ST_20 : Operation 84 [3/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 84 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.61>
ST_21 : Operation 85 [2/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 85 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15488, i64 15488, i64 15488"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:12]   --->   Operation 91 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 92 [1/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 92 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i14 %urem_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 93 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 94 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%array1_addr = getelementptr i32 %array1, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 95 'getelementptr' 'array1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%array2_addr = getelementptr i32 %array2, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 96 'getelementptr' 'array2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%array3_addr = getelementptr i32 %array3, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 97 'getelementptr' 'array3_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%array4_addr = getelementptr i32 %array4, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 98 'getelementptr' 'array4_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%array5_addr = getelementptr i32 %array5, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 99 'getelementptr' 'array5_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%array6_addr = getelementptr i32 %array6, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 100 'getelementptr' 'array6_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%array7_addr = getelementptr i32 %array7, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 101 'getelementptr' 'array7_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%array8_addr = getelementptr i32 %array8, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 102 'getelementptr' 'array8_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%array9_addr = getelementptr i32 %array9, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 103 'getelementptr' 'array9_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array8_addr" [../src/hls/cnn.cpp:14]   --->   Operation 104 'store' 'store_ln14' <Predicate = (trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 105 'br' 'br_ln14' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array7_addr" [../src/hls/cnn.cpp:14]   --->   Operation 106 'store' 'store_ln14' <Predicate = (trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 107 'br' 'br_ln14' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array6_addr" [../src/hls/cnn.cpp:14]   --->   Operation 108 'store' 'store_ln14' <Predicate = (trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 109 'br' 'br_ln14' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array5_addr" [../src/hls/cnn.cpp:14]   --->   Operation 110 'store' 'store_ln14' <Predicate = (trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 111 'br' 'br_ln14' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array4_addr" [../src/hls/cnn.cpp:14]   --->   Operation 112 'store' 'store_ln14' <Predicate = (trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 113 'br' 'br_ln14' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array3_addr" [../src/hls/cnn.cpp:14]   --->   Operation 114 'store' 'store_ln14' <Predicate = (trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 115 'br' 'br_ln14' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array2_addr" [../src/hls/cnn.cpp:14]   --->   Operation 116 'store' 'store_ln14' <Predicate = (trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 117 'br' 'br_ln14' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array1_addr" [../src/hls/cnn.cpp:14]   --->   Operation 118 'store' 'store_ln14' <Predicate = (trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 120 'store' 'store_ln14' <Predicate = (trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 121 'br' 'br_ln14' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array9_addr" [../src/hls/cnn.cpp:14]   --->   Operation 122 'store' 'store_ln14' <Predicate = (trunc_ln == 15) | (trunc_ln == 14) | (trunc_ln == 13) | (trunc_ln == 12) | (trunc_ln == 11) | (trunc_ln == 10) | (trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 123 'br' 'br_ln14' <Predicate = (trunc_ln == 15) | (trunc_ln == 14) | (trunc_ln == 13) | (trunc_ln == 12) | (trunc_ln == 11) | (trunc_ln == 10) | (trunc_ln == 9)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 124 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten17', ../src/hls/cnn.cpp:8) with incoming values : ('add_ln8', ../src/hls/cnn.cpp:8) [13]  (0.489 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:10) with incoming values : ('select_ln10_1', ../src/hls/cnn.cpp:10) [14]  (0 ns)
	'add' operation ('add_ln8_1', ../src/hls/cnn.cpp:8) [28]  (0.878 ns)
	'select' operation ('select_ln10_1', ../src/hls/cnn.cpp:10) [29]  (0.48 ns)
	'mul' operation of DSP[31] ('mul_ln10', ../src/hls/cnn.cpp:10) [31]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln10', ../src/hls/cnn.cpp:10) [31]  (0.698 ns)

 <State 4>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln10', ../src/hls/cnn.cpp:10) [31]  (0.698 ns)

 <State 5>: 4.25ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:12) with incoming values : ('add_ln12', ../src/hls/cnn.cpp:12) [17]  (0 ns)
	'icmp' operation ('icmp_ln12', ../src/hls/cnn.cpp:12) [35]  (0.87 ns)
	'and' operation ('and_ln10', ../src/hls/cnn.cpp:10) [36]  (0.331 ns)
	'or' operation ('or_ln10', ../src/hls/cnn.cpp:10) [39]  (0 ns)
	'select' operation ('select_ln10_3', ../src/hls/cnn.cpp:10) [40]  (0.44 ns)
	'add' operation ('add_ln14', ../src/hls/cnn.cpp:14) [49]  (0.989 ns)
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 6>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 7>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 8>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 9>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 10>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 11>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 12>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 13>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 14>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 15>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 16>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 17>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 18>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 19>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 20>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 21>: 1.62ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)

 <State 22>: 2.97ns
The critical path consists of the following:
	'urem' operation ('urem_ln14', ../src/hls/cnn.cpp:14) [53]  (1.62 ns)
	'getelementptr' operation ('array9_addr', ../src/hls/cnn.cpp:14) [64]  (0 ns)
	'store' operation ('store_ln14', ../src/hls/cnn.cpp:14) of constant 0 on array 'array9' [94]  (1.35 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
