module wideexpr_00494(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s5);
  assign y1 = $signed($unsigned((6'sb001101)+((((s0)^(5'sb11110))<<((ctrl[6]?6'sb110111:1'sb0)))^~(((1'sb0)|(s2))>>((1'sb0)>>>(6'sb110000))))));
  assign y2 = ($signed((s6)&(s6)))+((3'sb000)<<<(5'sb11010));
  assign y3 = (ctrl[0]?(((3'sb001)^~(((s7)^(s6))&(s6)))&(-((ctrl[3]?{1{s1}}:(s6)<<<(1'b0)))))&(s6):$signed($signed((ctrl[7]?4'sb1000:s0))));
  assign y4 = $signed({1{(($signed(((ctrl[1]?(s4)<(s6):(4'b0111)<<<(s2)))>>>({(u6)&(5'b10100),5'sb11100,+(u7)})))+(((s7)^(1'sb1))&(($signed(4'sb0111))>>>(($signed(1'b0))<<(4'b1100)))))<<((($signed((s1)&(2'sb10)))==((ctrl[7]?($signed(1'sb1))>>((s2)^~(s7)):(+(2'b00))<<<(+(s3)))))^((({4{(3'sb101)^~(s2)}})|(~((3'b001)>>>(2'sb00))))+(1'sb1)))}});
  assign y5 = (ctrl[5]?($signed(&((u2)^~(2'b00))))&(s1):(ctrl[0]?(ctrl[5]?((s2)>>(s1))<<((u0)<<<(3'sb000)):(-(s2))-(5'sb00101)):s2));
  assign y6 = 5'b00010;
  assign y7 = ((^(s6))<<<($signed((((ctrl[5]?{s2,(s7)-({4'sb0000,6'sb110110,u0,2'sb10}),(ctrl[5]?$signed(u6):s6),u2}:{3'sb010,((ctrl[5]?6'sb101110:5'b00010))+($unsigned(s7)),(ctrl[5]?s6:(s4)>>>(3'sb010)),u5}))^~($unsigned({+($signed(s5)),(^(4'sb0111))-({s1,s0})})))|(u1))))-(s6);
endmodule
