#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cdf33c0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001cdf34381c0_0 .net "PC", 31 0, v000001cdf33fa300_0;  1 drivers
v000001cdf34384e0_0 .var "clk", 0 0;
v000001cdf3437fe0_0 .net "clkout", 0 0, L_000001cdf3439390;  1 drivers
v000001cdf3438080_0 .net "cycles_consumed", 31 0, v000001cdf34375e0_0;  1 drivers
v000001cdf3438120_0 .var "rst", 0 0;
S_000001cdf33c0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001cdf33c0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cdf33d5930 .param/l "RType" 0 4 2, C4<000000>;
P_000001cdf33d5968 .param/l "add" 0 4 5, C4<100000>;
P_000001cdf33d59a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cdf33d59d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cdf33d5a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001cdf33d5a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001cdf33d5a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001cdf33d5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cdf33d5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cdf33d5b28 .param/l "j" 0 4 12, C4<000010>;
P_000001cdf33d5b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001cdf33d5b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001cdf33d5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cdf33d5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cdf33d5c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001cdf33d5c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001cdf33d5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cdf33d5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cdf33d5d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001cdf33d5d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001cdf33d5d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001cdf33d5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cdf33d5e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001cdf33d5e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001cdf33d5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cdf33d5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001cdf34390f0 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3439010 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf34394e0 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3439470 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3439940 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf34399b0 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3439320 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3438e50 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3439390 .functor OR 1, v000001cdf34384e0_0, v000001cdf33c82c0_0, C4<0>, C4<0>;
L_000001cdf3439550 .functor OR 1, L_000001cdf3482d90, L_000001cdf3482570, C4<0>, C4<0>;
L_000001cdf3439710 .functor AND 1, L_000001cdf3482610, L_000001cdf3482f70, C4<1>, C4<1>;
L_000001cdf34395c0 .functor NOT 1, v000001cdf3438120_0, C4<0>, C4<0>, C4<0>;
L_000001cdf3438ec0 .functor OR 1, L_000001cdf34822f0, L_000001cdf3483b50, C4<0>, C4<0>;
L_000001cdf3438f30 .functor OR 1, L_000001cdf3438ec0, L_000001cdf3481cb0, C4<0>, C4<0>;
L_000001cdf3438fa0 .functor OR 1, L_000001cdf3481f30, L_000001cdf3493ff0, C4<0>, C4<0>;
L_000001cdf34397f0 .functor AND 1, L_000001cdf3481e90, L_000001cdf3438fa0, C4<1>, C4<1>;
L_000001cdf3439080 .functor OR 1, L_000001cdf34949f0, L_000001cdf3494450, C4<0>, C4<0>;
L_000001cdf3439630 .functor AND 1, L_000001cdf3494d10, L_000001cdf3439080, C4<1>, C4<1>;
L_000001cdf3439b70 .functor NOT 1, L_000001cdf3439390, C4<0>, C4<0>, C4<0>;
v000001cdf33fae40_0 .net "ALUOp", 3 0, v000001cdf33c8360_0;  1 drivers
v000001cdf33faee0_0 .net "ALUResult", 31 0, v000001cdf33fa580_0;  1 drivers
v000001cdf33faf80_0 .net "ALUSrc", 0 0, v000001cdf33c8720_0;  1 drivers
v000001cdf33fd0d0_0 .net "ALUin2", 31 0, L_000001cdf3495530;  1 drivers
v000001cdf33fc770_0 .net "MemReadEn", 0 0, v000001cdf33c7f00_0;  1 drivers
v000001cdf33fcb30_0 .net "MemWriteEn", 0 0, v000001cdf33c8900_0;  1 drivers
v000001cdf33fc3b0_0 .net "MemtoReg", 0 0, v000001cdf33c9260_0;  1 drivers
v000001cdf33fc310_0 .net "PC", 31 0, v000001cdf33fa300_0;  alias, 1 drivers
v000001cdf33fc450_0 .net "PCPlus1", 31 0, L_000001cdf3483650;  1 drivers
v000001cdf33fd670_0 .net "PCsrc", 0 0, v000001cdf33fb5c0_0;  1 drivers
v000001cdf33fde90_0 .net "RegDst", 0 0, v000001cdf33c9300_0;  1 drivers
v000001cdf33fd5d0_0 .net "RegWriteEn", 0 0, v000001cdf33c8040_0;  1 drivers
v000001cdf33fd710_0 .net "WriteRegister", 4 0, L_000001cdf3483ab0;  1 drivers
v000001cdf33fda30_0 .net *"_ivl_0", 0 0, L_000001cdf34390f0;  1 drivers
L_000001cdf3439ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fc9f0_0 .net/2u *"_ivl_10", 4 0, L_000001cdf3439ca0;  1 drivers
L_000001cdf343a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fcbd0_0 .net *"_ivl_101", 15 0, L_000001cdf343a090;  1 drivers
v000001cdf33fc810_0 .net *"_ivl_102", 31 0, L_000001cdf34833d0;  1 drivers
L_000001cdf343a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fc4f0_0 .net *"_ivl_105", 25 0, L_000001cdf343a0d8;  1 drivers
L_000001cdf343a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fd7b0_0 .net/2u *"_ivl_106", 31 0, L_000001cdf343a120;  1 drivers
v000001cdf33fc590_0 .net *"_ivl_108", 0 0, L_000001cdf3482610;  1 drivers
L_000001cdf343a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fcc70_0 .net/2u *"_ivl_110", 5 0, L_000001cdf343a168;  1 drivers
v000001cdf33fd850_0 .net *"_ivl_112", 0 0, L_000001cdf3482f70;  1 drivers
v000001cdf33fd530_0 .net *"_ivl_115", 0 0, L_000001cdf3439710;  1 drivers
v000001cdf33fd8f0_0 .net *"_ivl_116", 47 0, L_000001cdf34821b0;  1 drivers
L_000001cdf343a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fc8b0_0 .net *"_ivl_119", 15 0, L_000001cdf343a1b0;  1 drivers
L_000001cdf3439ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf33fdb70_0 .net/2u *"_ivl_12", 5 0, L_000001cdf3439ce8;  1 drivers
v000001cdf33fc090_0 .net *"_ivl_120", 47 0, L_000001cdf34826b0;  1 drivers
L_000001cdf343a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fd990_0 .net *"_ivl_123", 15 0, L_000001cdf343a1f8;  1 drivers
v000001cdf33fdcb0_0 .net *"_ivl_125", 0 0, L_000001cdf3482890;  1 drivers
v000001cdf33fc950_0 .net *"_ivl_126", 31 0, L_000001cdf3482cf0;  1 drivers
v000001cdf33fc630_0 .net *"_ivl_128", 47 0, L_000001cdf34831f0;  1 drivers
v000001cdf33fc6d0_0 .net *"_ivl_130", 47 0, L_000001cdf3482930;  1 drivers
v000001cdf33fdc10_0 .net *"_ivl_132", 47 0, L_000001cdf3483010;  1 drivers
v000001cdf33fca90_0 .net *"_ivl_134", 47 0, L_000001cdf34827f0;  1 drivers
v000001cdf33fc130_0 .net *"_ivl_14", 0 0, L_000001cdf3436c80;  1 drivers
v000001cdf33fce50_0 .net *"_ivl_140", 0 0, L_000001cdf34395c0;  1 drivers
L_000001cdf343a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fcdb0_0 .net/2u *"_ivl_142", 31 0, L_000001cdf343a288;  1 drivers
L_000001cdf343a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cdf33fdad0_0 .net/2u *"_ivl_146", 5 0, L_000001cdf343a360;  1 drivers
v000001cdf33fcd10_0 .net *"_ivl_148", 0 0, L_000001cdf34822f0;  1 drivers
L_000001cdf343a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cdf33fcef0_0 .net/2u *"_ivl_150", 5 0, L_000001cdf343a3a8;  1 drivers
v000001cdf33fcf90_0 .net *"_ivl_152", 0 0, L_000001cdf3483b50;  1 drivers
v000001cdf33fd030_0 .net *"_ivl_155", 0 0, L_000001cdf3438ec0;  1 drivers
L_000001cdf343a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cdf33fd170_0 .net/2u *"_ivl_156", 5 0, L_000001cdf343a3f0;  1 drivers
v000001cdf33fdd50_0 .net *"_ivl_158", 0 0, L_000001cdf3481cb0;  1 drivers
L_000001cdf3439d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cdf33fd210_0 .net/2u *"_ivl_16", 4 0, L_000001cdf3439d30;  1 drivers
v000001cdf33fddf0_0 .net *"_ivl_161", 0 0, L_000001cdf3438f30;  1 drivers
L_000001cdf343a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fbff0_0 .net/2u *"_ivl_162", 15 0, L_000001cdf343a438;  1 drivers
v000001cdf33fc1d0_0 .net *"_ivl_164", 31 0, L_000001cdf3482b10;  1 drivers
v000001cdf33fc270_0 .net *"_ivl_167", 0 0, L_000001cdf3481d50;  1 drivers
v000001cdf33fd2b0_0 .net *"_ivl_168", 15 0, L_000001cdf3482390;  1 drivers
v000001cdf33fd350_0 .net *"_ivl_170", 31 0, L_000001cdf34829d0;  1 drivers
v000001cdf33fd3f0_0 .net *"_ivl_174", 31 0, L_000001cdf3481df0;  1 drivers
L_000001cdf343a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fd490_0 .net *"_ivl_177", 25 0, L_000001cdf343a480;  1 drivers
L_000001cdf343a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3435a30_0 .net/2u *"_ivl_178", 31 0, L_000001cdf343a4c8;  1 drivers
v000001cdf3435990_0 .net *"_ivl_180", 0 0, L_000001cdf3481e90;  1 drivers
L_000001cdf343a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3436930_0 .net/2u *"_ivl_182", 5 0, L_000001cdf343a510;  1 drivers
v000001cdf34369d0_0 .net *"_ivl_184", 0 0, L_000001cdf3481f30;  1 drivers
L_000001cdf343a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cdf34364d0_0 .net/2u *"_ivl_186", 5 0, L_000001cdf343a558;  1 drivers
v000001cdf3436250_0 .net *"_ivl_188", 0 0, L_000001cdf3493ff0;  1 drivers
v000001cdf34357b0_0 .net *"_ivl_19", 4 0, L_000001cdf3436d20;  1 drivers
v000001cdf3435850_0 .net *"_ivl_191", 0 0, L_000001cdf3438fa0;  1 drivers
v000001cdf3435c10_0 .net *"_ivl_193", 0 0, L_000001cdf34397f0;  1 drivers
L_000001cdf343a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf3434db0_0 .net/2u *"_ivl_194", 5 0, L_000001cdf343a5a0;  1 drivers
v000001cdf3434e50_0 .net *"_ivl_196", 0 0, L_000001cdf3495210;  1 drivers
L_000001cdf343a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cdf34358f0_0 .net/2u *"_ivl_198", 31 0, L_000001cdf343a5e8;  1 drivers
L_000001cdf3439c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3436890_0 .net/2u *"_ivl_2", 5 0, L_000001cdf3439c58;  1 drivers
v000001cdf3435cb0_0 .net *"_ivl_20", 4 0, L_000001cdf3436dc0;  1 drivers
v000001cdf3435d50_0 .net *"_ivl_200", 31 0, L_000001cdf3495490;  1 drivers
v000001cdf34350d0_0 .net *"_ivl_204", 31 0, L_000001cdf3494130;  1 drivers
L_000001cdf343a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf34366b0_0 .net *"_ivl_207", 25 0, L_000001cdf343a630;  1 drivers
L_000001cdf343a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3435df0_0 .net/2u *"_ivl_208", 31 0, L_000001cdf343a678;  1 drivers
v000001cdf34367f0_0 .net *"_ivl_210", 0 0, L_000001cdf3494d10;  1 drivers
L_000001cdf343a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3435710_0 .net/2u *"_ivl_212", 5 0, L_000001cdf343a6c0;  1 drivers
v000001cdf3435530_0 .net *"_ivl_214", 0 0, L_000001cdf34949f0;  1 drivers
L_000001cdf343a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cdf3436a70_0 .net/2u *"_ivl_216", 5 0, L_000001cdf343a708;  1 drivers
v000001cdf3435e90_0 .net *"_ivl_218", 0 0, L_000001cdf3494450;  1 drivers
v000001cdf3434c70_0 .net *"_ivl_221", 0 0, L_000001cdf3439080;  1 drivers
v000001cdf3436570_0 .net *"_ivl_223", 0 0, L_000001cdf3439630;  1 drivers
L_000001cdf343a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf3435ad0_0 .net/2u *"_ivl_224", 5 0, L_000001cdf343a750;  1 drivers
v000001cdf3435350_0 .net *"_ivl_226", 0 0, L_000001cdf3493f50;  1 drivers
v000001cdf34362f0_0 .net *"_ivl_228", 31 0, L_000001cdf34952b0;  1 drivers
v000001cdf3435030_0 .net *"_ivl_24", 0 0, L_000001cdf34394e0;  1 drivers
L_000001cdf3439d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cdf3436750_0 .net/2u *"_ivl_26", 4 0, L_000001cdf3439d78;  1 drivers
v000001cdf3435f30_0 .net *"_ivl_29", 4 0, L_000001cdf3436f00;  1 drivers
v000001cdf3436390_0 .net *"_ivl_32", 0 0, L_000001cdf3439470;  1 drivers
L_000001cdf3439dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cdf3436b10_0 .net/2u *"_ivl_34", 4 0, L_000001cdf3439dc0;  1 drivers
v000001cdf3435b70_0 .net *"_ivl_37", 4 0, L_000001cdf3437360;  1 drivers
v000001cdf3435670_0 .net *"_ivl_40", 0 0, L_000001cdf3439940;  1 drivers
L_000001cdf3439e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3435fd0_0 .net/2u *"_ivl_42", 15 0, L_000001cdf3439e08;  1 drivers
v000001cdf3436070_0 .net *"_ivl_45", 15 0, L_000001cdf3482ed0;  1 drivers
v000001cdf3436110_0 .net *"_ivl_48", 0 0, L_000001cdf34399b0;  1 drivers
v000001cdf34361b0_0 .net *"_ivl_5", 5 0, L_000001cdf3438620;  1 drivers
L_000001cdf3439e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3436430_0 .net/2u *"_ivl_50", 36 0, L_000001cdf3439e50;  1 drivers
L_000001cdf3439e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3434d10_0 .net/2u *"_ivl_52", 31 0, L_000001cdf3439e98;  1 drivers
v000001cdf34353f0_0 .net *"_ivl_55", 4 0, L_000001cdf3482a70;  1 drivers
v000001cdf3435490_0 .net *"_ivl_56", 36 0, L_000001cdf34838d0;  1 drivers
v000001cdf3436610_0 .net *"_ivl_58", 36 0, L_000001cdf3483790;  1 drivers
v000001cdf3434ef0_0 .net *"_ivl_62", 0 0, L_000001cdf3439320;  1 drivers
L_000001cdf3439ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3434f90_0 .net/2u *"_ivl_64", 5 0, L_000001cdf3439ee0;  1 drivers
v000001cdf34355d0_0 .net *"_ivl_67", 5 0, L_000001cdf3482bb0;  1 drivers
v000001cdf3435170_0 .net *"_ivl_70", 0 0, L_000001cdf3438e50;  1 drivers
L_000001cdf3439f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf3435210_0 .net/2u *"_ivl_72", 57 0, L_000001cdf3439f28;  1 drivers
L_000001cdf3439f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf34352b0_0 .net/2u *"_ivl_74", 31 0, L_000001cdf3439f70;  1 drivers
v000001cdf34386c0_0 .net *"_ivl_77", 25 0, L_000001cdf34824d0;  1 drivers
v000001cdf3438300_0 .net *"_ivl_78", 57 0, L_000001cdf3482430;  1 drivers
v000001cdf3438760_0 .net *"_ivl_8", 0 0, L_000001cdf3439010;  1 drivers
v000001cdf3437680_0 .net *"_ivl_80", 57 0, L_000001cdf3482110;  1 drivers
L_000001cdf3439fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cdf3437860_0 .net/2u *"_ivl_84", 31 0, L_000001cdf3439fb8;  1 drivers
L_000001cdf343a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf3437400_0 .net/2u *"_ivl_88", 5 0, L_000001cdf343a000;  1 drivers
v000001cdf3437ea0_0 .net *"_ivl_90", 0 0, L_000001cdf3482d90;  1 drivers
L_000001cdf343a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cdf3436fa0_0 .net/2u *"_ivl_92", 5 0, L_000001cdf343a048;  1 drivers
v000001cdf34377c0_0 .net *"_ivl_94", 0 0, L_000001cdf3482570;  1 drivers
v000001cdf34370e0_0 .net *"_ivl_97", 0 0, L_000001cdf3439550;  1 drivers
v000001cdf3437900_0 .net *"_ivl_98", 47 0, L_000001cdf3483330;  1 drivers
v000001cdf34383a0_0 .net "adderResult", 31 0, L_000001cdf34836f0;  1 drivers
v000001cdf3438800_0 .net "address", 31 0, L_000001cdf3483a10;  1 drivers
v000001cdf3437cc0_0 .net "clk", 0 0, L_000001cdf3439390;  alias, 1 drivers
v000001cdf34375e0_0 .var "cycles_consumed", 31 0;
v000001cdf3437f40_0 .net "extImm", 31 0, L_000001cdf3482c50;  1 drivers
v000001cdf3438b20_0 .net "funct", 5 0, L_000001cdf3483830;  1 drivers
v000001cdf3438580_0 .net "hlt", 0 0, v000001cdf33c82c0_0;  1 drivers
v000001cdf3438940_0 .net "imm", 15 0, L_000001cdf3482070;  1 drivers
v000001cdf3437540_0 .net "immediate", 31 0, L_000001cdf34958f0;  1 drivers
v000001cdf3437040_0 .net "input_clk", 0 0, v000001cdf34384e0_0;  1 drivers
v000001cdf3437d60_0 .net "instruction", 31 0, L_000001cdf3482250;  1 drivers
v000001cdf3437220_0 .net "memoryReadData", 31 0, v000001cdf33fa440_0;  1 drivers
v000001cdf34379a0_0 .net "nextPC", 31 0, L_000001cdf3483290;  1 drivers
v000001cdf34389e0_0 .net "opcode", 5 0, L_000001cdf34388a0;  1 drivers
v000001cdf3437ae0_0 .net "rd", 4 0, L_000001cdf3436e60;  1 drivers
v000001cdf3437a40_0 .net "readData1", 31 0, L_000001cdf3439b00;  1 drivers
v000001cdf3438260_0 .net "readData1_w", 31 0, L_000001cdf34955d0;  1 drivers
v000001cdf34374a0_0 .net "readData2", 31 0, L_000001cdf3438d00;  1 drivers
v000001cdf3437b80_0 .net "rs", 4 0, L_000001cdf3437180;  1 drivers
v000001cdf3437720_0 .net "rst", 0 0, v000001cdf3438120_0;  1 drivers
v000001cdf3438440_0 .net "rt", 4 0, L_000001cdf3481fd0;  1 drivers
v000001cdf3437e00_0 .net "shamt", 31 0, L_000001cdf3483970;  1 drivers
v000001cdf34372c0_0 .net "wire_instruction", 31 0, L_000001cdf3439160;  1 drivers
v000001cdf3437c20_0 .net "writeData", 31 0, L_000001cdf3495a30;  1 drivers
v000001cdf3438a80_0 .net "zero", 0 0, L_000001cdf3495990;  1 drivers
L_000001cdf3438620 .part L_000001cdf3482250, 26, 6;
L_000001cdf34388a0 .functor MUXZ 6, L_000001cdf3438620, L_000001cdf3439c58, L_000001cdf34390f0, C4<>;
L_000001cdf3436c80 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf3439ce8;
L_000001cdf3436d20 .part L_000001cdf3482250, 11, 5;
L_000001cdf3436dc0 .functor MUXZ 5, L_000001cdf3436d20, L_000001cdf3439d30, L_000001cdf3436c80, C4<>;
L_000001cdf3436e60 .functor MUXZ 5, L_000001cdf3436dc0, L_000001cdf3439ca0, L_000001cdf3439010, C4<>;
L_000001cdf3436f00 .part L_000001cdf3482250, 21, 5;
L_000001cdf3437180 .functor MUXZ 5, L_000001cdf3436f00, L_000001cdf3439d78, L_000001cdf34394e0, C4<>;
L_000001cdf3437360 .part L_000001cdf3482250, 16, 5;
L_000001cdf3481fd0 .functor MUXZ 5, L_000001cdf3437360, L_000001cdf3439dc0, L_000001cdf3439470, C4<>;
L_000001cdf3482ed0 .part L_000001cdf3482250, 0, 16;
L_000001cdf3482070 .functor MUXZ 16, L_000001cdf3482ed0, L_000001cdf3439e08, L_000001cdf3439940, C4<>;
L_000001cdf3482a70 .part L_000001cdf3482250, 6, 5;
L_000001cdf34838d0 .concat [ 5 32 0 0], L_000001cdf3482a70, L_000001cdf3439e98;
L_000001cdf3483790 .functor MUXZ 37, L_000001cdf34838d0, L_000001cdf3439e50, L_000001cdf34399b0, C4<>;
L_000001cdf3483970 .part L_000001cdf3483790, 0, 32;
L_000001cdf3482bb0 .part L_000001cdf3482250, 0, 6;
L_000001cdf3483830 .functor MUXZ 6, L_000001cdf3482bb0, L_000001cdf3439ee0, L_000001cdf3439320, C4<>;
L_000001cdf34824d0 .part L_000001cdf3482250, 0, 26;
L_000001cdf3482430 .concat [ 26 32 0 0], L_000001cdf34824d0, L_000001cdf3439f70;
L_000001cdf3482110 .functor MUXZ 58, L_000001cdf3482430, L_000001cdf3439f28, L_000001cdf3438e50, C4<>;
L_000001cdf3483a10 .part L_000001cdf3482110, 0, 32;
L_000001cdf3483650 .arith/sum 32, v000001cdf33fa300_0, L_000001cdf3439fb8;
L_000001cdf3482d90 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a000;
L_000001cdf3482570 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a048;
L_000001cdf3483330 .concat [ 32 16 0 0], L_000001cdf3483a10, L_000001cdf343a090;
L_000001cdf34833d0 .concat [ 6 26 0 0], L_000001cdf34388a0, L_000001cdf343a0d8;
L_000001cdf3482610 .cmp/eq 32, L_000001cdf34833d0, L_000001cdf343a120;
L_000001cdf3482f70 .cmp/eq 6, L_000001cdf3483830, L_000001cdf343a168;
L_000001cdf34821b0 .concat [ 32 16 0 0], L_000001cdf3439b00, L_000001cdf343a1b0;
L_000001cdf34826b0 .concat [ 32 16 0 0], v000001cdf33fa300_0, L_000001cdf343a1f8;
L_000001cdf3482890 .part L_000001cdf3482070, 15, 1;
LS_000001cdf3482cf0_0_0 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_4 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_8 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_12 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_16 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_20 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_24 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_0_28 .concat [ 1 1 1 1], L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890, L_000001cdf3482890;
LS_000001cdf3482cf0_1_0 .concat [ 4 4 4 4], LS_000001cdf3482cf0_0_0, LS_000001cdf3482cf0_0_4, LS_000001cdf3482cf0_0_8, LS_000001cdf3482cf0_0_12;
LS_000001cdf3482cf0_1_4 .concat [ 4 4 4 4], LS_000001cdf3482cf0_0_16, LS_000001cdf3482cf0_0_20, LS_000001cdf3482cf0_0_24, LS_000001cdf3482cf0_0_28;
L_000001cdf3482cf0 .concat [ 16 16 0 0], LS_000001cdf3482cf0_1_0, LS_000001cdf3482cf0_1_4;
L_000001cdf34831f0 .concat [ 16 32 0 0], L_000001cdf3482070, L_000001cdf3482cf0;
L_000001cdf3482930 .arith/sum 48, L_000001cdf34826b0, L_000001cdf34831f0;
L_000001cdf3483010 .functor MUXZ 48, L_000001cdf3482930, L_000001cdf34821b0, L_000001cdf3439710, C4<>;
L_000001cdf34827f0 .functor MUXZ 48, L_000001cdf3483010, L_000001cdf3483330, L_000001cdf3439550, C4<>;
L_000001cdf34836f0 .part L_000001cdf34827f0, 0, 32;
L_000001cdf3483290 .functor MUXZ 32, L_000001cdf3483650, L_000001cdf34836f0, v000001cdf33fb5c0_0, C4<>;
L_000001cdf3482250 .functor MUXZ 32, L_000001cdf3439160, L_000001cdf343a288, L_000001cdf34395c0, C4<>;
L_000001cdf34822f0 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a360;
L_000001cdf3483b50 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a3a8;
L_000001cdf3481cb0 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a3f0;
L_000001cdf3482b10 .concat [ 16 16 0 0], L_000001cdf3482070, L_000001cdf343a438;
L_000001cdf3481d50 .part L_000001cdf3482070, 15, 1;
LS_000001cdf3482390_0_0 .concat [ 1 1 1 1], L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50;
LS_000001cdf3482390_0_4 .concat [ 1 1 1 1], L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50;
LS_000001cdf3482390_0_8 .concat [ 1 1 1 1], L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50;
LS_000001cdf3482390_0_12 .concat [ 1 1 1 1], L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50, L_000001cdf3481d50;
L_000001cdf3482390 .concat [ 4 4 4 4], LS_000001cdf3482390_0_0, LS_000001cdf3482390_0_4, LS_000001cdf3482390_0_8, LS_000001cdf3482390_0_12;
L_000001cdf34829d0 .concat [ 16 16 0 0], L_000001cdf3482070, L_000001cdf3482390;
L_000001cdf3482c50 .functor MUXZ 32, L_000001cdf34829d0, L_000001cdf3482b10, L_000001cdf3438f30, C4<>;
L_000001cdf3481df0 .concat [ 6 26 0 0], L_000001cdf34388a0, L_000001cdf343a480;
L_000001cdf3481e90 .cmp/eq 32, L_000001cdf3481df0, L_000001cdf343a4c8;
L_000001cdf3481f30 .cmp/eq 6, L_000001cdf3483830, L_000001cdf343a510;
L_000001cdf3493ff0 .cmp/eq 6, L_000001cdf3483830, L_000001cdf343a558;
L_000001cdf3495210 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a5a0;
L_000001cdf3495490 .functor MUXZ 32, L_000001cdf3482c50, L_000001cdf343a5e8, L_000001cdf3495210, C4<>;
L_000001cdf34958f0 .functor MUXZ 32, L_000001cdf3495490, L_000001cdf3483970, L_000001cdf34397f0, C4<>;
L_000001cdf3494130 .concat [ 6 26 0 0], L_000001cdf34388a0, L_000001cdf343a630;
L_000001cdf3494d10 .cmp/eq 32, L_000001cdf3494130, L_000001cdf343a678;
L_000001cdf34949f0 .cmp/eq 6, L_000001cdf3483830, L_000001cdf343a6c0;
L_000001cdf3494450 .cmp/eq 6, L_000001cdf3483830, L_000001cdf343a708;
L_000001cdf3493f50 .cmp/eq 6, L_000001cdf34388a0, L_000001cdf343a750;
L_000001cdf34952b0 .functor MUXZ 32, L_000001cdf3439b00, v000001cdf33fa300_0, L_000001cdf3493f50, C4<>;
L_000001cdf34955d0 .functor MUXZ 32, L_000001cdf34952b0, L_000001cdf3438d00, L_000001cdf3439630, C4<>;
S_000001cdf33c0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cdf33b5270 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cdf3439a20 .functor NOT 1, v000001cdf33c8720_0, C4<0>, C4<0>, C4<0>;
v000001cdf33c94e0_0 .net *"_ivl_0", 0 0, L_000001cdf3439a20;  1 drivers
v000001cdf33c8220_0 .net "in1", 31 0, L_000001cdf3438d00;  alias, 1 drivers
v000001cdf33c7b40_0 .net "in2", 31 0, L_000001cdf34958f0;  alias, 1 drivers
v000001cdf33c78c0_0 .net "out", 31 0, L_000001cdf3495530;  alias, 1 drivers
v000001cdf33c91c0_0 .net "s", 0 0, v000001cdf33c8720_0;  alias, 1 drivers
L_000001cdf3495530 .functor MUXZ 32, L_000001cdf34958f0, L_000001cdf3438d00, L_000001cdf3439a20, C4<>;
S_000001cdf3364520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cdf3430090 .param/l "RType" 0 4 2, C4<000000>;
P_000001cdf34300c8 .param/l "add" 0 4 5, C4<100000>;
P_000001cdf3430100 .param/l "addi" 0 4 8, C4<001000>;
P_000001cdf3430138 .param/l "addu" 0 4 5, C4<100001>;
P_000001cdf3430170 .param/l "and_" 0 4 5, C4<100100>;
P_000001cdf34301a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cdf34301e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cdf3430218 .param/l "bne" 0 4 10, C4<000101>;
P_000001cdf3430250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cdf3430288 .param/l "j" 0 4 12, C4<000010>;
P_000001cdf34302c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cdf34302f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cdf3430330 .param/l "lw" 0 4 8, C4<100011>;
P_000001cdf3430368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cdf34303a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cdf34303d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cdf3430410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cdf3430448 .param/l "sll" 0 4 6, C4<000000>;
P_000001cdf3430480 .param/l "slt" 0 4 5, C4<101010>;
P_000001cdf34304b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cdf34304f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cdf3430528 .param/l "sub" 0 4 5, C4<100010>;
P_000001cdf3430560 .param/l "subu" 0 4 5, C4<100011>;
P_000001cdf3430598 .param/l "sw" 0 4 8, C4<101011>;
P_000001cdf34305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cdf3430608 .param/l "xori" 0 4 8, C4<001110>;
v000001cdf33c8360_0 .var "ALUOp", 3 0;
v000001cdf33c8720_0 .var "ALUSrc", 0 0;
v000001cdf33c7f00_0 .var "MemReadEn", 0 0;
v000001cdf33c8900_0 .var "MemWriteEn", 0 0;
v000001cdf33c9260_0 .var "MemtoReg", 0 0;
v000001cdf33c9300_0 .var "RegDst", 0 0;
v000001cdf33c8040_0 .var "RegWriteEn", 0 0;
v000001cdf33c93a0_0 .net "funct", 5 0, L_000001cdf3483830;  alias, 1 drivers
v000001cdf33c82c0_0 .var "hlt", 0 0;
v000001cdf33c85e0_0 .net "opcode", 5 0, L_000001cdf34388a0;  alias, 1 drivers
v000001cdf33c89a0_0 .net "rst", 0 0, v000001cdf3438120_0;  alias, 1 drivers
E_000001cdf33b5570 .event anyedge, v000001cdf33c89a0_0, v000001cdf33c85e0_0, v000001cdf33c93a0_0;
S_000001cdf3364770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cdf33b4df0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cdf3439160 .functor BUFZ 32, L_000001cdf3482750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cdf33c9440_0 .net "Data_Out", 31 0, L_000001cdf3439160;  alias, 1 drivers
v000001cdf33c7960 .array "InstMem", 0 1023, 31 0;
v000001cdf33c8ae0_0 .net *"_ivl_0", 31 0, L_000001cdf3482750;  1 drivers
v000001cdf33c8b80_0 .net *"_ivl_3", 9 0, L_000001cdf34830b0;  1 drivers
v000001cdf33c9580_0 .net *"_ivl_4", 11 0, L_000001cdf3483470;  1 drivers
L_000001cdf343a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdf33c9620_0 .net *"_ivl_7", 1 0, L_000001cdf343a240;  1 drivers
v000001cdf33c7780_0 .net "addr", 31 0, v000001cdf33fa300_0;  alias, 1 drivers
v000001cdf33c7aa0_0 .var/i "i", 31 0;
L_000001cdf3482750 .array/port v000001cdf33c7960, L_000001cdf3483470;
L_000001cdf34830b0 .part v000001cdf33fa300_0, 0, 10;
L_000001cdf3483470 .concat [ 10 2 0 0], L_000001cdf34830b0, L_000001cdf343a240;
S_000001cdf32f69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cdf3439b00 .functor BUFZ 32, L_000001cdf3483510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cdf3438d00 .functor BUFZ 32, L_000001cdf3482e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cdf33c7dc0_0 .net *"_ivl_0", 31 0, L_000001cdf3483510;  1 drivers
v000001cdf33c7e60_0 .net *"_ivl_10", 6 0, L_000001cdf34835b0;  1 drivers
L_000001cdf343a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdf33a4310_0 .net *"_ivl_13", 1 0, L_000001cdf343a318;  1 drivers
v000001cdf33a4590_0 .net *"_ivl_2", 6 0, L_000001cdf3483150;  1 drivers
L_000001cdf343a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdf33fa9e0_0 .net *"_ivl_5", 1 0, L_000001cdf343a2d0;  1 drivers
v000001cdf33fb700_0 .net *"_ivl_8", 31 0, L_000001cdf3482e30;  1 drivers
v000001cdf33fabc0_0 .net "clk", 0 0, L_000001cdf3439390;  alias, 1 drivers
v000001cdf33fb7a0_0 .var/i "i", 31 0;
v000001cdf33fb520_0 .net "readData1", 31 0, L_000001cdf3439b00;  alias, 1 drivers
v000001cdf33fb660_0 .net "readData2", 31 0, L_000001cdf3438d00;  alias, 1 drivers
v000001cdf33fb340_0 .net "readRegister1", 4 0, L_000001cdf3437180;  alias, 1 drivers
v000001cdf33fa760_0 .net "readRegister2", 4 0, L_000001cdf3481fd0;  alias, 1 drivers
v000001cdf33fb480 .array "registers", 31 0, 31 0;
v000001cdf33fb0c0_0 .net "rst", 0 0, v000001cdf3438120_0;  alias, 1 drivers
v000001cdf33fb200_0 .net "we", 0 0, v000001cdf33c8040_0;  alias, 1 drivers
v000001cdf33fb2a0_0 .net "writeData", 31 0, L_000001cdf3495a30;  alias, 1 drivers
v000001cdf33fbd40_0 .net "writeRegister", 4 0, L_000001cdf3483ab0;  alias, 1 drivers
E_000001cdf33b5330/0 .event negedge, v000001cdf33c89a0_0;
E_000001cdf33b5330/1 .event posedge, v000001cdf33fabc0_0;
E_000001cdf33b5330 .event/or E_000001cdf33b5330/0, E_000001cdf33b5330/1;
L_000001cdf3483510 .array/port v000001cdf33fb480, L_000001cdf3483150;
L_000001cdf3483150 .concat [ 5 2 0 0], L_000001cdf3437180, L_000001cdf343a2d0;
L_000001cdf3482e30 .array/port v000001cdf33fb480, L_000001cdf34835b0;
L_000001cdf34835b0 .concat [ 5 2 0 0], L_000001cdf3481fd0, L_000001cdf343a318;
S_000001cdf32f6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cdf32f69c0;
 .timescale 0 0;
v000001cdf33c7c80_0 .var/i "i", 31 0;
S_000001cdf3361bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cdf33b4fb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cdf3439a90 .functor NOT 1, v000001cdf33c9300_0, C4<0>, C4<0>, C4<0>;
v000001cdf33fa4e0_0 .net *"_ivl_0", 0 0, L_000001cdf3439a90;  1 drivers
v000001cdf33fa1c0_0 .net "in1", 4 0, L_000001cdf3481fd0;  alias, 1 drivers
v000001cdf33fbac0_0 .net "in2", 4 0, L_000001cdf3436e60;  alias, 1 drivers
v000001cdf33fb020_0 .net "out", 4 0, L_000001cdf3483ab0;  alias, 1 drivers
v000001cdf33fb160_0 .net "s", 0 0, v000001cdf33c9300_0;  alias, 1 drivers
L_000001cdf3483ab0 .functor MUXZ 5, L_000001cdf3436e60, L_000001cdf3481fd0, L_000001cdf3439a90, C4<>;
S_000001cdf3361d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cdf33b53b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cdf3439400 .functor NOT 1, v000001cdf33c9260_0, C4<0>, C4<0>, C4<0>;
v000001cdf33fad00_0 .net *"_ivl_0", 0 0, L_000001cdf3439400;  1 drivers
v000001cdf33fbde0_0 .net "in1", 31 0, v000001cdf33fa580_0;  alias, 1 drivers
v000001cdf33fac60_0 .net "in2", 31 0, v000001cdf33fa440_0;  alias, 1 drivers
v000001cdf33fb840_0 .net "out", 31 0, L_000001cdf3495a30;  alias, 1 drivers
v000001cdf33faa80_0 .net "s", 0 0, v000001cdf33c9260_0;  alias, 1 drivers
L_000001cdf3495a30 .functor MUXZ 32, v000001cdf33fa440_0, v000001cdf33fa580_0, L_000001cdf3439400, C4<>;
S_000001cdf334dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cdf334def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cdf334df28 .param/l "AND" 0 9 12, C4<0010>;
P_000001cdf334df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cdf334df98 .param/l "OR" 0 9 12, C4<0011>;
P_000001cdf334dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cdf334e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cdf334e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cdf334e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cdf334e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cdf334e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cdf334e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cdf334e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cdf343a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf33fab20_0 .net/2u *"_ivl_0", 31 0, L_000001cdf343a798;  1 drivers
v000001cdf33fa3a0_0 .net "opSel", 3 0, v000001cdf33c8360_0;  alias, 1 drivers
v000001cdf33fa120_0 .net "operand1", 31 0, L_000001cdf34955d0;  alias, 1 drivers
v000001cdf33fb3e0_0 .net "operand2", 31 0, L_000001cdf3495530;  alias, 1 drivers
v000001cdf33fa580_0 .var "result", 31 0;
v000001cdf33fa800_0 .net "zero", 0 0, L_000001cdf3495990;  alias, 1 drivers
E_000001cdf33b4e70 .event anyedge, v000001cdf33c8360_0, v000001cdf33fa120_0, v000001cdf33c78c0_0;
L_000001cdf3495990 .cmp/eq 32, v000001cdf33fa580_0, L_000001cdf343a798;
S_000001cdf3394a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cdf3430650 .param/l "RType" 0 4 2, C4<000000>;
P_000001cdf3430688 .param/l "add" 0 4 5, C4<100000>;
P_000001cdf34306c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cdf34306f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cdf3430730 .param/l "and_" 0 4 5, C4<100100>;
P_000001cdf3430768 .param/l "andi" 0 4 8, C4<001100>;
P_000001cdf34307a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cdf34307d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cdf3430810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cdf3430848 .param/l "j" 0 4 12, C4<000010>;
P_000001cdf3430880 .param/l "jal" 0 4 12, C4<000011>;
P_000001cdf34308b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cdf34308f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cdf3430928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cdf3430960 .param/l "or_" 0 4 5, C4<100101>;
P_000001cdf3430998 .param/l "ori" 0 4 8, C4<001101>;
P_000001cdf34309d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cdf3430a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001cdf3430a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001cdf3430a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001cdf3430ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cdf3430ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cdf3430b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001cdf3430b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001cdf3430b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cdf3430bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001cdf33fb5c0_0 .var "PCsrc", 0 0;
v000001cdf33fa260_0 .net "funct", 5 0, L_000001cdf3483830;  alias, 1 drivers
v000001cdf33fa8a0_0 .net "opcode", 5 0, L_000001cdf34388a0;  alias, 1 drivers
v000001cdf33fbc00_0 .net "operand1", 31 0, L_000001cdf3439b00;  alias, 1 drivers
v000001cdf33fb8e0_0 .net "operand2", 31 0, L_000001cdf3495530;  alias, 1 drivers
v000001cdf33fb980_0 .net "rst", 0 0, v000001cdf3438120_0;  alias, 1 drivers
E_000001cdf33b4eb0/0 .event anyedge, v000001cdf33c89a0_0, v000001cdf33c85e0_0, v000001cdf33fb520_0, v000001cdf33c78c0_0;
E_000001cdf33b4eb0/1 .event anyedge, v000001cdf33c93a0_0;
E_000001cdf33b4eb0 .event/or E_000001cdf33b4eb0/0, E_000001cdf33b4eb0/1;
S_000001cdf3394bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cdf33fa940 .array "DataMem", 0 1023, 31 0;
v000001cdf33fba20_0 .net "address", 31 0, v000001cdf33fa580_0;  alias, 1 drivers
v000001cdf33f9fe0_0 .net "clock", 0 0, L_000001cdf3439b70;  1 drivers
v000001cdf33fbb60_0 .net "data", 31 0, L_000001cdf3438d00;  alias, 1 drivers
v000001cdf33fada0_0 .var/i "i", 31 0;
v000001cdf33fa440_0 .var "q", 31 0;
v000001cdf33fbca0_0 .net "rden", 0 0, v000001cdf33c7f00_0;  alias, 1 drivers
v000001cdf33fbe80_0 .net "wren", 0 0, v000001cdf33c8900_0;  alias, 1 drivers
E_000001cdf33b53f0 .event posedge, v000001cdf33f9fe0_0;
S_000001cdf337d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cdf33c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cdf33b57b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cdf33fa080_0 .net "PCin", 31 0, L_000001cdf3483290;  alias, 1 drivers
v000001cdf33fa300_0 .var "PCout", 31 0;
v000001cdf33fa620_0 .net "clk", 0 0, L_000001cdf3439390;  alias, 1 drivers
v000001cdf33fa6c0_0 .net "rst", 0 0, v000001cdf3438120_0;  alias, 1 drivers
    .scope S_000001cdf3394a20;
T_0 ;
    %wait E_000001cdf33b4eb0;
    %load/vec4 v000001cdf33fb980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cdf33fb5c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cdf33fa8a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cdf33fbc00_0;
    %load/vec4 v000001cdf33fb8e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cdf33fa8a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cdf33fbc00_0;
    %load/vec4 v000001cdf33fb8e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cdf33fa8a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cdf33fa8a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cdf33fa8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cdf33fa260_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cdf33fb5c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cdf337d0b0;
T_1 ;
    %wait E_000001cdf33b5330;
    %load/vec4 v000001cdf33fa6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cdf33fa300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cdf33fa080_0;
    %assign/vec4 v000001cdf33fa300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cdf3364770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf33c7aa0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cdf33c7aa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cdf33c7aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %load/vec4 v000001cdf33c7aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf33c7aa0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33c7960, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cdf3364520;
T_3 ;
    %wait E_000001cdf33b5570;
    %load/vec4 v000001cdf33c89a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cdf33c82c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf33c8900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf33c9260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf33c7f00_0, 0;
    %assign/vec4 v000001cdf33c9300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cdf33c82c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cdf33c8360_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cdf33c8720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf33c8040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf33c8900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf33c9260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf33c7f00_0, 0, 1;
    %store/vec4 v000001cdf33c9300_0, 0, 1;
    %load/vec4 v000001cdf33c85e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c82c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c9300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %load/vec4 v000001cdf33c93a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c9300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cdf33c9300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c9260_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf33c8720_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf33c8360_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cdf32f69c0;
T_4 ;
    %wait E_000001cdf33b5330;
    %fork t_1, S_000001cdf32f6b50;
    %jmp t_0;
    .scope S_000001cdf32f6b50;
t_1 ;
    %load/vec4 v000001cdf33fb0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf33c7c80_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cdf33c7c80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cdf33c7c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fb480, 0, 4;
    %load/vec4 v000001cdf33c7c80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf33c7c80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cdf33fb200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cdf33fb2a0_0;
    %load/vec4 v000001cdf33fbd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fb480, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fb480, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cdf32f69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cdf32f69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf33fb7a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cdf33fb7a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cdf33fb7a0_0;
    %ix/getv/s 4, v000001cdf33fb7a0_0;
    %load/vec4a v000001cdf33fb480, 4;
    %ix/getv/s 4, v000001cdf33fb7a0_0;
    %load/vec4a v000001cdf33fb480, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cdf33fb7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf33fb7a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cdf334dd60;
T_6 ;
    %wait E_000001cdf33b4e70;
    %load/vec4 v000001cdf33fa3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %add;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %sub;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %and;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %or;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %xor;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %or;
    %inv;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cdf33fa120_0;
    %load/vec4 v000001cdf33fb3e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cdf33fb3e0_0;
    %load/vec4 v000001cdf33fa120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cdf33fa120_0;
    %ix/getv 4, v000001cdf33fb3e0_0;
    %shiftl 4;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cdf33fa120_0;
    %ix/getv 4, v000001cdf33fb3e0_0;
    %shiftr 4;
    %assign/vec4 v000001cdf33fa580_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cdf3394bb0;
T_7 ;
    %wait E_000001cdf33b53f0;
    %load/vec4 v000001cdf33fbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cdf33fba20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cdf33fa940, 4;
    %assign/vec4 v000001cdf33fa440_0, 0;
T_7.0 ;
    %load/vec4 v000001cdf33fbe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cdf33fbb60_0;
    %ix/getv 3, v000001cdf33fba20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cdf3394bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf33fada0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cdf33fada0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cdf33fada0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %load/vec4 v000001cdf33fada0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf33fada0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf33fa940, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001cdf3394bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf33fada0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cdf33fada0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cdf33fada0_0;
    %load/vec4a v000001cdf33fa940, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cdf33fada0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cdf33fada0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf33fada0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cdf33c0570;
T_10 ;
    %wait E_000001cdf33b5330;
    %load/vec4 v000001cdf3437720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cdf34375e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cdf34375e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cdf34375e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cdf33c0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdf34384e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdf3438120_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cdf33c0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cdf34384e0_0;
    %inv;
    %assign/vec4 v000001cdf34384e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cdf33c0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdf3438120_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdf3438120_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001cdf3438080_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
