Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 03:25:38 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file nexys4fpga_max_inputs_timing_summary_postroute_physopted.rpt -pb nexys4fpga_max_inputs_timing_summary_postroute_physopted.pb -rpx nexys4fpga_max_inputs_timing_summary_postroute_physopted.rpx
| Design       : nexys4fpga_max_inputs
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 55928 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.094        0.000                      0               107561        0.020        0.000                      0               107561        3.000        0.000                       0                 55934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_110_clk_wiz_0     {0.000 4.545}        9.091           110.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_110_clk_wiz_0_1   {0.000 4.545}        9.091           110.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_110_clk_wiz_0           0.094        0.000                      0               107561        0.090        0.000                      0               107561        4.045        0.000                       0                 55930  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_110_clk_wiz_0_1         0.094        0.000                      0               107561        0.090        0.000                      0               107561        4.045        0.000                       0                 55930  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_110_clk_wiz_0_1  clk_110_clk_wiz_0          0.094        0.000                      0               107561        0.020        0.000                      0               107561  
clk_110_clk_wiz_0    clk_110_clk_wiz_0_1        0.094        0.000                      0               107561        0.020        0.000                      0               107561  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0
  To Clock:  clk_110_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[534][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.456ns (5.257%)  route 8.217ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.640 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.217     7.864    DB_n_137
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.570     7.640    JA_OBUF[4]
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/C
                         clock pessimism              0.480     8.121    
                         clock uncertainty           -0.070     8.050    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)       -0.093     7.957    inputs_reg[534][12]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[986][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 0.456ns (5.152%)  route 8.395ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 7.780 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.395     8.037    DB_n_243
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.710     7.780    JA_OBUF[4]
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/C
                         clock pessimism              0.480     8.261    
                         clock uncertainty           -0.070     8.191    
    SLICE_X73Y168        FDRE (Setup_fdre_C_D)       -0.058     8.133    inputs_reg[986][2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[1019][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 7.779 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.404     8.046    DB_n_243
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.709     7.779    JA_OBUF[4]
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/C
                         clock pessimism              0.480     8.260    
                         clock uncertainty           -0.070     8.190    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)       -0.047     8.143    inputs_reg[1019][2]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[699][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.456ns (5.272%)  route 8.194ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 7.572 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.194     7.840    DB_n_169
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.502     7.572    JA_OBUF[4]
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/C
                         clock pessimism              0.480     8.053    
                         clock uncertainty           -0.070     7.982    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)       -0.045     7.937    inputs_reg[699][12]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[926][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.456ns (5.199%)  route 8.315ns (94.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7.741 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.315     7.961    DB_n_217
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.671     7.741    JA_OBUF[4]
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/C
                         clock pessimism              0.480     8.222    
                         clock uncertainty           -0.070     8.152    
    SLICE_X26Y168        FDRE (Setup_fdre_C_D)       -0.093     8.059    inputs_reg[926][12]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[540][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.456ns (5.261%)  route 8.212ns (94.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.642 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.212     7.858    DB_n_137
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.572     7.642    JA_OBUF[4]
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/C
                         clock pessimism              0.480     8.123    
                         clock uncertainty           -0.070     8.052    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)       -0.095     7.957    inputs_reg[540][12]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[954][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 0.456ns (5.195%)  route 8.321ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 7.747 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.321     7.964    DB_n_227
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.677     7.747    JA_OBUF[4]
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/C
                         clock pessimism              0.480     8.228    
                         clock uncertainty           -0.070     8.158    
    SLICE_X39Y197        FDRE (Setup_fdre_C_D)       -0.093     8.065    inputs_reg[954][2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[951][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.456ns (5.195%)  route 8.322ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.749 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.322     7.965    DB_n_227
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.679     7.749    JA_OBUF[4]
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/C
                         clock pessimism              0.480     8.230    
                         clock uncertainty           -0.070     8.160    
    SLICE_X35Y197        FDRE (Setup_fdre_C_D)       -0.093     8.067    inputs_reg[951][2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[787][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.456ns (5.178%)  route 8.351ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 7.732 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.351     7.993    db_sw[2]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.662     7.732    JA_OBUF[4]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/C
                         clock pessimism              0.480     8.213    
                         clock uncertainty           -0.070     8.143    
    SLICE_X63Y166        FDRE (Setup_fdre_C_D)       -0.047     8.096    inputs_reg[787][2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[697][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.314%)  route 8.126ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.560 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.126     7.772    DB_n_169
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.490     7.560    JA_OBUF[4]
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/C
                         clock pessimism              0.480     8.041    
                         clock uncertainty           -0.070     7.970    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)       -0.093     7.877    inputs_reg[697][12]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.350ns (71.604%)  route 0.139ns (28.396%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.106 r  u_mean/sums_reg[199][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.106    u_mean/p_72_out__0[4]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.196    u_mean/sums_reg[199][4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[495][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[247][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.289ns (62.601%)  route 0.173ns (37.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.640    -0.524    u_mean/clk_110
    SLICE_X55Y193        FDRE                                         r  u_mean/sums_reg[495][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_mean/sums_reg[495][17]/Q
                         net (fo=2, routed)           0.173    -0.210    u_mean/sums_reg[495]__0[17]
    SLICE_X51Y192        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.148    -0.062 r  u_mean/sums_reg[247][18]_i_1/CO[2]
                         net (fo=1, routed)           0.000    -0.062    u_mean/p_120_out[18]
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.914    -0.759    u_mean/clk_110
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/C
                         clock pessimism              0.500    -0.259    
    SLICE_X51Y192        FDRE (Hold_fdre_C_D)         0.100    -0.159    u_mean/sums_reg[247][18]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[66][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.314ns (67.673%)  route 0.150ns (32.327%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.625    -0.539    OUTMUX/JA_OBUF[0]
    SLICE_X52Y16         FDRE                                         r  OUTMUX/operands_dly_reg[66][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  OUTMUX/operands_dly_reg[66][12]/Q
                         net (fo=1, routed)           0.150    -0.248    OUTMUX/operands_dly_reg[66]__0[12]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  OUTMUX/result_not_equal[66]_i_4/O
                         net (fo=1, routed)           0.000    -0.203    OUTMUX/result_not_equal[66]_i_4_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.075 r  OUTMUX/result_not_equal_reg[66]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.075    OUTMUX/result_not_equal065_out
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.898    -0.775    OUTMUX/JA_OBUF[0]
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.100    -0.175    OUTMUX/result_not_equal_reg[66]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[399][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.345ns (86.331%)  route 0.055ns (13.669%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.635    -0.529    OUTMUX/JA_OBUF[0]
    SLICE_X44Y49         FDRE                                         r  OUTMUX/operands_dly_reg[399][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  OUTMUX/operands_dly_reg[399][10]/Q
                         net (fo=1, routed)           0.054    -0.334    OUTMUX/operands_dly_reg[399]__0[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  OUTMUX/result_not_equal[399]_i_5/O
                         net (fo=1, routed)           0.000    -0.289    OUTMUX/result_not_equal[399]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.174 r  OUTMUX/result_not_equal_reg[399]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.173    OUTMUX/result_not_equal_reg[399]_i_2_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.129 r  OUTMUX/result_not_equal_reg[399]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.129    OUTMUX/result_not_equal0398_out
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.839    -0.834    OUTMUX/JA_OBUF[0]
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.100    -0.230    OUTMUX/result_not_equal_reg[399]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y160        FDRE                                         r  u_mean/sums_reg[900][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][9]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[9]
    SLICE_X47Y159        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][11]_i_4_n_0
    SLICE_X47Y159        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[9]
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X47Y159        FDRE (Hold_fdre_C_D)         0.105    -0.152    u_mean/sums_reg[449][9]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y161        FDRE                                         r  u_mean/sums_reg[900][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][13]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[13]
    SLICE_X47Y160        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][15]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][15]_i_4_n_0
    SLICE_X47Y160        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[13]
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.915    -0.758    u_mean/clk_110
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/C
                         clock pessimism              0.500    -0.258    
    SLICE_X47Y160        FDRE (Hold_fdre_C_D)         0.105    -0.153    u_mean/sums_reg[449][13]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y158        FDRE                                         r  u_mean/sums_reg[900][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][1]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[1]
    SLICE_X47Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][3]_i_4_n_0
    SLICE_X47Y157        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[1]
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X47Y157        FDRE (Hold_fdre_C_D)         0.105    -0.152    u_mean/sums_reg[449][1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y159        FDRE                                         r  u_mean/sums_reg[900][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][5]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[5]
    SLICE_X47Y158        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][7]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][7]_i_4_n_0
    SLICE_X47Y158        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[5]
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X47Y158        FDRE (Hold_fdre_C_D)         0.105    -0.152    u_mean/sums_reg[449][5]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[909][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[454][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.298ns (63.861%)  route 0.169ns (36.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.633    -0.531    u_mean/clk_110
    SLICE_X52Y168        FDRE                                         r  u_mean/sums_reg[909][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_mean/sums_reg[909][15]/Q
                         net (fo=2, routed)           0.169    -0.221    u_mean/sums_reg[909]__0[15]
    SLICE_X51Y167        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.108 r  u_mean/sums_reg[454][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    u_mean/sums_reg[454][15]_i_1_n_0
    SLICE_X51Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.064 r  u_mean/sums_reg[454][17]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.064    u_mean/p_199_out[17]
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.906    -0.767    u_mean/clk_110
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/C
                         clock pessimism              0.500    -0.267    
    SLICE_X51Y168        FDRE (Hold_fdre_C_D)         0.100    -0.167    u_mean/sums_reg[454][17]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.363ns (72.340%)  route 0.139ns (27.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.093 r  u_mean/sums_reg[199][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.093    u_mean/p_72_out__0[6]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.196    u_mean/sums_reg[199][6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_110_clk_wiz_0
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y16   generated_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X29Y66     OUTMUX/operands_dly_reg[500][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y58     OUTMUX/operands_dly_reg[500][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X32Y60     OUTMUX/operands_dly_reg[500][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X37Y60     OUTMUX/operands_dly_reg[500][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X87Y74     inputs_reg[185][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X87Y74     inputs_reg[185][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y187    OUTMUX/operands_dly_reg[950][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X46Y191    OUTMUX/operands_dly_reg[950][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y196    OUTMUX/operands_dly_reg[951][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y196    OUTMUX/operands_dly_reg[951][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y196    OUTMUX/operands_dly_reg[951][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y16     OUTMUX/result_not_equal_reg[66]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0_1
  To Clock:  clk_110_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[534][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.456ns (5.257%)  route 8.217ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.640 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.217     7.864    DB_n_137
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.570     7.640    JA_OBUF[4]
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/C
                         clock pessimism              0.480     8.121    
                         clock uncertainty           -0.070     8.051    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)       -0.093     7.958    inputs_reg[534][12]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[986][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 0.456ns (5.152%)  route 8.395ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 7.780 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.395     8.037    DB_n_243
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.710     7.780    JA_OBUF[4]
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/C
                         clock pessimism              0.480     8.261    
                         clock uncertainty           -0.070     8.191    
    SLICE_X73Y168        FDRE (Setup_fdre_C_D)       -0.058     8.133    inputs_reg[986][2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[1019][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 7.779 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.404     8.046    DB_n_243
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.709     7.779    JA_OBUF[4]
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/C
                         clock pessimism              0.480     8.260    
                         clock uncertainty           -0.070     8.190    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)       -0.047     8.143    inputs_reg[1019][2]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[699][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.456ns (5.272%)  route 8.194ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 7.572 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.194     7.840    DB_n_169
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.502     7.572    JA_OBUF[4]
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/C
                         clock pessimism              0.480     8.053    
                         clock uncertainty           -0.070     7.983    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)       -0.045     7.938    inputs_reg[699][12]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[926][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.456ns (5.199%)  route 8.315ns (94.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7.741 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.315     7.961    DB_n_217
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.671     7.741    JA_OBUF[4]
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/C
                         clock pessimism              0.480     8.222    
                         clock uncertainty           -0.070     8.152    
    SLICE_X26Y168        FDRE (Setup_fdre_C_D)       -0.093     8.059    inputs_reg[926][12]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[540][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.456ns (5.261%)  route 8.212ns (94.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.642 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.212     7.858    DB_n_137
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.572     7.642    JA_OBUF[4]
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/C
                         clock pessimism              0.480     8.123    
                         clock uncertainty           -0.070     8.053    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)       -0.095     7.958    inputs_reg[540][12]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[954][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 0.456ns (5.195%)  route 8.321ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 7.747 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.321     7.964    DB_n_227
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.677     7.747    JA_OBUF[4]
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/C
                         clock pessimism              0.480     8.228    
                         clock uncertainty           -0.070     8.158    
    SLICE_X39Y197        FDRE (Setup_fdre_C_D)       -0.093     8.065    inputs_reg[954][2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[951][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.456ns (5.195%)  route 8.322ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.749 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.322     7.965    DB_n_227
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.679     7.749    JA_OBUF[4]
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/C
                         clock pessimism              0.480     8.230    
                         clock uncertainty           -0.070     8.160    
    SLICE_X35Y197        FDRE (Setup_fdre_C_D)       -0.093     8.067    inputs_reg[951][2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[787][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.456ns (5.178%)  route 8.351ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 7.732 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.351     7.993    db_sw[2]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.662     7.732    JA_OBUF[4]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/C
                         clock pessimism              0.480     8.213    
                         clock uncertainty           -0.070     8.143    
    SLICE_X63Y166        FDRE (Setup_fdre_C_D)       -0.047     8.096    inputs_reg[787][2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[697][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.314%)  route 8.126ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.560 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.126     7.772    DB_n_169
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.490     7.560    JA_OBUF[4]
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/C
                         clock pessimism              0.480     8.041    
                         clock uncertainty           -0.070     7.971    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)       -0.093     7.878    inputs_reg[697][12]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.350ns (71.604%)  route 0.139ns (28.396%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.106 r  u_mean/sums_reg[199][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.106    u_mean/p_72_out__0[4]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.196    u_mean/sums_reg[199][4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[495][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[247][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.289ns (62.601%)  route 0.173ns (37.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.640    -0.524    u_mean/clk_110
    SLICE_X55Y193        FDRE                                         r  u_mean/sums_reg[495][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_mean/sums_reg[495][17]/Q
                         net (fo=2, routed)           0.173    -0.210    u_mean/sums_reg[495]__0[17]
    SLICE_X51Y192        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.148    -0.062 r  u_mean/sums_reg[247][18]_i_1/CO[2]
                         net (fo=1, routed)           0.000    -0.062    u_mean/p_120_out[18]
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.914    -0.759    u_mean/clk_110
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/C
                         clock pessimism              0.500    -0.259    
    SLICE_X51Y192        FDRE (Hold_fdre_C_D)         0.100    -0.159    u_mean/sums_reg[247][18]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[66][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.314ns (67.673%)  route 0.150ns (32.327%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.625    -0.539    OUTMUX/JA_OBUF[0]
    SLICE_X52Y16         FDRE                                         r  OUTMUX/operands_dly_reg[66][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  OUTMUX/operands_dly_reg[66][12]/Q
                         net (fo=1, routed)           0.150    -0.248    OUTMUX/operands_dly_reg[66]__0[12]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  OUTMUX/result_not_equal[66]_i_4/O
                         net (fo=1, routed)           0.000    -0.203    OUTMUX/result_not_equal[66]_i_4_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.075 r  OUTMUX/result_not_equal_reg[66]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.075    OUTMUX/result_not_equal065_out
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.898    -0.775    OUTMUX/JA_OBUF[0]
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.100    -0.175    OUTMUX/result_not_equal_reg[66]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[399][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.345ns (86.331%)  route 0.055ns (13.669%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.635    -0.529    OUTMUX/JA_OBUF[0]
    SLICE_X44Y49         FDRE                                         r  OUTMUX/operands_dly_reg[399][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  OUTMUX/operands_dly_reg[399][10]/Q
                         net (fo=1, routed)           0.054    -0.334    OUTMUX/operands_dly_reg[399]__0[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  OUTMUX/result_not_equal[399]_i_5/O
                         net (fo=1, routed)           0.000    -0.289    OUTMUX/result_not_equal[399]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.174 r  OUTMUX/result_not_equal_reg[399]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.173    OUTMUX/result_not_equal_reg[399]_i_2_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.129 r  OUTMUX/result_not_equal_reg[399]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.129    OUTMUX/result_not_equal0398_out
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.839    -0.834    OUTMUX/JA_OBUF[0]
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.100    -0.230    OUTMUX/result_not_equal_reg[399]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y160        FDRE                                         r  u_mean/sums_reg[900][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][9]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[9]
    SLICE_X47Y159        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][11]_i_4_n_0
    SLICE_X47Y159        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[9]
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X47Y159        FDRE (Hold_fdre_C_D)         0.105    -0.152    u_mean/sums_reg[449][9]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y161        FDRE                                         r  u_mean/sums_reg[900][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][13]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[13]
    SLICE_X47Y160        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][15]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][15]_i_4_n_0
    SLICE_X47Y160        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[13]
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.915    -0.758    u_mean/clk_110
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/C
                         clock pessimism              0.500    -0.258    
    SLICE_X47Y160        FDRE (Hold_fdre_C_D)         0.105    -0.153    u_mean/sums_reg[449][13]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y158        FDRE                                         r  u_mean/sums_reg[900][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][1]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[1]
    SLICE_X47Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][3]_i_4_n_0
    SLICE_X47Y157        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[1]
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X47Y157        FDRE (Hold_fdre_C_D)         0.105    -0.152    u_mean/sums_reg[449][1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y159        FDRE                                         r  u_mean/sums_reg[900][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][5]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[5]
    SLICE_X47Y158        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][7]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][7]_i_4_n_0
    SLICE_X47Y158        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[5]
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/C
                         clock pessimism              0.500    -0.257    
    SLICE_X47Y158        FDRE (Hold_fdre_C_D)         0.105    -0.152    u_mean/sums_reg[449][5]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[909][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[454][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.298ns (63.861%)  route 0.169ns (36.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.633    -0.531    u_mean/clk_110
    SLICE_X52Y168        FDRE                                         r  u_mean/sums_reg[909][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_mean/sums_reg[909][15]/Q
                         net (fo=2, routed)           0.169    -0.221    u_mean/sums_reg[909]__0[15]
    SLICE_X51Y167        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.108 r  u_mean/sums_reg[454][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    u_mean/sums_reg[454][15]_i_1_n_0
    SLICE_X51Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.064 r  u_mean/sums_reg[454][17]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.064    u_mean/p_199_out[17]
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.906    -0.767    u_mean/clk_110
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/C
                         clock pessimism              0.500    -0.267    
    SLICE_X51Y168        FDRE (Hold_fdre_C_D)         0.100    -0.167    u_mean/sums_reg[454][17]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.363ns (72.340%)  route 0.139ns (27.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.093 r  u_mean/sums_reg[199][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.093    u_mean/p_72_out__0[6]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.196    u_mean/sums_reg[199][6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_110_clk_wiz_0_1
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y16   generated_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X29Y66     OUTMUX/operands_dly_reg[500][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y58     OUTMUX/operands_dly_reg[500][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X32Y60     OUTMUX/operands_dly_reg[500][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X37Y60     OUTMUX/operands_dly_reg[500][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X30Y64     OUTMUX/operands_dly_reg[500][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X45Y33     u_mean/sums_reg[348][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X87Y74     inputs_reg[185][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X87Y74     inputs_reg[185][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X89Y75     inputs_reg[185][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y187    OUTMUX/operands_dly_reg[950][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X46Y191    OUTMUX/operands_dly_reg[950][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y196    OUTMUX/operands_dly_reg[951][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X35Y196    OUTMUX/operands_dly_reg[951][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y196    OUTMUX/operands_dly_reg[951][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X38Y197    OUTMUX/operands_dly_reg[951][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y16     OUTMUX/result_not_equal_reg[66]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0_1
  To Clock:  clk_110_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[534][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.456ns (5.257%)  route 8.217ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.640 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.217     7.864    DB_n_137
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.570     7.640    JA_OBUF[4]
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/C
                         clock pessimism              0.480     8.121    
                         clock uncertainty           -0.070     8.050    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)       -0.093     7.957    inputs_reg[534][12]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[986][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 0.456ns (5.152%)  route 8.395ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 7.780 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.395     8.037    DB_n_243
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.710     7.780    JA_OBUF[4]
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/C
                         clock pessimism              0.480     8.261    
                         clock uncertainty           -0.070     8.191    
    SLICE_X73Y168        FDRE (Setup_fdre_C_D)       -0.058     8.133    inputs_reg[986][2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[1019][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 7.779 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.404     8.046    DB_n_243
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.709     7.779    JA_OBUF[4]
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/C
                         clock pessimism              0.480     8.260    
                         clock uncertainty           -0.070     8.190    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)       -0.047     8.143    inputs_reg[1019][2]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[699][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.456ns (5.272%)  route 8.194ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 7.572 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.194     7.840    DB_n_169
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.502     7.572    JA_OBUF[4]
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/C
                         clock pessimism              0.480     8.053    
                         clock uncertainty           -0.070     7.982    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)       -0.045     7.937    inputs_reg[699][12]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[926][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.456ns (5.199%)  route 8.315ns (94.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7.741 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.315     7.961    DB_n_217
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.671     7.741    JA_OBUF[4]
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/C
                         clock pessimism              0.480     8.222    
                         clock uncertainty           -0.070     8.152    
    SLICE_X26Y168        FDRE (Setup_fdre_C_D)       -0.093     8.059    inputs_reg[926][12]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[540][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.456ns (5.261%)  route 8.212ns (94.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.642 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.212     7.858    DB_n_137
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.572     7.642    JA_OBUF[4]
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/C
                         clock pessimism              0.480     8.123    
                         clock uncertainty           -0.070     8.052    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)       -0.095     7.957    inputs_reg[540][12]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[954][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 0.456ns (5.195%)  route 8.321ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 7.747 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.321     7.964    DB_n_227
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.677     7.747    JA_OBUF[4]
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/C
                         clock pessimism              0.480     8.228    
                         clock uncertainty           -0.070     8.158    
    SLICE_X39Y197        FDRE (Setup_fdre_C_D)       -0.093     8.065    inputs_reg[954][2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[951][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.456ns (5.195%)  route 8.322ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.749 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.322     7.965    DB_n_227
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.679     7.749    JA_OBUF[4]
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/C
                         clock pessimism              0.480     8.230    
                         clock uncertainty           -0.070     8.160    
    SLICE_X35Y197        FDRE (Setup_fdre_C_D)       -0.093     8.067    inputs_reg[951][2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[787][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.456ns (5.178%)  route 8.351ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 7.732 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.351     7.993    db_sw[2]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.662     7.732    JA_OBUF[4]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/C
                         clock pessimism              0.480     8.213    
                         clock uncertainty           -0.070     8.143    
    SLICE_X63Y166        FDRE (Setup_fdre_C_D)       -0.047     8.096    inputs_reg[787][2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[697][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.314%)  route 8.126ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.560 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.126     7.772    DB_n_169
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.490     7.560    JA_OBUF[4]
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/C
                         clock pessimism              0.480     8.041    
                         clock uncertainty           -0.070     7.970    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)       -0.093     7.877    inputs_reg[697][12]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.350ns (71.604%)  route 0.139ns (28.396%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.106 r  u_mean/sums_reg[199][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.106    u_mean/p_72_out__0[4]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.070    -0.260    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.126    u_mean/sums_reg[199][4]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[495][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[247][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.289ns (62.601%)  route 0.173ns (37.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.640    -0.524    u_mean/clk_110
    SLICE_X55Y193        FDRE                                         r  u_mean/sums_reg[495][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_mean/sums_reg[495][17]/Q
                         net (fo=2, routed)           0.173    -0.210    u_mean/sums_reg[495]__0[17]
    SLICE_X51Y192        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.148    -0.062 r  u_mean/sums_reg[247][18]_i_1/CO[2]
                         net (fo=1, routed)           0.000    -0.062    u_mean/p_120_out[18]
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.914    -0.759    u_mean/clk_110
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/C
                         clock pessimism              0.500    -0.259    
                         clock uncertainty            0.070    -0.189    
    SLICE_X51Y192        FDRE (Hold_fdre_C_D)         0.100    -0.089    u_mean/sums_reg[247][18]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[66][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.314ns (67.673%)  route 0.150ns (32.327%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.625    -0.539    OUTMUX/JA_OBUF[0]
    SLICE_X52Y16         FDRE                                         r  OUTMUX/operands_dly_reg[66][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  OUTMUX/operands_dly_reg[66][12]/Q
                         net (fo=1, routed)           0.150    -0.248    OUTMUX/operands_dly_reg[66]__0[12]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  OUTMUX/result_not_equal[66]_i_4/O
                         net (fo=1, routed)           0.000    -0.203    OUTMUX/result_not_equal[66]_i_4_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.075 r  OUTMUX/result_not_equal_reg[66]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.075    OUTMUX/result_not_equal065_out
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.898    -0.775    OUTMUX/JA_OBUF[0]
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.070    -0.204    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.100    -0.104    OUTMUX/result_not_equal_reg[66]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[399][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.345ns (86.331%)  route 0.055ns (13.669%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.635    -0.529    OUTMUX/JA_OBUF[0]
    SLICE_X44Y49         FDRE                                         r  OUTMUX/operands_dly_reg[399][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  OUTMUX/operands_dly_reg[399][10]/Q
                         net (fo=1, routed)           0.054    -0.334    OUTMUX/operands_dly_reg[399]__0[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  OUTMUX/result_not_equal[399]_i_5/O
                         net (fo=1, routed)           0.000    -0.289    OUTMUX/result_not_equal[399]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.174 r  OUTMUX/result_not_equal_reg[399]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.173    OUTMUX/result_not_equal_reg[399]_i_2_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.129 r  OUTMUX/result_not_equal_reg[399]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.129    OUTMUX/result_not_equal0398_out
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.839    -0.834    OUTMUX/JA_OBUF[0]
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.070    -0.260    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.100    -0.160    OUTMUX/result_not_equal_reg[399]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y160        FDRE                                         r  u_mean/sums_reg[900][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][9]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[9]
    SLICE_X47Y159        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][11]_i_4_n_0
    SLICE_X47Y159        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[9]
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/C
                         clock pessimism              0.500    -0.257    
                         clock uncertainty            0.070    -0.187    
    SLICE_X47Y159        FDRE (Hold_fdre_C_D)         0.105    -0.082    u_mean/sums_reg[449][9]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y161        FDRE                                         r  u_mean/sums_reg[900][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][13]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[13]
    SLICE_X47Y160        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][15]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][15]_i_4_n_0
    SLICE_X47Y160        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[13]
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.915    -0.758    u_mean/clk_110
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/C
                         clock pessimism              0.500    -0.258    
                         clock uncertainty            0.070    -0.188    
    SLICE_X47Y160        FDRE (Hold_fdre_C_D)         0.105    -0.083    u_mean/sums_reg[449][13]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y158        FDRE                                         r  u_mean/sums_reg[900][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][1]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[1]
    SLICE_X47Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][3]_i_4_n_0
    SLICE_X47Y157        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[1]
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/C
                         clock pessimism              0.500    -0.257    
                         clock uncertainty            0.070    -0.187    
    SLICE_X47Y157        FDRE (Hold_fdre_C_D)         0.105    -0.082    u_mean/sums_reg[449][1]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y159        FDRE                                         r  u_mean/sums_reg[900][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][5]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[5]
    SLICE_X47Y158        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][7]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][7]_i_4_n_0
    SLICE_X47Y158        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[5]
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/C
                         clock pessimism              0.500    -0.257    
                         clock uncertainty            0.070    -0.187    
    SLICE_X47Y158        FDRE (Hold_fdre_C_D)         0.105    -0.082    u_mean/sums_reg[449][5]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[909][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[454][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.298ns (63.861%)  route 0.169ns (36.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.633    -0.531    u_mean/clk_110
    SLICE_X52Y168        FDRE                                         r  u_mean/sums_reg[909][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_mean/sums_reg[909][15]/Q
                         net (fo=2, routed)           0.169    -0.221    u_mean/sums_reg[909]__0[15]
    SLICE_X51Y167        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.108 r  u_mean/sums_reg[454][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    u_mean/sums_reg[454][15]_i_1_n_0
    SLICE_X51Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.064 r  u_mean/sums_reg[454][17]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.064    u_mean/p_199_out[17]
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.906    -0.767    u_mean/clk_110
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/C
                         clock pessimism              0.500    -0.267    
                         clock uncertainty            0.070    -0.197    
    SLICE_X51Y168        FDRE (Hold_fdre_C_D)         0.100    -0.097    u_mean/sums_reg[454][17]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.363ns (72.340%)  route 0.139ns (27.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.093 r  u_mean/sums_reg[199][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.093    u_mean/p_72_out__0[6]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.070    -0.260    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.126    u_mean/sums_reg[199][6]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0
  To Clock:  clk_110_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[534][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.456ns (5.257%)  route 8.217ns (94.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 7.640 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.217     7.864    DB_n_137
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.570     7.640    JA_OBUF[4]
    SLICE_X7Y124         FDRE                                         r  inputs_reg[534][12]/C
                         clock pessimism              0.480     8.121    
                         clock uncertainty           -0.070     8.050    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)       -0.093     7.957    inputs_reg[534][12]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[986][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 0.456ns (5.152%)  route 8.395ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 7.780 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.395     8.037    DB_n_243
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.710     7.780    JA_OBUF[4]
    SLICE_X73Y168        FDRE                                         r  inputs_reg[986][2]/C
                         clock pessimism              0.480     8.261    
                         clock uncertainty           -0.070     8.191    
    SLICE_X73Y168        FDRE (Setup_fdre_C_D)       -0.058     8.133    inputs_reg[986][2]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[1019][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 7.779 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.404     8.046    DB_n_243
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.709     7.779    JA_OBUF[4]
    SLICE_X73Y170        FDRE                                         r  inputs_reg[1019][2]/C
                         clock pessimism              0.480     8.260    
                         clock uncertainty           -0.070     8.190    
    SLICE_X73Y170        FDRE (Setup_fdre_C_D)       -0.047     8.143    inputs_reg[1019][2]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[699][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.456ns (5.272%)  route 8.194ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 7.572 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.194     7.840    DB_n_169
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.502     7.572    JA_OBUF[4]
    SLICE_X14Y134        FDRE                                         r  inputs_reg[699][12]/C
                         clock pessimism              0.480     8.053    
                         clock uncertainty           -0.070     7.982    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)       -0.045     7.937    inputs_reg[699][12]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[926][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.456ns (5.199%)  route 8.315ns (94.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7.741 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.315     7.961    DB_n_217
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.671     7.741    JA_OBUF[4]
    SLICE_X26Y168        FDRE                                         r  inputs_reg[926][12]/C
                         clock pessimism              0.480     8.222    
                         clock uncertainty           -0.070     8.152    
    SLICE_X26Y168        FDRE (Setup_fdre_C_D)       -0.093     8.059    inputs_reg[926][12]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[540][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.456ns (5.261%)  route 8.212ns (94.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.642 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.212     7.858    DB_n_137
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.572     7.642    JA_OBUF[4]
    SLICE_X7Y123         FDRE                                         r  inputs_reg[540][12]/C
                         clock pessimism              0.480     8.123    
                         clock uncertainty           -0.070     8.052    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)       -0.095     7.957    inputs_reg[540][12]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[954][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 0.456ns (5.195%)  route 8.321ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 7.747 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.321     7.964    DB_n_227
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.677     7.747    JA_OBUF[4]
    SLICE_X39Y197        FDRE                                         r  inputs_reg[954][2]/C
                         clock pessimism              0.480     8.228    
                         clock uncertainty           -0.070     8.158    
    SLICE_X39Y197        FDRE (Setup_fdre_C_D)       -0.093     8.065    inputs_reg[954][2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[951][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.456ns (5.195%)  route 8.322ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 7.749 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.322     7.965    DB_n_227
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.679     7.749    JA_OBUF[4]
    SLICE_X35Y197        FDRE                                         r  inputs_reg[951][2]/C
                         clock pessimism              0.480     8.230    
                         clock uncertainty           -0.070     8.160    
    SLICE_X35Y197        FDRE (Setup_fdre_C_D)       -0.093     8.067    inputs_reg[951][2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[787][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 0.456ns (5.178%)  route 8.351ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 7.732 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.726    -0.814    DB/clk_110
    SLICE_X1Y99          FDRE                                         r  DB/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  DB/swtch_db_reg[2]/Q
                         net (fo=1025, routed)        8.351     7.993    db_sw[2]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.662     7.732    JA_OBUF[4]
    SLICE_X63Y166        FDRE                                         r  inputs_reg[787][2]/C
                         clock pessimism              0.480     8.213    
                         clock uncertainty           -0.070     8.143    
    SLICE_X63Y166        FDRE (Setup_fdre_C_D)       -0.047     8.096    inputs_reg[787][2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 DB/swtch_db_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[697][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.314%)  route 8.126ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.560 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.730    -0.810    DB/clk_110
    SLICE_X89Y89         FDRE                                         r  DB/swtch_db_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.354 r  DB/swtch_db_reg[12]/Q
                         net (fo=1025, routed)        8.126     7.772    DB_n_169
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       1.490     7.560    JA_OBUF[4]
    SLICE_X32Y127        FDRE                                         r  inputs_reg[697][12]/C
                         clock pessimism              0.480     8.041    
                         clock uncertainty           -0.070     7.970    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)       -0.093     7.877    inputs_reg[697][12]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.350ns (71.604%)  route 0.139ns (28.396%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.106 r  u_mean/sums_reg[199][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.106    u_mean/p_72_out__0[4]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][4]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.070    -0.260    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.126    u_mean/sums_reg[199][4]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[495][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[247][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.289ns (62.601%)  route 0.173ns (37.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.640    -0.524    u_mean/clk_110
    SLICE_X55Y193        FDRE                                         r  u_mean/sums_reg[495][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_mean/sums_reg[495][17]/Q
                         net (fo=2, routed)           0.173    -0.210    u_mean/sums_reg[495]__0[17]
    SLICE_X51Y192        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.148    -0.062 r  u_mean/sums_reg[247][18]_i_1/CO[2]
                         net (fo=1, routed)           0.000    -0.062    u_mean/p_120_out[18]
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.914    -0.759    u_mean/clk_110
    SLICE_X51Y192        FDRE                                         r  u_mean/sums_reg[247][18]/C
                         clock pessimism              0.500    -0.259    
                         clock uncertainty            0.070    -0.189    
    SLICE_X51Y192        FDRE (Hold_fdre_C_D)         0.100    -0.089    u_mean/sums_reg[247][18]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[66][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.314ns (67.673%)  route 0.150ns (32.327%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.625    -0.539    OUTMUX/JA_OBUF[0]
    SLICE_X52Y16         FDRE                                         r  OUTMUX/operands_dly_reg[66][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  OUTMUX/operands_dly_reg[66][12]/Q
                         net (fo=1, routed)           0.150    -0.248    OUTMUX/operands_dly_reg[66]__0[12]
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  OUTMUX/result_not_equal[66]_i_4/O
                         net (fo=1, routed)           0.000    -0.203    OUTMUX/result_not_equal[66]_i_4_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.075 r  OUTMUX/result_not_equal_reg[66]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.075    OUTMUX/result_not_equal065_out
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.898    -0.775    OUTMUX/JA_OBUF[0]
    SLICE_X51Y16         FDRE                                         r  OUTMUX/result_not_equal_reg[66]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.070    -0.204    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.100    -0.104    OUTMUX/result_not_equal_reg[66]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 OUTMUX/operands_dly_reg[399][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[399]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.345ns (86.331%)  route 0.055ns (13.669%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.635    -0.529    OUTMUX/JA_OBUF[0]
    SLICE_X44Y49         FDRE                                         r  OUTMUX/operands_dly_reg[399][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  OUTMUX/operands_dly_reg[399][10]/Q
                         net (fo=1, routed)           0.054    -0.334    OUTMUX/operands_dly_reg[399]__0[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  OUTMUX/result_not_equal[399]_i_5/O
                         net (fo=1, routed)           0.000    -0.289    OUTMUX/result_not_equal[399]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.174 r  OUTMUX/result_not_equal_reg[399]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.173    OUTMUX/result_not_equal_reg[399]_i_2_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.129 r  OUTMUX/result_not_equal_reg[399]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.129    OUTMUX/result_not_equal0398_out
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.839    -0.834    OUTMUX/JA_OBUF[0]
    SLICE_X45Y50         FDRE                                         r  OUTMUX/result_not_equal_reg[399]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.070    -0.260    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.100    -0.160    OUTMUX/result_not_equal_reg[399]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y160        FDRE                                         r  u_mean/sums_reg[900][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][9]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[9]
    SLICE_X47Y159        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][11]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][11]_i_4_n_0
    SLICE_X47Y159        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[9]
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y159        FDRE                                         r  u_mean/sums_reg[449][9]/C
                         clock pessimism              0.500    -0.257    
                         clock uncertainty            0.070    -0.187    
    SLICE_X47Y159        FDRE (Hold_fdre_C_D)         0.105    -0.082    u_mean/sums_reg[449][9]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.638    -0.526    u_mean/clk_110
    SLICE_X54Y161        FDRE                                         r  u_mean/sums_reg[900][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_mean/sums_reg[900][13]/Q
                         net (fo=1, routed)           0.202    -0.160    u_mean/sums_reg[900]__0[13]
    SLICE_X47Y160        LUT2 (Prop_lut2_I1_O)        0.045    -0.115 r  u_mean/sums[449][15]_i_4/O
                         net (fo=1, routed)           0.000    -0.115    u_mean/sums[449][15]_i_4_n_0
    SLICE_X47Y160        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.050 r  u_mean/sums_reg[449][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.050    u_mean/p_194_out[13]
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.915    -0.758    u_mean/clk_110
    SLICE_X47Y160        FDRE                                         r  u_mean/sums_reg[449][13]/C
                         clock pessimism              0.500    -0.258    
                         clock uncertainty            0.070    -0.188    
    SLICE_X47Y160        FDRE (Hold_fdre_C_D)         0.105    -0.083    u_mean/sums_reg[449][13]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y158        FDRE                                         r  u_mean/sums_reg[900][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][1]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[1]
    SLICE_X47Y157        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][3]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][3]_i_4_n_0
    SLICE_X47Y157        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[1]
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y157        FDRE                                         r  u_mean/sums_reg[449][1]/C
                         clock pessimism              0.500    -0.257    
                         clock uncertainty            0.070    -0.187    
    SLICE_X47Y157        FDRE (Hold_fdre_C_D)         0.105    -0.082    u_mean/sums_reg[449][1]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[900][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[449][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.274ns (57.618%)  route 0.202ns (42.382%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.639    -0.525    u_mean/clk_110
    SLICE_X54Y159        FDRE                                         r  u_mean/sums_reg[900][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  u_mean/sums_reg[900][5]/Q
                         net (fo=1, routed)           0.202    -0.159    u_mean/sums_reg[900]__0[5]
    SLICE_X47Y158        LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  u_mean/sums[449][7]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    u_mean/sums[449][7]_i_4_n_0
    SLICE_X47Y158        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.049 r  u_mean/sums_reg[449][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    u_mean/p_194_out[5]
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.916    -0.757    u_mean/clk_110
    SLICE_X47Y158        FDRE                                         r  u_mean/sums_reg[449][5]/C
                         clock pessimism              0.500    -0.257    
                         clock uncertainty            0.070    -0.187    
    SLICE_X47Y158        FDRE (Hold_fdre_C_D)         0.105    -0.082    u_mean/sums_reg[449][5]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[909][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[454][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.298ns (63.861%)  route 0.169ns (36.139%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.633    -0.531    u_mean/clk_110
    SLICE_X52Y168        FDRE                                         r  u_mean/sums_reg[909][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_mean/sums_reg[909][15]/Q
                         net (fo=2, routed)           0.169    -0.221    u_mean/sums_reg[909]__0[15]
    SLICE_X51Y167        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.108 r  u_mean/sums_reg[454][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    u_mean/sums_reg[454][15]_i_1_n_0
    SLICE_X51Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.064 r  u_mean/sums_reg[454][17]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.064    u_mean/p_199_out[17]
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.906    -0.767    u_mean/clk_110
    SLICE_X51Y168        FDRE                                         r  u_mean/sums_reg[454][17]/C
                         clock pessimism              0.500    -0.267    
                         clock uncertainty            0.070    -0.197    
    SLICE_X51Y168        FDRE (Hold_fdre_C_D)         0.100    -0.097    u_mean/sums_reg[454][17]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[400][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u_mean/sums_reg[199][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.363ns (72.340%)  route 0.139ns (27.660%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.569    -0.595    u_mean/clk_110
    SLICE_X63Y99         FDRE                                         r  u_mean/sums_reg[400][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_mean/sums_reg[400][2]/Q
                         net (fo=1, routed)           0.138    -0.316    u_mean/sums_reg[400]__0[2]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.271 r  u_mean/sums[199][3]_i_3/O
                         net (fo=1, routed)           0.000    -0.271    u_mean/sums[199][3]_i_3_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.160 r  u_mean/sums_reg[199][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.159    u_mean/sums_reg[199][3]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.093 r  u_mean/sums_reg[199][7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.093    u_mean/p_72_out__0[6]
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=55929, routed)       0.833    -0.839    u_mean/clk_110
    SLICE_X62Y100        FDRE                                         r  u_mean/sums_reg[199][6]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.070    -0.260    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134    -0.126    u_mean/sums_reg[199][6]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.033    





