Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\StrayPyramid\Desktop\WORKSPACE\Verilog\ComputerSystem.qsys --synthesis=VERILOG --output-directory=C:\Users\StrayPyramid\Desktop\WORKSPACE\Verilog\ComputerSystem\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Verilog/ComputerSystem.qsys
Progress: Reading input file
Progress: Adding Coefficents_FIFO_A2F [altera_avalon_fifo 19.1]
Progress: Parameterizing module Coefficents_FIFO_A2F
Progress: Adding Ethernet_FIFO_F2A [altera_avalon_fifo 19.1]
Progress: Parameterizing module Ethernet_FIFO_F2A
Progress: Adding Output_Enable [altera_avalon_pio 19.1]
Progress: Parameterizing module Output_Enable
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 19.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hps [altera_hps 19.1]
Progress: Parameterizing module hps
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ComputerSystem.hps: HPS Main PLL counter settings: n = 0  m = 73
Info: ComputerSystem.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ComputerSystem.hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ComputerSystem.hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: ComputerSystem.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: ComputerSystem: Generating ComputerSystem "ComputerSystem" for QUARTUS_SYNTH
Info: Coefficents_FIFO_A2F: Starting RTL generation for module 'ComputerSystem_Coefficents_FIFO_A2F'
Info: Coefficents_FIFO_A2F:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=ComputerSystem_Coefficents_FIFO_A2F --dir=C:/Users/STRAYP~1/AppData/Local/Temp/alt8470_4544950586897190853.dir/0002_Coefficents_FIFO_A2F_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/STRAYP~1/AppData/Local/Temp/alt8470_4544950586897190853.dir/0002_Coefficents_FIFO_A2F_gen//ComputerSystem_Coefficents_FIFO_A2F_component_configuration.pl  --do_build_sim=0  ]
Info: Coefficents_FIFO_A2F: Done RTL generation for module 'ComputerSystem_Coefficents_FIFO_A2F'
Info: Coefficents_FIFO_A2F: "ComputerSystem" instantiated altera_avalon_fifo "Coefficents_FIFO_A2F"
Info: Output_Enable: Starting RTL generation for module 'ComputerSystem_Output_Enable'
Info: Output_Enable:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ComputerSystem_Output_Enable --dir=C:/Users/STRAYP~1/AppData/Local/Temp/alt8470_4544950586897190853.dir/0003_Output_Enable_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/STRAYP~1/AppData/Local/Temp/alt8470_4544950586897190853.dir/0003_Output_Enable_gen//ComputerSystem_Output_Enable_component_configuration.pl  --do_build_sim=0  ]
Info: Output_Enable: Done RTL generation for module 'ComputerSystem_Output_Enable'
Info: Output_Enable: "ComputerSystem" instantiated altera_avalon_pio "Output_Enable"
Info: audio_pll_0: "ComputerSystem" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 73
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps: set_interface_assignment: Interface "hps_io" does not exist
Info: hps: "ComputerSystem" instantiated altera_hps "hps"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ComputerSystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "ComputerSystem" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "ComputerSystem" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: Coefficents_FIFO_A2F_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Coefficents_FIFO_A2F_in_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: Coefficents_FIFO_A2F_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Coefficents_FIFO_A2F_in_agent"
Info: Coefficents_FIFO_A2F_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Coefficents_FIFO_A2F_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Coefficents_FIFO_A2F_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Coefficents_FIFO_A2F_in_burst_adapter"
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Coefficents_FIFO_A2F_in_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Coefficents_FIFO_A2F_in_rsp_width_adapter"
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/StrayPyramid/Desktop/WORKSPACE/Verilog/ComputerSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ComputerSystem: Done "ComputerSystem" with 34 modules, 92 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
