
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003627                       # Number of seconds simulated
sim_ticks                                  3627273249                       # Number of ticks simulated
final_tick                               533198617503                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62221                       # Simulator instruction rate (inst/s)
host_op_rate                                    78794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 111455                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886520                       # Number of bytes of host memory used
host_seconds                                 32544.85                       # Real time elapsed on the host
sim_insts                                  2024986833                       # Number of instructions simulated
sim_ops                                    2564353487                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       536448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       588032                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1135488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       152448                       # Number of bytes written to this memory
system.physmem.bytes_written::total            152448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4594                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8871                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1191                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1191                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1552681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    147892911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1482105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    162114062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               313041759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1552681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1482105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3034787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42028265                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42028265                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42028265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1552681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    147892911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1482105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    162114062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              355070024                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8698498                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084791                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531380                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251072                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194963                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299974                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8807                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16797183                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084791                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494937                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039170                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        756610                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635291                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8507671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.423511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4909066     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354931      4.17%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334692      3.93%     65.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          318219      3.74%     69.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259068      3.05%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          190134      2.23%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135168      1.59%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209628      2.46%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796765     21.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8507671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354635                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.931044                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479086                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       723108                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438796                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41650                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825028                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497683                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19975972                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825028                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663741                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         362122                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78775                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289210                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288792                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19373318                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156454                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81809                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           42                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26871267                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90254498                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90254498                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10076094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           708509                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23490                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       417617                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14615043                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23248                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17464277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8507671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3026638     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712245     20.13%     55.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354522     15.92%     71.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815250      9.58%     81.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836521      9.83%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380086      4.47%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245310      2.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67162      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69937      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8507671                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64463     58.39%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21550     19.52%     77.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24384     22.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020407     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200393      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544764     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847885      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14615043                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.680180                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110397                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007554                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37871401                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23774403                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725440                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45591                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668052                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          421                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232978                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825028                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         274975                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14626                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18055445                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900413                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014950                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1891                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116871                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239122                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14371055                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465446                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243987                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299685                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019148                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834239                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652131                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250834                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240132                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205641                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24913227                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.637079                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369508                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816996                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206277                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7682643                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3092983     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049717     26.68%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850387     11.07%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428981      5.58%     83.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451234      5.87%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225866      2.94%     92.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155460      2.02%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89390      1.16%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338625      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7682643                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338625                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25400048                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36937969                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 190827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869850                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869850                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149624                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149624                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64956246                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19490493                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18732943                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8698498                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3130538                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2539208                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213450                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1303055                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1231644                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332999                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9152                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3275913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17246276                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3130538                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1564643                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3641128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1121450                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        609350                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1611919                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8429511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.323089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4788383     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227038      2.69%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258737      3.07%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474212      5.63%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215210      2.55%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328060      3.89%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178903      2.12%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151579      1.80%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1807389     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8429511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359894                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.982673                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3458164                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       560973                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3473655                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35669                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901047                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       532593                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3069                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20522902                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4778                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901047                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3647199                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         157197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       143488                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3315946                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264627                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19719498                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5304                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141328                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76796                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1074                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27613152                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91862532                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91862532                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16978132                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10635004                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4173                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2524                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677604                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1837522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       939757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12931                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       272868                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18521996                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14918612                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29377                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6257701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18720212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          819                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8429511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2969616     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1790845     21.24%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1199422     14.23%     70.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841355      9.98%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       710870      8.43%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       379542      4.50%     93.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375802      4.46%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87616      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74443      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8429511                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108337     76.49%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15027     10.61%     87.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18269     12.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12435287     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210929      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1642      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487736      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       783018      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14918612                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.715079                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141634                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009494                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38437745                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24784025                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14481427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15060246                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28947                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       717606                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237948                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901047                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63263                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9554                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18526174                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1837522                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       939757                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2500                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6817                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248532                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14632664                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1387266                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285947                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2138205                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2071214                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            750939                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.682206                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14493199                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14481427                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9476464                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26601498                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664819                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356238                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9951319                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12222210                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6303990                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216195                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7528464                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161568                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2993034     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2040219     27.10%     66.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       838321     11.14%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418055      5.55%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       425564      5.65%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166469      2.21%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181786      2.41%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94261      1.25%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370755      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7528464                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9951319                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12222210                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1821722                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119913                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1757200                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11011236                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248695                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370755                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25683740                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37954277                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 268987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9951319                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12222210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9951319                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.874105                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.874105                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.144027                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.144027                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65787178                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20018248                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18994027                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3350                       # number of misc regfile writes
system.l2.replacements                           8878                       # number of replacements
system.l2.tagsinuse                       2046.763684                       # Cycle average of tags in use
system.l2.total_refs                            34987                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10924                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.202765                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            16.474796                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.617199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    776.518299                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.190665                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    709.065693                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            339.516104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            188.380927                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.379159                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003999                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.346223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.165779                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.091983                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999396                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6162                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2900                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9067                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1765                       # number of Writeback hits
system.l2.Writeback_hits::total                  1765                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   107                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2959                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9174                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6210                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2959                       # number of overall hits
system.l2.overall_hits::total                    9174                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4191                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4590                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8867                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4594                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8871                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4191                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4594                       # number of overall misses
system.l2.overall_misses::total                  8871                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2149434                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    207970550                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2084605                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    208447137                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       420651726                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       169186                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        169186                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2149434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    207970550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2084605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    208616323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        420820912                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2149434                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    207970550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2084605                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    208616323                       # number of overall miss cycles
system.l2.overall_miss_latency::total       420820912                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               17934                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1765                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1765                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               111                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18045                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18045                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.404810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.612817                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.494424                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.063492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036036                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.402942                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.608235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.491604                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.402942                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.608235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.491604                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48850.772727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49623.132904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49633.452381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45413.319608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47440.140521                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 42296.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42296.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48850.772727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49623.132904                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49633.452381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45410.605790                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47437.821215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48850.772727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49623.132904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49633.452381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45410.605790                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47437.821215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1191                       # number of writebacks
system.l2.writebacks::total                      1191                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4590                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8867                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8871                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8871                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1905134                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    184094325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1844320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    182046553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    369890332                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       145869                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       145869                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1905134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    184094325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1844320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    182192422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    370036201                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1905134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    184094325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1844320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    182192422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    370036201                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.404810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.612817                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.494424                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.063492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036036                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.402942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.608235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.491604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.402942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.608235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.491604                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43298.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43926.109520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43912.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39661.558388                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41715.386489                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 36467.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36467.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43298.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43926.109520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43912.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39658.777101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41713.020065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43298.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43926.109520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43912.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39658.777101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41713.020065                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.649599                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643929                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709289.981229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.947833                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.701766                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860099                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925721                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635235                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3344243                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3344243                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3344243                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3344243                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3344243                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3344243                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635291                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635291                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635291                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635291                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59718.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59718.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59718.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59718.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59718.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59718.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2647194                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2647194                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2647194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2647194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2647194                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2647194                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58826.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58826.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58826.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58826.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58826.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58826.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373587                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16362.352163                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.220868                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.779132                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899300                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100700                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128838                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907323                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37455                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37614                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37614                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37614                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37614                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1369550896                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1369550896                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4526032                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4526032                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1374076928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1374076928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1374076928                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1374076928                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944937                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944937                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032115                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019339                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019339                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019339                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019339                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36565.235509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36565.235509                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28465.610063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28465.610063                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36530.997182                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36530.997182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36530.997182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36530.997182                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          939                       # number of writebacks
system.cpu0.dcache.writebacks::total              939                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27102                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27213                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27213                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10353                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    268163493                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    268163493                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       933891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       933891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    269097384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    269097384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    269097384                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    269097384                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008877                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008877                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005348                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005348                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005348                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005348                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25902.008403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25902.008403                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19456.062500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19456.062500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25872.260744                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25872.260744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25872.260744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25872.260744                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.773342                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006656106                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943351.555985                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.773342                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066944                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823355                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1611860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1611860                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1611860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1611860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1611860                       # number of overall hits
system.cpu1.icache.overall_hits::total        1611860                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3071576                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3071576                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3071576                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3071576                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3071576                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3071576                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1611919                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1611919                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1611919                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1611919                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1611919                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1611919                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52060.610169                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52060.610169                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52060.610169                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52060.610169                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52060.610169                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52060.610169                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2531680                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2531680                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2531680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2531680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2531680                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2531680                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55036.521739                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55036.521739                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55036.521739                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55036.521739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55036.521739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55036.521739                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7553                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165339201                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7809                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21172.903189                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.994984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.005016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886699                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113301                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1081424                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1081424                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698161                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698161                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2423                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2423                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1675                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1675                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1779585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1779585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1779585                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1779585                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15175                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          227                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          227                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15402                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15402                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15402                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15402                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    647775239                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    647775239                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9291689                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9291689                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    657066928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    657066928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    657066928                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    657066928                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1096599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1096599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       698388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       698388                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1794987                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1794987                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1794987                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1794987                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013838                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000325                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000325                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008581                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008581                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008581                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008581                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42687.000923                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42687.000923                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40932.550661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40932.550661                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42661.143228                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42661.143228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42661.143228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42661.143228                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          826                       # number of writebacks
system.cpu1.dcache.writebacks::total              826                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7685                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7685                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7849                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7849                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7490                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7490                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7553                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7553                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    246275592                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    246275592                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1890511                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1890511                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    248166103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    248166103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    248166103                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    248166103                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006830                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006830                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004208                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004208                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004208                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004208                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32880.586382                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32880.586382                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 30008.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30008.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32856.626903                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32856.626903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32856.626903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32856.626903                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
