Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Thu Nov 09 10:42:58 2017
| Host             : LB-201708051431 running 64-bit major release  (build 9200)
| Command          : report_power -file dma_system_wrapper_power_routed.rpt -pb dma_system_wrapper_power_summary_routed.pb -rpx dma_system_wrapper_power_routed.rpx
| Design           : dma_system_wrapper
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.811  |
| Dynamic (W)              | 1.562  |
| Device Static (W)        | 0.249  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 81.6   |
| Junction Temperature (C) | 28.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        5 |       --- |             --- |
| Slice Logic              |     0.003 |    10433 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3259 |    171900 |            1.90 |
|   Register               |    <0.001 |     5198 |    343800 |            1.51 |
|   CARRY4                 |    <0.001 |      120 |     54650 |            0.22 |
|   LUT as Shift Register  |    <0.001 |      301 |     70400 |            0.43 |
|   LUT as Distributed RAM |    <0.001 |       40 |     70400 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |        9 |    218600 |           <0.01 |
|   Others                 |     0.000 |      740 |       --- |             --- |
| Signals                  |     0.005 |     7473 |       --- |             --- |
| Block RAM                |     0.004 |        4 |       500 |            0.80 |
| PS7                      |     1.527 |        1 |       --- |             --- |
| Static Power             |     0.249 |          |           |                 |
| Total                    |     1.811 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.093 |       0.035 |      0.058 |
| Vccaux    |       1.800 |     0.054 |       0.000 |      0.054 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.740 |       0.722 |      0.018 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                    | Constraint (ns) |
+-------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                                                              | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                                                              | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs         |            33.0 |
+-------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| dma_system_wrapper                                                                           |     1.562 |
|   dbg_hub                                                                                    |     0.003 |
|     inst                                                                                     |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                   |     0.002 |
|         U_ICON_INTERFACE                                                                     |     0.002 |
|           U_CMD1                                                                             |    <0.001 |
|           U_CMD2                                                                             |    <0.001 |
|           U_CMD3                                                                             |    <0.001 |
|           U_CMD4                                                                             |    <0.001 |
|           U_CMD5                                                                             |    <0.001 |
|           U_CMD6_RD                                                                          |    <0.001 |
|             U_RD_FIFO                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                          |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gconvfifo.rf                                                               |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gr1.gr1_int.rfwft                                                    |    <0.001 |
|                         gras.rsts                                                            |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwas.wsts                                                            |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gdm.dm_gen.dm                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                  |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|           U_CMD6_WR                                                                          |    <0.001 |
|             U_WR_FIFO                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                          |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gconvfifo.rf                                                               |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gras.rsts                                                            |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwas.wsts                                                            |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gdm.dm_gen.dm                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                   |    <0.001 |
|                           RAM_reg_0_15_12_15                                                 |    <0.001 |
|                           RAM_reg_0_15_6_11                                                  |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|           U_CMD7_CTL                                                                         |    <0.001 |
|           U_CMD7_STAT                                                                        |    <0.001 |
|           U_STATIC_STATUS                                                                    |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                            |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                       |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                |    <0.001 |
|           U_RD_ABORT_FLAG                                                                    |    <0.001 |
|           U_RD_REQ_FLAG                                                                      |    <0.001 |
|           U_TIMER                                                                            |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                        |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                   |    <0.001 |
|       CORE_XSDB.U_ICON                                                                       |    <0.001 |
|         U_CMD                                                                                |    <0.001 |
|         U_STAT                                                                               |    <0.001 |
|         U_SYNC                                                                               |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                          |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                        |    <0.001 |
|   system_i                                                                                   |     1.551 |
|     axi_dma_0                                                                                |     0.006 |
|       U0                                                                                     |     0.006 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                               |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                 |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                      |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                             |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                    |     0.005 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                  |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                            |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                              |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                          |    <0.001 |
|               I_DATA_FIFO                                                                    |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                  |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                          |    <0.001 |
|                     inst_fifo_gen                                                            |    <0.001 |
|                       gconvfifo.rf                                                           |    <0.001 |
|                         grf.rf                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                             gr1.gr1_int.rfwft                                                |    <0.001 |
|                             grss.rsts                                                        |    <0.001 |
|                             rpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                             gwss.wsts                                                        |    <0.001 |
|                             wpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                                              |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                         |    <0.001 |
|                               inst_blk_mem_gen                                               |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                                   valid.cstr                                                 |    <0.001 |
|                                     ramloop[0].ram.r                                         |    <0.001 |
|                                       prim_noinit.ram                                        |    <0.001 |
|               I_XD_FIFO                                                                      |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                              |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                          |    <0.001 |
|                     inst_fifo_gen                                                            |    <0.001 |
|                       gconvfifo.rf                                                           |    <0.001 |
|                         grf.rf                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                             grhf.rhf                                                         |    <0.001 |
|                             grss.gdc.dc                                                      |    <0.001 |
|                               gsym_dc.dc                                                     |    <0.001 |
|                             grss.rsts                                                        |    <0.001 |
|                             rpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                             gwss.wsts                                                        |    <0.001 |
|                             wpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                                              |    <0.001 |
|                             gdm.dm_gen.dm                                                    |    <0.001 |
|                               RAM_reg_0_7_0_5                                                |    <0.001 |
|                               RAM_reg_0_7_6_8                                                |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                            |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                           |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                             |     0.001 |
|                 I_MSSAI_SKID_BUF                                                             |    <0.001 |
|                 I_TSTRB_FIFO                                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                |    <0.001 |
|                       DYNSHREG_F_I                                                           |    <0.001 |
|                 SLICE_INSERTION                                                              |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_ADDR_CNTL                                                                      |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_CMD_STATUS                                                                     |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                             |    <0.001 |
|               I_CMD_FIFO                                                                     |    <0.001 |
|             I_RESET                                                                          |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                             |    <0.001 |
|             I_WR_DATA_CNTL                                                                   |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|         I_RST_MODULE                                                                         |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                         |    <0.001 |
|           REG_HRD_RST                                                                        |    <0.001 |
|           REG_HRD_RST_OUT                                                                    |    <0.001 |
|     axi_gpio_0                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|         gpio_core_1                                                                          |    <0.001 |
|     axi_mem_intercon                                                                         |     0.003 |
|       s00_couplers                                                                           |     0.003 |
|         auto_pc                                                                              |     0.001 |
|           inst                                                                               |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                     |     0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                          |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |     0.001 |
|                 USE_BURSTS.cmd_queue                                                         |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                    |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|               USE_WRITE.write_data_inst                                                      |    <0.001 |
|         auto_us                                                                              |     0.001 |
|           inst                                                                               |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                    |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                      |    <0.001 |
|               si_register_slice_inst                                                         |    <0.001 |
|                 aw_pipe                                                                      |    <0.001 |
|     axis_data_fifo_0                                                                         |     0.004 |
|       inst                                                                                   |     0.004 |
|         gen_fifo_generator.fifo_generator_inst                                               |     0.004 |
|           inst_fifo_gen                                                                      |     0.004 |
|             gaxis_fifo.gaxisf.axisf                                                          |     0.004 |
|               grf.rf                                                                         |     0.004 |
|                 gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                                                          |    <0.001 |
|                   gr1.grdc2.rdc                                                              |    <0.001 |
|                   gras.rsts                                                                  |    <0.001 |
|                     c0                                                                       |    <0.001 |
|                     c1                                                                       |    <0.001 |
|                   rpntr                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                   gwas.wsts                                                                  |    <0.001 |
|                     c1                                                                       |    <0.001 |
|                     c2                                                                       |    <0.001 |
|                   wpntr                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                        |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                   |     0.002 |
|                     inst_blk_mem_gen                                                         |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                   |     0.002 |
|                         valid.cstr                                                           |     0.002 |
|                           ramloop[0].ram.r                                                   |     0.002 |
|                             prim_noinit.ram                                                  |     0.002 |
|                 rstblk                                                                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|     ila_0                                                                                    |     0.004 |
|       inst                                                                                   |     0.004 |
|         ila_core_inst                                                                        |     0.004 |
|           ila_trace_memory_inst                                                              |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                         |    <0.001 |
|               inst_blk_mem_gen                                                               |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                         |    <0.001 |
|                   valid.cstr                                                                 |    <0.001 |
|                     ramloop[0].ram.r                                                         |    <0.001 |
|                       prim_noinit.ram                                                        |    <0.001 |
|           u_ila_cap_ctrl                                                                     |    <0.001 |
|             U_CDONE                                                                          |    <0.001 |
|             U_NS0                                                                            |    <0.001 |
|             U_NS1                                                                            |    <0.001 |
|             u_cap_addrgen                                                                    |    <0.001 |
|               U_CMPRESET                                                                     |    <0.001 |
|               u_cap_sample_counter                                                           |    <0.001 |
|                 U_SCE                                                                        |    <0.001 |
|                 U_SCMPCE                                                                     |    <0.001 |
|                 U_SCRST                                                                      |    <0.001 |
|                 u_scnt_cmp                                                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                     DUT                                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                         u_srlA                                                               |    <0.001 |
|                         u_srlB                                                               |    <0.001 |
|                         u_srlC                                                               |    <0.001 |
|                         u_srlD                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                         u_srlA                                                               |    <0.001 |
|                         u_srlB                                                               |    <0.001 |
|                         u_srlC                                                               |    <0.001 |
|                         u_srlD                                                               |    <0.001 |
|               u_cap_window_counter                                                           |    <0.001 |
|                 U_WCE                                                                        |    <0.001 |
|                 U_WHCMPCE                                                                    |    <0.001 |
|                 U_WLCMPCE                                                                    |    <0.001 |
|                 u_wcnt_hcmp                                                                  |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                     DUT                                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                         u_srlA                                                               |    <0.001 |
|                         u_srlB                                                               |    <0.001 |
|                         u_srlC                                                               |    <0.001 |
|                         u_srlD                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                         u_srlA                                                               |    <0.001 |
|                         u_srlB                                                               |    <0.001 |
|                         u_srlC                                                               |    <0.001 |
|                         u_srlD                                                               |    <0.001 |
|                 u_wcnt_lcmp                                                                  |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                     DUT                                                                      |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                         u_srlA                                                               |    <0.001 |
|                         u_srlB                                                               |    <0.001 |
|                         u_srlC                                                               |    <0.001 |
|                         u_srlD                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                         u_srlA                                                               |    <0.001 |
|                         u_srlB                                                               |    <0.001 |
|                         u_srlC                                                               |    <0.001 |
|                         u_srlD                                                               |    <0.001 |
|           u_ila_regs                                                                         |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                             |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                             |    <0.001 |
|             U_XSDB_SLAVE                                                                     |    <0.001 |
|             reg_15                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_16                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_17                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_18                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_19                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_1a                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_6                                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_7                                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_8                                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             reg_80                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_81                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_82                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_83                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_84                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_85                                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_887                                                                          |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             reg_88d                                                                          |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             reg_890                                                                          |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             reg_9                                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|             reg_srl_fff                                                                      |    <0.001 |
|             reg_stream_ffd                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                             |    <0.001 |
|             reg_stream_ffe                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                           |    <0.001 |
|           u_ila_reset_ctrl                                                                   |    <0.001 |
|             arm_detection_inst                                                               |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                       |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                      |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                      |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                     |    <0.001 |
|             halt_detection_inst                                                              |    <0.001 |
|           u_trig                                                                             |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             U_TM                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|           xsdb_memory_read_inst                                                              |    <0.001 |
|     processing_system7_0                                                                     |     1.528 |
|       inst                                                                                   |     1.528 |
|     processing_system7_0_axi_periph                                                          |     0.005 |
|       s00_couplers                                                                           |     0.004 |
|         auto_pc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |     0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |     0.002 |
|                 ar_pipe                                                                      |    <0.001 |
|                 aw_pipe                                                                      |    <0.001 |
|                 b_pipe                                                                       |    <0.001 |
|                 r_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       xbar                                                                                   |    <0.001 |
|         inst                                                                                 |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                           |    <0.001 |
|             addr_arbiter_inst                                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|             reg_slice_r                                                                      |    <0.001 |
|             splitter_ar                                                                      |    <0.001 |
|             splitter_aw                                                                      |    <0.001 |
|     rst_processing_system7_0_50M                                                             |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     xlconcat_0                                                                               |     0.000 |
|   u_ila_0                                                                                    |     0.007 |
|     inst                                                                                     |     0.007 |
|       ila_core_inst                                                                          |     0.007 |
|         ila_trace_memory_inst                                                                |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |    <0.001 |
|             inst_blk_mem_gen                                                                 |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                           |    <0.001 |
|                 valid.cstr                                                                   |    <0.001 |
|                   ramloop[0].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[1].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|         u_ila_cap_ctrl                                                                       |     0.001 |
|           U_CDONE                                                                            |    <0.001 |
|           U_NS0                                                                              |    <0.001 |
|           U_NS1                                                                              |    <0.001 |
|           u_cap_addrgen                                                                      |     0.001 |
|             U_CMPRESET                                                                       |    <0.001 |
|             u_cap_sample_counter                                                             |    <0.001 |
|               U_SCE                                                                          |    <0.001 |
|               U_SCMPCE                                                                       |    <0.001 |
|               U_SCRST                                                                        |    <0.001 |
|               u_scnt_cmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|             u_cap_window_counter                                                             |    <0.001 |
|               U_WCE                                                                          |    <0.001 |
|               U_WHCMPCE                                                                      |    <0.001 |
|               U_WLCMPCE                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|         u_ila_regs                                                                           |     0.003 |
|           MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                       |    <0.001 |
|           reg_15                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_16                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_17                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_18                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_19                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_1a                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_6                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_7                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_8                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_80                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_81                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_82                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_83                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_84                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_85                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_887                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88d                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_890                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_9                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_srl_fff                                                                        |    <0.001 |
|           reg_stream_ffd                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_stream_ffe                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                     |    <0.001 |
|           arm_detection_inst                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|           halt_detection_inst                                                                |    <0.001 |
|         u_trig                                                                               |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           U_TM                                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|         xsdb_memory_read_inst                                                                |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


