// Seed: 3954853787
module module_0 (
    output logic id_0,
    input  uwire id_1
    , id_4,
    output logic id_2
);
  wire id_5, id_6;
  bit id_7;
  initial begin : LABEL_0
    $clog2(99);
    ;
    id_2 = -1;
  end
  always @(posedge id_7) id_7 = id_4;
  always @(id_7 == id_1)
    casez (1)
      1: id_0 = id_1;
      default: ;
    endcase
endmodule
module module_1 #(
    parameter id_3 = 32'd69
) (
    output logic id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  wand  _id_3,
    input  uwire id_4,
    output tri1  id_5
);
  assign id_5 = id_1;
  logic [7:0] id_7 = id_7;
  wire id_8;
  logic id_9 = id_1 - id_1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = id_7;
  wire id_10;
  wire id_11;
  wire id_12;
  always repeat (1'h0) id_0 = -1;
endmodule
