

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_918_4_VITIS_LOOP_920_5'
================================================================
* Date:           Tue Aug  8 12:26:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    61445|    61445|  0.614 ms|  0.614 ms|  61445|  61445|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_918_4_VITIS_LOOP_920_5  |    61443|    61443|         5|          1|          1|  61440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %zero_padding2d_input, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body2256"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i16 %indvar_flatten6" [kernel.cpp:918]   --->   Operation 16 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.12ns)   --->   "%icmp_ln918 = icmp_eq  i16 %indvar_flatten6_load, i16 61440" [kernel.cpp:918]   --->   Operation 18 'icmp' 'icmp_ln918' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.12ns)   --->   "%add_ln918_1 = add i16 %indvar_flatten6_load, i16 1" [kernel.cpp:918]   --->   Operation 19 'add' 'add_ln918_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln918 = br i1 %icmp_ln918, void %for.inc2266, void %VITIS_LOOP_930_6.exitStub" [kernel.cpp:918]   --->   Operation 20 'br' 'br_ln918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_load = load i8 %k" [kernel.cpp:920]   --->   Operation 21 'load' 'k_load' <Predicate = (!icmp_ln918)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [kernel.cpp:918]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln918)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.90ns)   --->   "%add_ln918 = add i9 %j_load, i9 1" [kernel.cpp:918]   --->   Operation 23 'add' 'add_ln918' <Predicate = (!icmp_ln918)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln920 = icmp_eq  i8 %k_load, i8 128" [kernel.cpp:920]   --->   Operation 24 'icmp' 'icmp_ln920' <Predicate = (!icmp_ln918)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.40ns)   --->   "%select_ln918 = select i1 %icmp_ln920, i8 0, i8 %k_load" [kernel.cpp:918]   --->   Operation 25 'select' 'select_ln918' <Predicate = (!icmp_ln918)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%select_ln918_1 = select i1 %icmp_ln920, i9 %add_ln918, i9 %j_load" [kernel.cpp:918]   --->   Operation 26 'select' 'select_ln918_1' <Predicate = (!icmp_ln918)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln922 = zext i9 %select_ln918_1" [kernel.cpp:922]   --->   Operation 27 'zext' 'zext_ln922' <Predicate = (!icmp_ln918)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln922)   --->   "%mul_ln922 = mul i22 %zext_ln922, i22 6000" [kernel.cpp:922]   --->   Operation 28 'mul' 'mul_ln922' <Predicate = (!icmp_ln918)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln920 = add i8 %select_ln918, i8 1" [kernel.cpp:920]   --->   Operation 29 'add' 'add_ln920' <Predicate = (!icmp_ln918)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln920 = store i16 %add_ln918_1, i16 %indvar_flatten6" [kernel.cpp:920]   --->   Operation 30 'store' 'store_ln920' <Predicate = (!icmp_ln918)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln920 = store i9 %select_ln918_1, i9 %j" [kernel.cpp:920]   --->   Operation 31 'store' 'store_ln920' <Predicate = (!icmp_ln918)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln920 = store i8 %add_ln920, i8 %k" [kernel.cpp:920]   --->   Operation 32 'store' 'store_ln920' <Predicate = (!icmp_ln918)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 33 [2/3] (1.08ns) (grouped into DSP with root node add_ln922)   --->   "%mul_ln922 = mul i22 %zext_ln922, i22 6000" [kernel.cpp:922]   --->   Operation 33 'mul' 'mul_ln922' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln922)   --->   "%mul_ln922 = mul i22 %zext_ln922, i22 6000" [kernel.cpp:922]   --->   Operation 34 'mul' 'mul_ln922' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln922_1 = zext i8 %select_ln918" [kernel.cpp:922]   --->   Operation 35 'zext' 'zext_ln922_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln922 = add i22 %mul_ln922, i22 %zext_ln922_1" [kernel.cpp:922]   --->   Operation 36 'add' 'add_ln922' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 37 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln922 = add i22 %mul_ln922, i22 %zext_ln922_1" [kernel.cpp:922]   --->   Operation 37 'add' 'add_ln922' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln922_2 = zext i22 %add_ln922" [kernel.cpp:922]   --->   Operation 38 'zext' 'zext_ln922_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%planes_addr = getelementptr i15 %planes, i64 0, i64 %zext_ln922_2" [kernel.cpp:922]   --->   Operation 39 'getelementptr' 'planes_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.29ns)   --->   "%fill = load i22 %planes_addr" [kernel.cpp:923]   --->   Operation 40 'load' 'fill' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln918)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_918_4_VITIS_LOOP_920_5_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 61440, i64 61440, i64 61440"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln920 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:920]   --->   Operation 44 'specloopname' 'specloopname_ln920' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (1.29ns)   --->   "%fill = load i22 %planes_addr" [kernel.cpp:923]   --->   Operation 45 'load' 'fill' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_6 : Operation 46 [1/1] (2.10ns)   --->   "%write_ln924 = write void @_ssdm_op_Write.ap_fifo.volatile.i15P0A, i15 %zero_padding2d_input, i15 %fill" [kernel.cpp:924]   --->   Operation 46 'write' 'write_ln924' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln920 = br void %for.body2256" [kernel.cpp:920]   --->   Operation 47 'br' 'br_ln920' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten6') [5]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [7]  (0.460 ns)

 <State 2>: 2.602ns
The critical path consists of the following:
	'load' operation ('k_load', kernel.cpp:920) on local variable 'k' [18]  (0.000 ns)
	'icmp' operation ('icmp_ln920', kernel.cpp:920) [23]  (0.871 ns)
	'select' operation ('select_ln918', kernel.cpp:918) [24]  (0.400 ns)
	'add' operation ('add_ln920', kernel.cpp:920) [36]  (0.871 ns)
	'store' operation ('store_ln920', kernel.cpp:920) of variable 'add_ln920', kernel.cpp:920 on local variable 'k' [39]  (0.460 ns)

 <State 3>: 1.088ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln922', kernel.cpp:922) [27]  (1.088 ns)

 <State 4>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln922', kernel.cpp:922) [27]  (0.000 ns)
	'add' operation of DSP[30] ('add_ln922', kernel.cpp:922) [30]  (0.831 ns)

 <State 5>: 2.128ns
The critical path consists of the following:
	'add' operation of DSP[30] ('add_ln922', kernel.cpp:922) [30]  (0.831 ns)
	'getelementptr' operation ('planes_addr', kernel.cpp:922) [32]  (0.000 ns)
	'load' operation ('fill', kernel.cpp:923) on array 'planes' [34]  (1.297 ns)

 <State 6>: 3.399ns
The critical path consists of the following:
	'load' operation ('fill', kernel.cpp:923) on array 'planes' [34]  (1.297 ns)
	fifo write operation ('write_ln924', kernel.cpp:924) on port 'zero_padding2d_input' (kernel.cpp:924) [35]  (2.102 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
