// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/30/2021 21:08:15"

// 
// Device: Altera EP2C5AF256A7 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module computer (
	Clock,
	Reset,
	port_in_00,
	port_in_01,
	port_in_02,
	port_in_03,
	port_in_04,
	port_in_05,
	port_in_06,
	port_in_07,
	port_in_08,
	port_in_09,
	port_in_10,
	port_in_11,
	port_in_12,
	port_in_13,
	port_in_14,
	port_in_15,
	port_out_00,
	port_out_01,
	port_out_02,
	port_out_03,
	port_out_04,
	port_out_05,
	port_out_06,
	port_out_07,
	port_out_08,
	port_out_09,
	port_out_10,
	port_out_11,
	port_out_12,
	port_out_13,
	port_out_14,
	port_out_15);
input 	Clock;
input 	Reset;
input 	[7:0] port_in_00;
input 	[7:0] port_in_01;
input 	[7:0] port_in_02;
input 	[7:0] port_in_03;
input 	[7:0] port_in_04;
input 	[7:0] port_in_05;
input 	[7:0] port_in_06;
input 	[7:0] port_in_07;
input 	[7:0] port_in_08;
input 	[7:0] port_in_09;
input 	[7:0] port_in_10;
input 	[7:0] port_in_11;
input 	[7:0] port_in_12;
input 	[7:0] port_in_13;
input 	[7:0] port_in_14;
input 	[7:0] port_in_15;
output 	[7:0] port_out_00;
output 	[7:0] port_out_01;
output 	[7:0] port_out_02;
output 	[7:0] port_out_03;
output 	[7:0] port_out_04;
output 	[7:0] port_out_05;
output 	[7:0] port_out_06;
output 	[7:0] port_out_07;
output 	[7:0] port_out_08;
output 	[7:0] port_out_09;
output 	[7:0] port_out_10;
output 	[7:0] port_out_11;
output 	[7:0] port_out_12;
output 	[7:0] port_out_13;
output 	[7:0] port_out_14;
output 	[7:0] port_out_15;

// Design Ports Information
// port_out_00[0]	// port_out_00[1]	// port_out_00[2]	// port_out_00[3]	// port_out_00[4]	// port_out_00[5]	// port_out_00[6]	// port_out_00[7]	// port_out_01[0]	// port_out_01[1]	// port_out_01[2]	// port_out_01[3]	// port_out_01[4]	// port_out_01[5]	// port_out_01[6]	// port_out_01[7]	// port_out_02[0]	// port_out_02[1]	// port_out_02[2]	// port_out_02[3]	// port_out_02[4]	// port_out_02[5]	// port_out_02[6]	// port_out_02[7]	// port_out_03[0]	// port_out_03[1]	// port_out_03[2]	// port_out_03[3]	// port_out_03[4]	// port_out_03[5]	// port_out_03[6]	// port_out_03[7]	// port_out_04[0]	// port_out_04[1]	// port_out_04[2]	// port_out_04[3]	// port_out_04[4]	// port_out_04[5]	// port_out_04[6]	// port_out_04[7]	// port_out_05[0]	// port_out_05[1]	// port_out_05[2]	// port_out_05[3]	// port_out_05[4]	// port_out_05[5]	// port_out_05[6]	// port_out_05[7]	// port_out_06[0]	// port_out_06[1]	// port_out_06[2]	// port_out_06[3]	// port_out_06[4]	// port_out_06[5]	// port_out_06[6]	// port_out_06[7]	// port_out_07[0]	// port_out_07[1]	// port_out_07[2]	// port_out_07[3]	// port_out_07[4]	// port_out_07[5]	// port_out_07[6]	// port_out_07[7]	// port_out_08[0]	// port_out_08[1]	// port_out_08[2]	// port_out_08[3]	// port_out_08[4]	// port_out_08[5]	// port_out_08[6]	// port_out_08[7]	// port_out_09[0]	// port_out_09[1]	// port_out_09[2]	// port_out_09[3]	// port_out_09[4]	// port_out_09[5]	// port_out_09[6]	// port_out_09[7]	// port_out_10[0]	// port_out_10[1]	// port_out_10[2]	// port_out_10[3]	// port_out_10[4]	// port_out_10[5]	// port_out_10[6]	// port_out_10[7]	// port_out_11[0]	// port_out_11[1]	// port_out_11[2]	// port_out_11[3]	// port_out_11[4]	// port_out_11[5]	// port_out_11[6]	// port_out_11[7]	// port_out_12[0]	// port_out_12[1]	// port_out_12[2]	// port_out_12[3]	// port_out_12[4]	// port_out_12[5]	// port_out_12[6]	// port_out_12[7]	// port_out_13[0]	// port_out_13[1]	// port_out_13[2]	// port_out_13[3]	// port_out_13[4]	// port_out_13[5]	// port_out_13[6]	// port_out_13[7]	// port_out_14[0]	// port_out_14[1]	// port_out_14[2]	// port_out_14[3]	// port_out_14[4]	// port_out_14[5]	// port_out_14[6]	// port_out_14[7]	// port_out_15[0]	// port_out_15[1]	// port_out_15[2]	// port_out_15[3]	// port_out_15[4]	// port_out_15[5]	// port_out_15[6]	// port_out_15[7]	// Clock	// Reset	// port_in_05[0]	// port_in_09[0]	// port_in_01[0]	// port_in_13[0]	// port_in_10[0]	// port_in_06[0]	// port_in_02[0]	// port_in_14[0]	// port_in_04[0]	// port_in_08[0]	// port_in_00[0]	// port_in_12[0]	// port_in_11[0]	// port_in_07[0]	// port_in_03[0]	// port_in_15[0]	// port_in_06[6]	// port_in_10[6]	// port_in_02[6]	// port_in_14[6]	// port_in_09[6]	// port_in_05[6]	// port_in_01[6]	// port_in_13[6]	// port_in_08[6]	// port_in_04[6]	// port_in_00[6]	// port_in_12[6]	// port_in_07[6]	// port_in_11[6]	// port_in_03[6]	// port_in_15[6]	// port_in_10[7]	// port_in_09[7]	// port_in_08[7]	// port_in_11[7]	// port_in_05[7]	// port_in_06[7]	// port_in_04[7]	// port_in_07[7]	// port_in_01[7]	// port_in_02[7]	// port_in_00[7]	// port_in_03[7]	// port_in_14[7]	// port_in_13[7]	// port_in_12[7]	// port_in_15[7]	// port_in_06[5]	// port_in_05[5]	// port_in_04[5]	// port_in_07[5]	// port_in_09[5]	// port_in_10[5]	// port_in_08[5]	// port_in_11[5]	// port_in_02[5]	// port_in_01[5]	// port_in_00[5]	// port_in_03[5]	// port_in_13[5]	// port_in_14[5]	// port_in_12[5]	// port_in_15[5]	// port_in_05[4]	// port_in_09[4]	// port_in_01[4]	// port_in_13[4]	// port_in_10[4]	// port_in_06[4]	// port_in_02[4]	// port_in_14[4]	// port_in_04[4]	// port_in_08[4]	// port_in_00[4]	// port_in_12[4]	// port_in_11[4]	// port_in_07[4]	// port_in_03[4]	// port_in_15[4]	// port_in_06[2]	// port_in_10[2]	// port_in_02[2]	// port_in_14[2]	// port_in_09[2]	// port_in_05[2]	// port_in_01[2]	// port_in_13[2]	// port_in_08[2]	// port_in_04[2]	// port_in_00[2]	// port_in_12[2]	// port_in_07[2]	// port_in_11[2]	// port_in_03[2]	// port_in_15[2]	// port_in_06[1]	// port_in_05[1]	// port_in_04[1]	// port_in_07[1]	// port_in_09[1]	// port_in_10[1]	// port_in_08[1]	// port_in_11[1]	// port_in_02[1]	// port_in_01[1]	// port_in_00[1]	// port_in_03[1]	// port_in_13[1]	// port_in_14[1]	// port_in_12[1]	// port_in_15[1]	// port_in_10[3]	// port_in_09[3]	// port_in_08[3]	// port_in_11[3]	// port_in_05[3]	// port_in_06[3]	// port_in_04[3]	// port_in_07[3]	// port_in_01[3]	// port_in_02[3]	// port_in_00[3]	// port_in_03[3]	// port_in_14[3]	// port_in_13[3]	// port_in_12[3]	// port_in_15[3]	

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \U0|U2|U0|Add1~6_combout ;
wire \U0|U2|U0|Add0~2_combout ;
wire \U0|U2|U0|Add0~4_combout ;
wire \U0|U2|U0|Add0~6_combout ;
wire \U0|U2|U0|Add0~8_combout ;
wire \U0|U2|U0|Add0~10_combout ;
wire \U0|U2|U0|Add0~12_combout ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \U0|U2|U0|Add1~15 ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \U1|U1|RW_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \U0|U2|U0|Add1~16_combout ;
wire \U0|U2|Mux15~0_combout ;
wire \U1|U3|data_out[0]~0_combout ;
wire \U1|U3|data_out[0]~1_combout ;
wire \U0|U1|current_state.S_STA_DIR_7~regout ;
wire \U0|U1|Equal3~0_combout ;
wire \U0|U1|A_Load~0_combout ;
wire \U0|U2|Mux9~0_combout ;
wire \U0|U2|Mux9~1_combout ;
wire \U0|U2|Mux9~2_combout ;
wire \U0|U2|Mux9~3_combout ;
wire \U0|U2|Mux9~4_combout ;
wire \U0|U2|Mux9~5_combout ;
wire \U0|U2|Mux9~6_combout ;
wire \U0|U2|Mux9~7_combout ;
wire \U0|U2|Mux9~8_combout ;
wire \U0|U2|Mux9~9_combout ;
wire \U0|U2|Mux8~1_combout ;
wire \U0|U2|Mux8~2_combout ;
wire \U0|U2|Mux9~10_combout ;
wire \U0|U2|Mux9~11_combout ;
wire \U0|U2|Mux9~12_combout ;
wire \U0|U2|Mux8~3_combout ;
wire \U0|U2|Mux8~4_combout ;
wire \U0|U2|Mux8~5_combout ;
wire \U0|U2|Mux8~6_combout ;
wire \U0|U2|Mux8~7_combout ;
wire \U0|U2|Mux8~8_combout ;
wire \U0|U2|Mux8~9_combout ;
wire \U0|U2|Mux8~10_combout ;
wire \U0|U2|Mux8~11_combout ;
wire \U0|U2|Mux8~12_combout ;
wire \U0|U2|Mux8~13_combout ;
wire \U0|U2|Mux8~14_combout ;
wire \U0|U2|Mux8~15_combout ;
wire \U0|U2|Mux10~0_combout ;
wire \U0|U2|Mux10~1_combout ;
wire \U0|U2|Mux10~2_combout ;
wire \U0|U2|Mux10~3_combout ;
wire \U0|U2|Mux10~4_combout ;
wire \U0|U2|Mux10~5_combout ;
wire \U0|U2|Mux10~6_combout ;
wire \U0|U2|Mux10~7_combout ;
wire \U0|U2|Mux10~8_combout ;
wire \U0|U2|Mux10~9_combout ;
wire \U0|U2|Mux10~10_combout ;
wire \U0|U2|Mux10~11_combout ;
wire \U0|U2|Mux10~12_combout ;
wire \U0|U2|Mux11~0_combout ;
wire \U0|U2|Mux11~1_combout ;
wire \U0|U2|Mux11~2_combout ;
wire \U0|U2|Mux11~3_combout ;
wire \U0|U2|Mux11~4_combout ;
wire \U0|U2|Mux11~5_combout ;
wire \U0|U2|Mux11~6_combout ;
wire \U0|U2|Mux11~7_combout ;
wire \U0|U2|Mux11~8_combout ;
wire \U0|U2|Mux11~9_combout ;
wire \U0|U2|Mux11~10_combout ;
wire \U0|U2|Mux11~11_combout ;
wire \U0|U2|Mux11~12_combout ;
wire \U0|U2|Mux13~0_combout ;
wire \U0|U2|Mux13~1_combout ;
wire \U0|U2|Mux13~2_combout ;
wire \U0|U2|Mux13~3_combout ;
wire \U0|U2|Mux13~4_combout ;
wire \U0|U2|Mux13~5_combout ;
wire \U0|U2|Mux13~6_combout ;
wire \U0|U2|Mux13~7_combout ;
wire \U0|U2|Mux13~8_combout ;
wire \U0|U2|Mux13~9_combout ;
wire \U0|U2|Mux13~10_combout ;
wire \U0|U2|Mux13~11_combout ;
wire \U0|U2|Mux13~12_combout ;
wire \U0|U2|Mux14~0_combout ;
wire \U0|U2|Mux14~1_combout ;
wire \U0|U2|Mux14~2_combout ;
wire \U0|U2|Mux14~3_combout ;
wire \U0|U2|Mux14~4_combout ;
wire \U0|U2|Mux14~5_combout ;
wire \U0|U2|Mux14~6_combout ;
wire \U0|U2|Mux14~7_combout ;
wire \U0|U2|Mux14~8_combout ;
wire \U0|U2|Mux14~9_combout ;
wire \U0|U2|Mux14~10_combout ;
wire \U0|U2|Mux14~11_combout ;
wire \U0|U2|Mux14~12_combout ;
wire \U0|U2|Mux12~0_combout ;
wire \U0|U2|Mux12~1_combout ;
wire \U0|U2|Mux12~2_combout ;
wire \U0|U2|Mux12~3_combout ;
wire \U0|U2|Mux12~4_combout ;
wire \U0|U2|Mux12~5_combout ;
wire \U0|U2|Mux12~6_combout ;
wire \U0|U2|Mux12~7_combout ;
wire \U0|U2|Mux12~8_combout ;
wire \U0|U2|Mux12~9_combout ;
wire \U0|U2|Mux12~10_combout ;
wire \U0|U2|Mux12~11_combout ;
wire \U0|U2|Mux12~12_combout ;
wire \U1|U1|RW~17_regout ;
wire \U1|U1|RW~26_combout ;
wire \U1|U1|RW~27_combout ;
wire \U1|U1|RW~28_combout ;
wire \U1|U1|RW~29_combout ;
wire \U1|U1|RW~30_combout ;
wire \U1|U1|RW~31_combout ;
wire \U1|U1|RW~32_combout ;
wire \U1|U1|MEMORY~0_combout ;
wire \U0|U1|Selector5~0_combout ;
wire \U0|U1|Selector9~0_combout ;
wire \U0|U1|Selector9~1_combout ;
wire \U0|U1|Selector9~2_combout ;
wire \U0|U1|next_state.S_BEQ_4~0_combout ;
wire \U0|U1|Selector11~0_combout ;
wire \U0|U1|Selector11~1_combout ;
wire \U1|U1|RW~33_combout ;
wire \U0|U2|U0|ALU_Result[6]~1_combout ;
wire \U1|U0|Mux2~2_combout ;
wire \U1|U0|Mux0~0_combout ;
wire \U1|U0|Mux1~0_combout ;
wire \U1|U1|RW~34_combout ;
wire \U1|U1|RW~35_combout ;
wire \U0|U2|U0|ALU_Result[5]~3_combout ;
wire \U1|U0|Mux2~3_combout ;
wire \U1|U1|RW~36_combout ;
wire \U0|U2|U0|ALU_Result[4]~4_combout ;
wire \U1|U0|Mux3~0_combout ;
wire \U1|U1|RW~37_combout ;
wire \U0|U2|U0|ALU_Result[2]~5_combout ;
wire \U1|U0|Mux5~0_combout ;
wire \U1|U1|RW~38_combout ;
wire \U0|U2|U0|ALU_Result[1]~6_combout ;
wire \U1|U0|Mux6~2_combout ;
wire \U1|U1|RW~39_combout ;
wire \U0|U2|U0|ALU_Result[3]~7_combout ;
wire \U1|U0|Mux4~0_combout ;
wire \U1|U1|RW~40_combout ;
wire \U0|U1|next_state.S_STA_DIR_6~0_combout ;
wire \U0|U1|next_state.S_STA_DIR_6~3_combout ;
wire \U0|U1|comb~7_combout ;
wire \U0|U2|U0|NZVC[2]~0_combout ;
wire \U0|U2|U0|NZVC[2]~1_combout ;
wire \U0|U2|U0|NZVC[2]~2_combout ;
wire \U0|U2|U0|NZVC[1]~6_combout ;
wire \U0|U1|next_state.S_FETCH_0~0_combout ;
wire \U0|U1|next_state.S_FETCH_0~1_combout ;
wire \U0|U1|next_state.S_BRA_4~0_combout ;
wire \U0|U1|next_state.S_LDA_IMM_4~0_combout ;
wire \U0|U1|next_state.S_LDA_DIR_4~0_combout ;
wire \U0|U1|next_state.S_STA_DIR_4~0_combout ;
wire \U1|U0|Mux2~4_combout ;
wire \U1|U0|Mux6~3_combout ;
wire \U0|U1|PC_Inc~3_combout ;
wire \U0|U1|PC_Inc~6_combout ;
wire \U0|U1|write~combout ;
wire \U0|U1|A_Load~combout ;
wire \U0|U1|next_state.S_STA_DIR_7_3378~combout ;
wire \U0|U1|next_state.S_FETCH_0_4639~combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \U0|U2|PC_uns[0]~8_combout ;
wire \Reset~combout ;
wire \Reset~clkctrl_outclk ;
wire \U0|U1|current_state.S_FETCH_0~0_combout ;
wire \U0|U1|current_state.S_FETCH_0~regout ;
wire \U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ;
wire \U0|U1|next_state.S_ADD_AB_4~0_combout ;
wire \U0|U1|next_state.S_LDA_IMM_4_4420~combout ;
wire \U0|U1|current_state.S_LDA_IMM_4~regout ;
wire \U0|U1|next_state.S_LDA_DIR_4_4256~combout ;
wire \U0|U1|current_state.S_LDA_DIR_4~regout ;
wire \U0|U1|next_state.S_STA_DIR_4_3542~combout ;
wire \U0|U1|current_state.S_STA_DIR_4~regout ;
wire \U0|U1|next_state.S_STA_DIR_6~1_combout ;
wire \U0|U1|comb~22_combout ;
wire \U0|U1|next_state.S_STA_DIR_5_3488~combout ;
wire \U0|U1|current_state.S_STA_DIR_5~regout ;
wire \U0|U1|comb~16_combout ;
wire \U0|U1|next_state.S_STA_DIR_6_3433~combout ;
wire \U0|U1|current_state.S_STA_DIR_6~regout ;
wire \U0|U1|comb~21_combout ;
wire \U0|U1|next_state.S_LDA_DIR_5_4202~combout ;
wire \U0|U1|current_state.S_LDA_DIR_5~regout ;
wire \U0|U1|comb~15_combout ;
wire \U0|U1|next_state.S_LDA_DIR_6_4147~combout ;
wire \U0|U1|current_state.S_LDA_DIR_6~regout ;
wire \U0|U1|comb~17_combout ;
wire \U0|U1|next_state.S_LDA_DIR_7_4092~combout ;
wire \U0|U1|current_state.S_LDA_DIR_7~regout ;
wire \U0|U1|next_state.S_BEQ_4_2885~combout ;
wire \U0|U1|current_state.S_BEQ_4~regout ;
wire \U0|U1|comb~23_combout ;
wire \U0|U1|next_state.S_BEQ_5_2831~combout ;
wire \U0|U1|current_state.S_BEQ_5~regout ;
wire \U0|U1|comb~18_combout ;
wire \U0|U1|next_state.S_BEQ_6_2776~combout ;
wire \U0|U1|current_state.S_BEQ_6~regout ;
wire \U0|U1|WideOr11~1_combout ;
wire \U0|U1|Selector5~1_combout ;
wire \U0|U1|next_state.S_STA_DIR_6~2_combout ;
wire \U0|U1|comb~24_combout ;
wire \U0|U1|next_state.S_FETCH_1_4585~combout ;
wire \U0|U1|current_state.S_FETCH_1~regout ;
wire \U0|U1|comb~14_combout ;
wire \U0|U1|next_state.S_FETCH_2_4530~combout ;
wire \U0|U1|current_state.S_FETCH_2~regout ;
wire \U0|U2|PC_uns[0]~9 ;
wire \U0|U2|PC_uns[1]~11_combout ;
wire \U0|U1|next_state.S_BRA_4_3049~combout ;
wire \U0|U1|current_state.S_BRA_4~regout ;
wire \U0|U1|comb~19_combout ;
wire \U0|U1|next_state.S_BRA_5_2995~combout ;
wire \U0|U1|current_state.S_BRA_5~regout ;
wire \U0|U1|comb~11_combout ;
wire \U0|U1|next_state.S_BRA_6_2940~combout ;
wire \U0|U1|current_state.S_BRA_6~regout ;
wire \U0|U1|PC_Load~0_combout ;
wire \U0|U1|PC_Load~combout ;
wire \U0|U1|comb~8_combout ;
wire \U0|U1|next_state.S_DECODE_3_4475~combout ;
wire \U0|U1|current_state.S_DECODE_3~regout ;
wire \U0|U2|U0|Add1~0_combout ;
wire \U0|U2|U0|Add1~1 ;
wire \U0|U2|U0|Add1~2_combout ;
wire \U0|U2|PC_uns[1]~12 ;
wire \U0|U2|PC_uns[2]~13_combout ;
wire \U0|U2|PC_uns[2]~14 ;
wire \U0|U2|PC_uns[3]~16 ;
wire \U0|U2|PC_uns[4]~18 ;
wire \U0|U2|PC_uns[5]~20 ;
wire \U0|U2|PC_uns[6]~22 ;
wire \U0|U2|PC_uns[7]~23_combout ;
wire \U0|U2|Mux0~0_combout ;
wire \U0|U1|Selector5~2_combout ;
wire \U0|U1|comb~20_combout ;
wire \U0|U1|next_state.S_LDA_IMM_5_4366~combout ;
wire \U0|U1|current_state.S_LDA_IMM_5~regout ;
wire \U0|U1|comb~12_combout ;
wire \U0|U1|next_state.S_LDA_IMM_6_4311~combout ;
wire \U0|U1|current_state.S_LDA_IMM_6~regout ;
wire \U0|U1|comb~13_combout ;
wire \U0|U1|next_state.S_LDA_DIR_8_4037~combout ;
wire \U0|U1|current_state.S_LDA_DIR_8~regout ;
wire \U0|U1|WideOr11~0_combout ;
wire \U0|U1|WideOr11~2_combout ;
wire \U0|U2|Mux8~16_combout ;
wire \U0|U2|PC_uns[4]~17_combout ;
wire \U0|U2|Mux3~0_combout ;
wire \U0|U2|Mux11~13_combout ;
wire \U0|U2|PC_uns[6]~21_combout ;
wire \U0|U2|Mux1~0_combout ;
wire \U0|U2|Mux9~13_combout ;
wire \U0|U1|Equal6~1_combout ;
wire \U0|U2|PC_uns[3]~15_combout ;
wire \U0|U2|Mux4~0_combout ;
wire \U0|U2|Mux12~13_combout ;
wire \U0|U1|Equal7~1_combout ;
wire \U0|U1|Equal6~0_combout ;
wire \U0|U1|Equal7~0_combout ;
wire \U0|U2|PC_uns[5]~19_combout ;
wire \U0|U2|Mux2~0_combout ;
wire \U0|U2|Mux10~13_combout ;
wire \U0|U2|U0|Add0~1 ;
wire \U0|U2|U0|Add0~3 ;
wire \U0|U2|U0|Add0~5 ;
wire \U0|U2|U0|Add0~7 ;
wire \U0|U2|U0|Add0~9 ;
wire \U0|U2|U0|Add0~11 ;
wire \U0|U2|U0|Add0~13 ;
wire \U0|U2|U0|Add0~14_combout ;
wire \U0|U1|Equal16~1_combout ;
wire \U0|U1|Equal11~0_combout ;
wire \U0|U1|Equal14~0_combout ;
wire \U0|U1|ALU_Sel[0]~0_combout ;
wire \U0|U1|Equal11~1_combout ;
wire \U0|U1|Equal15~0_combout ;
wire \U0|U1|A_Load~6_combout ;
wire \U0|U2|U0|ALU_Result[7]~2_combout ;
wire \U0|U1|Selector7~5_combout ;
wire \U0|U1|comb~4_combout ;
wire \U0|U1|comb~2_combout ;
wire \U0|U1|comb~3_combout ;
wire \U0|U1|ALU_Sel[1]~2_combout ;
wire \U0|U1|ALU_Sel[1]~3_combout ;
wire \U0|U1|Equal17~0_combout ;
wire \U0|U1|comb~6_combout ;
wire \U0|U1|comb~5_combout ;
wire \U0|U2|U0|Equal0~0_combout ;
wire \U0|U2|U0|Equal0~0clkctrl_outclk ;
wire \U0|U1|comb~10_combout ;
wire \U0|U1|comb~9_combout ;
wire \U0|U1|CCR_Load~combout ;
wire \U0|U1|OUTPUT_LOGIC~5_combout ;
wire \U0|U1|A_Load~7_combout ;
wire \U0|U1|ALU_Sel[0]~1_combout ;
wire \U0|U1|comb~1_combout ;
wire \U0|U1|comb~0_combout ;
wire \U0|U2|U0|NZVC[0]~9_combout ;
wire \U0|U1|OUTPUT_LOGIC~4_combout ;
wire \U0|U1|CCR_Load~0_combout ;
wire \U0|U1|CCR_Load~1_combout ;
wire \U0|U1|Selector1~0_combout ;
wire \U0|U2|Mux5~0_combout ;
wire \U0|U2|Mux13~13_combout ;
wire \U0|U2|U0|Add1~3 ;
wire \U0|U2|U0|Add1~4_combout ;
wire \U0|U2|U0|NZVC[2]~3_combout ;
wire \U0|U2|U0|Add1~5 ;
wire \U0|U2|U0|Add1~7 ;
wire \U0|U2|U0|Add1~8_combout ;
wire \U0|U2|U0|Add1~9 ;
wire \U0|U2|U0|Add1~10_combout ;
wire \U0|U2|U0|Add1~11 ;
wire \U0|U2|U0|Add1~12_combout ;
wire \U0|U2|U0|NZVC[2]~4_combout ;
wire \U0|U2|U0|Add1~13 ;
wire \U0|U2|U0|Add1~14_combout ;
wire \U0|U2|U0|NZVC[2]~5_combout ;
wire \U0|U2|U0|LessThan0~1_cout ;
wire \U0|U2|U0|LessThan0~3_cout ;
wire \U0|U2|U0|LessThan0~5_cout ;
wire \U0|U2|U0|LessThan0~7_cout ;
wire \U0|U2|U0|LessThan0~9_cout ;
wire \U0|U2|U0|LessThan0~11_cout ;
wire \U0|U2|U0|LessThan0~13_cout ;
wire \U0|U2|U0|LessThan0~14_combout ;
wire \U0|U2|U0|NZVC[1]~7_combout ;
wire \U0|U2|U0|NZVC[1]~8_combout ;
wire \U0|U1|OUTPUT_LOGIC~2_combout ;
wire \U0|U1|OUTPUT_LOGIC~3_combout ;
wire \U0|U1|Selector15~0_combout ;
wire \U0|U1|Equal0~0_combout ;
wire \U0|U1|Equal0~1_combout ;
wire \U0|U1|Equal6~2_combout ;
wire \U0|U1|A_Load~1_combout ;
wire \U0|U1|A_Load~2_combout ;
wire \U0|U1|A_Load~3_combout ;
wire \U0|U1|A_Load~4_combout ;
wire \U0|U1|A_Load~5_combout ;
wire \U0|U1|Selector11~2_combout ;
wire \U0|U1|PC_Inc~19_combout ;
wire \U0|U1|Selector11~3_combout ;
wire \U0|U1|PC_Inc~combout ;
wire \U0|U2|PC_uns[3]~10_combout ;
wire \U0|U2|Mux6~0_combout ;
wire \U0|U2|Mux14~13_combout ;
wire \U0|U1|Equal16~0_combout ;
wire \U0|U1|IR_Load~0_combout ;
wire \U0|U1|Selector0~0_combout ;
wire \U0|U1|Selector0~0clkctrl_outclk ;
wire \U0|U1|IR_Load~combout ;
wire \U0|U1|Selector7~4_combout ;
wire \U0|U1|B_Load~combout ;
wire \U0|U2|U0|Add0~0_combout ;
wire \U0|U2|U0|ALU_Result[0]~0_combout ;
wire \U0|U2|Mux15~1_combout ;
wire \U0|U1|Selector15~1_combout ;
wire \U0|U1|Selector15~2_combout ;
wire \U0|U1|MAR_Load~combout ;
wire \U1|U3|LessThan3~0_combout ;
wire \U0|U2|Mux8~0_combout ;
wire \U1|U3|data_out[0]~2_combout ;
wire \U1|U3|data_out[0]~3_combout ;
wire \U1|U3|data_out[0]~4_combout ;
wire \U1|U3|data_out[0]~5_combout ;
wire \U1|U3|data_out[0]~6_combout ;
wire \U1|U3|data_out[0]~7_combout ;
wire \U1|U3|data_out[0]~8_combout ;
wire \U1|U3|data_out[0]~9_combout ;
wire \U0|U2|Mux15~2_combout ;
wire \U0|U2|Mux15~3_combout ;
wire \U0|U2|Mux7~0_combout ;
wire \U1|U2|U0~0_combout ;
wire \U1|U2|U0~1_combout ;
wire \U1|U2|U0~2_combout ;
wire \U1|U2|U0~3_combout ;
wire \U1|U2|U1~3_combout ;
wire \U1|U2|U2~0_combout ;
wire \U1|U2|U3~0_combout ;
wire \U1|U2|U4~0_combout ;
wire \U1|U2|U5~0_combout ;
wire \U1|U2|U6~0_combout ;
wire \U1|U2|U7~0_combout ;
wire \U1|U2|U8~1_combout ;
wire \U1|U2|U1~2_combout ;
wire \U1|U2|U8~0_combout ;
wire \U1|U2|U9~0_combout ;
wire \U1|U2|U10~0_combout ;
wire \U1|U2|U11~0_combout ;
wire \U1|U2|U11~1_combout ;
wire \U1|U2|U12~1_combout ;
wire \U1|U2|U12~0_combout ;
wire \U1|U2|U13~0_combout ;
wire \U1|U2|U14~0_combout ;
wire \U1|U2|U15~0_combout ;
wire [7:0] \U1|U2|port_Out_12 ;
wire [7:0] \U1|U2|port_Out_11 ;
wire [7:0] \U1|U2|port_Out_10 ;
wire [7:0] \U1|U2|port_Out_09 ;
wire [7:0] \U1|U2|port_Out_08 ;
wire [7:0] \U1|U2|port_Out_07 ;
wire [7:0] \U1|U2|port_Out_06 ;
wire [7:0] \U1|U2|port_Out_05 ;
wire [7:0] \U1|U2|port_Out_04 ;
wire [7:0] \U1|U2|port_Out_03 ;
wire [7:0] \U1|U2|port_Out_02 ;
wire [7:0] \U1|U2|port_Out_01 ;
wire [7:0] \U1|U2|port_Out_00 ;
wire [7:0] \port_in_15~combout ;
wire [7:0] \port_in_14~combout ;
wire [7:0] \port_in_13~combout ;
wire [7:0] \port_in_12~combout ;
wire [7:0] \port_in_11~combout ;
wire [7:0] \port_in_10~combout ;
wire [7:0] \port_in_09~combout ;
wire [7:0] \port_in_08~combout ;
wire [7:0] \port_in_07~combout ;
wire [7:0] \port_in_06~combout ;
wire [7:0] \port_in_05~combout ;
wire [7:0] \port_in_04~combout ;
wire [7:0] \port_in_03~combout ;
wire [7:0] \port_in_02~combout ;
wire [7:0] \port_in_01~combout ;
wire [7:0] \port_in_00~combout ;
wire [0:24] \U1|U1|RW_rtl_0_bypass ;
wire [7:0] \U1|U2|port_Out_14 ;
wire [1:0] \U0|U1|Bus2_Sel ;
wire [7:0] \U1|U1|data_out ;
wire [7:0] \U0|U2|IR ;
wire [7:0] \U0|U2|B ;
wire [2:0] \U0|U1|ALU_Sel ;
wire [7:0] \U0|U2|MAR ;
wire [7:0] \U1|U2|port_Out_15 ;
wire [7:0] \U0|U2|U0|ALU_Result ;
wire [1:0] \U0|U1|Bus1_Sel ;
wire [7:0] \U1|U0|data_out ;
wire [7:0] \U0|U2|PC_uns ;
wire [7:0] \U0|U2|A ;
wire [3:0] \U0|U2|U0|NZVC ;
wire [3:0] \U0|U2|CCR_Result ;
wire [7:0] \U1|U2|port_Out_13 ;

wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U1|U1|RW_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a0~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a6~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a7~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a5~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a4~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a2~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a1~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U1|U1|RW_rtl_0|auto_generated|ram_block1a3~portbdataout  = \U1|U1|RW_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux7~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux1~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add1~6 (
// Equation(s):
// \U0|U2|U0|Add1~6_combout  = (\U0|U2|Mux4~0_combout  & ((\U0|U2|B [3] & (!\U0|U2|U0|Add1~5 )) # (!\U0|U2|B [3] & ((\U0|U2|U0|Add1~5 ) # (GND))))) # (!\U0|U2|Mux4~0_combout  & ((\U0|U2|B [3] & (\U0|U2|U0|Add1~5  & VCC)) # (!\U0|U2|B [3] & (!\U0|U2|U0|Add1~5 
// ))))
// \U0|U2|U0|Add1~7  = CARRY((\U0|U2|Mux4~0_combout  & ((!\U0|U2|U0|Add1~5 ) # (!\U0|U2|B [3]))) # (!\U0|U2|Mux4~0_combout  & (!\U0|U2|B [3] & !\U0|U2|U0|Add1~5 )))

	.dataa(\U0|U2|Mux4~0_combout ),
	.datab(\U0|U2|B [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~5 ),
	.combout(\U0|U2|U0|Add1~6_combout ),
	.cout(\U0|U2|U0|Add1~7 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~6 .lut_mask = 16'h692B;
defparam \U0|U2|U0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~2 (
// Equation(s):
// \U0|U2|U0|Add0~2_combout  = (\U0|U2|Mux6~0_combout  & ((\U0|U2|B [1] & (\U0|U2|U0|Add0~1  & VCC)) # (!\U0|U2|B [1] & (!\U0|U2|U0|Add0~1 )))) # (!\U0|U2|Mux6~0_combout  & ((\U0|U2|B [1] & (!\U0|U2|U0|Add0~1 )) # (!\U0|U2|B [1] & ((\U0|U2|U0|Add0~1 ) # 
// (GND)))))
// \U0|U2|U0|Add0~3  = CARRY((\U0|U2|Mux6~0_combout  & (!\U0|U2|B [1] & !\U0|U2|U0|Add0~1 )) # (!\U0|U2|Mux6~0_combout  & ((!\U0|U2|U0|Add0~1 ) # (!\U0|U2|B [1]))))

	.dataa(\U0|U2|Mux6~0_combout ),
	.datab(\U0|U2|B [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~1 ),
	.combout(\U0|U2|U0|Add0~2_combout ),
	.cout(\U0|U2|U0|Add0~3 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~2 .lut_mask = 16'h9617;
defparam \U0|U2|U0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~4 (
// Equation(s):
// \U0|U2|U0|Add0~4_combout  = ((\U0|U2|Mux5~0_combout  $ (\U0|U2|B [2] $ (!\U0|U2|U0|Add0~3 )))) # (GND)
// \U0|U2|U0|Add0~5  = CARRY((\U0|U2|Mux5~0_combout  & ((\U0|U2|B [2]) # (!\U0|U2|U0|Add0~3 ))) # (!\U0|U2|Mux5~0_combout  & (\U0|U2|B [2] & !\U0|U2|U0|Add0~3 )))

	.dataa(\U0|U2|Mux5~0_combout ),
	.datab(\U0|U2|B [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~3 ),
	.combout(\U0|U2|U0|Add0~4_combout ),
	.cout(\U0|U2|U0|Add0~5 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~4 .lut_mask = 16'h698E;
defparam \U0|U2|U0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~6 (
// Equation(s):
// \U0|U2|U0|Add0~6_combout  = (\U0|U2|Mux4~0_combout  & ((\U0|U2|B [3] & (\U0|U2|U0|Add0~5  & VCC)) # (!\U0|U2|B [3] & (!\U0|U2|U0|Add0~5 )))) # (!\U0|U2|Mux4~0_combout  & ((\U0|U2|B [3] & (!\U0|U2|U0|Add0~5 )) # (!\U0|U2|B [3] & ((\U0|U2|U0|Add0~5 ) # 
// (GND)))))
// \U0|U2|U0|Add0~7  = CARRY((\U0|U2|Mux4~0_combout  & (!\U0|U2|B [3] & !\U0|U2|U0|Add0~5 )) # (!\U0|U2|Mux4~0_combout  & ((!\U0|U2|U0|Add0~5 ) # (!\U0|U2|B [3]))))

	.dataa(\U0|U2|Mux4~0_combout ),
	.datab(\U0|U2|B [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~5 ),
	.combout(\U0|U2|U0|Add0~6_combout ),
	.cout(\U0|U2|U0|Add0~7 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~6 .lut_mask = 16'h9617;
defparam \U0|U2|U0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~8 (
// Equation(s):
// \U0|U2|U0|Add0~8_combout  = ((\U0|U2|Mux3~0_combout  $ (\U0|U2|B [4] $ (!\U0|U2|U0|Add0~7 )))) # (GND)
// \U0|U2|U0|Add0~9  = CARRY((\U0|U2|Mux3~0_combout  & ((\U0|U2|B [4]) # (!\U0|U2|U0|Add0~7 ))) # (!\U0|U2|Mux3~0_combout  & (\U0|U2|B [4] & !\U0|U2|U0|Add0~7 )))

	.dataa(\U0|U2|Mux3~0_combout ),
	.datab(\U0|U2|B [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~7 ),
	.combout(\U0|U2|U0|Add0~8_combout ),
	.cout(\U0|U2|U0|Add0~9 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~8 .lut_mask = 16'h698E;
defparam \U0|U2|U0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~10 (
// Equation(s):
// \U0|U2|U0|Add0~10_combout  = (\U0|U2|Mux2~0_combout  & ((\U0|U2|B [5] & (\U0|U2|U0|Add0~9  & VCC)) # (!\U0|U2|B [5] & (!\U0|U2|U0|Add0~9 )))) # (!\U0|U2|Mux2~0_combout  & ((\U0|U2|B [5] & (!\U0|U2|U0|Add0~9 )) # (!\U0|U2|B [5] & ((\U0|U2|U0|Add0~9 ) # 
// (GND)))))
// \U0|U2|U0|Add0~11  = CARRY((\U0|U2|Mux2~0_combout  & (!\U0|U2|B [5] & !\U0|U2|U0|Add0~9 )) # (!\U0|U2|Mux2~0_combout  & ((!\U0|U2|U0|Add0~9 ) # (!\U0|U2|B [5]))))

	.dataa(\U0|U2|Mux2~0_combout ),
	.datab(\U0|U2|B [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~9 ),
	.combout(\U0|U2|U0|Add0~10_combout ),
	.cout(\U0|U2|U0|Add0~11 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~10 .lut_mask = 16'h9617;
defparam \U0|U2|U0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~12 (
// Equation(s):
// \U0|U2|U0|Add0~12_combout  = ((\U0|U2|Mux1~0_combout  $ (\U0|U2|B [6] $ (!\U0|U2|U0|Add0~11 )))) # (GND)
// \U0|U2|U0|Add0~13  = CARRY((\U0|U2|Mux1~0_combout  & ((\U0|U2|B [6]) # (!\U0|U2|U0|Add0~11 ))) # (!\U0|U2|Mux1~0_combout  & (\U0|U2|B [6] & !\U0|U2|U0|Add0~11 )))

	.dataa(\U0|U2|Mux1~0_combout ),
	.datab(\U0|U2|B [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~11 ),
	.combout(\U0|U2|U0|Add0~12_combout ),
	.cout(\U0|U2|U0|Add0~13 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~12 .lut_mask = 16'h698E;
defparam \U0|U2|U0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux0~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add1~14 (
// Equation(s):
// \U0|U2|U0|Add1~14_combout  = (\U0|U2|Mux0~0_combout  & ((\U0|U2|B [7] & (!\U0|U2|U0|Add1~13 )) # (!\U0|U2|B [7] & ((\U0|U2|U0|Add1~13 ) # (GND))))) # (!\U0|U2|Mux0~0_combout  & ((\U0|U2|B [7] & (\U0|U2|U0|Add1~13  & VCC)) # (!\U0|U2|B [7] & 
// (!\U0|U2|U0|Add1~13 ))))
// \U0|U2|U0|Add1~15  = CARRY((\U0|U2|Mux0~0_combout  & ((!\U0|U2|U0|Add1~13 ) # (!\U0|U2|B [7]))) # (!\U0|U2|Mux0~0_combout  & (!\U0|U2|B [7] & !\U0|U2|U0|Add1~13 )))

	.dataa(\U0|U2|Mux0~0_combout ),
	.datab(\U0|U2|B [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~13 ),
	.combout(\U0|U2|U0|Add1~14_combout ),
	.cout(\U0|U2|U0|Add1~15 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~14 .lut_mask = 16'h692B;
defparam \U0|U2|U0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux2~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux3~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux5~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux6~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\U1|U1|RW~40_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\U0|U1|MAR_Load~combout ),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\U0|U2|Mux4~0_combout }),
	.portaaddr({\U0|U2|MAR [7],\U0|U2|MAR [6],\U0|U2|MAR [5],\U0|U2|MAR [4],\U0|U2|MAR [3],\U0|U2|MAR [2],\U0|U2|MAR [1],\U0|U2|MAR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\U0|U2|Mux8~16_combout ,\U0|U2|Mux9~13_combout ,\U0|U2|Mux10~13_combout ,\U0|U2|Mux11~13_combout ,\U0|U2|Mux12~13_combout ,\U0|U2|Mux13~13_combout ,\U0|U2|Mux14~13_combout ,\U0|U2|Mux15~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|U1|RW_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \U1|U1|RW_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add1~16 (
// Equation(s):
// \U0|U2|U0|Add1~16_combout  = \U0|U2|U0|Add1~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~15 ),
	.combout(\U0|U2|U0|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|Add1~16 .lut_mask = 16'hF0F0;
defparam \U0|U2|U0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|A[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [0]));

cycloneii_lcell_ff \U0|U2|A[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux14~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [1]));

cycloneii_lcell_ff \U0|U2|A[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux13~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [2]));

cycloneii_lcell_ff \U0|U2|A[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux12~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [3]));

cycloneii_lcell_ff \U0|U2|A[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux11~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [4]));

cycloneii_lcell_ff \U0|U2|A[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux10~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [5]));

cycloneii_lcell_ff \U0|U2|A[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux9~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [6]));

cycloneii_lcell_ff \U0|U2|A[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux8~16_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|A [7]));

cycloneii_lcell_ff \U1|U1|data_out[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [0]));

cycloneii_lcell_comb \U0|U2|Mux15~0 (
// Equation(s):
// \U0|U2|Mux15~0_combout  = (\U1|U1|data_out [0] & (\U0|U2|Mux8~0_combout  & ((!\U0|U2|MAR [5]) # (!\U0|U2|MAR [6]))))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U0|U2|MAR [5]),
	.datac(\U1|U1|data_out [0]),
	.datad(\U0|U2|Mux8~0_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux15~0 .lut_mask = 16'h7000;
defparam \U0|U2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~0 (
// Equation(s):
// \U1|U3|data_out[0]~0_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_09~combout [0])) # (!\U0|U2|MAR [3] & ((\port_in_01~combout [0])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_09~combout [0]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_01~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~0 .lut_mask = 16'hE5E0;
defparam \U1|U3|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~1 (
// Equation(s):
// \U1|U3|data_out[0]~1_combout  = (\U0|U2|MAR [2] & ((\U1|U3|data_out[0]~0_combout  & ((\port_in_13~combout [0]))) # (!\U1|U3|data_out[0]~0_combout  & (\port_in_05~combout [0])))) # (!\U0|U2|MAR [2] & (((\U1|U3|data_out[0]~0_combout ))))

	.dataa(\port_in_05~combout [0]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U1|U3|data_out[0]~0_combout ),
	.datad(\port_in_13~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~1 .lut_mask = 16'hF838;
defparam \U1|U3|data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_STA_DIR_7 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_STA_DIR_7_3378~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_STA_DIR_7~regout ));

cycloneii_lcell_comb \U0|U1|Equal3~0 (
// Equation(s):
// \U0|U1|Equal3~0_combout  = (\U0|U2|IR [3] & (\U0|U1|Equal6~0_combout  & (\U0|U1|Equal0~0_combout  & !\U0|U2|IR [4])))

	.dataa(\U0|U2|IR [3]),
	.datab(\U0|U1|Equal6~0_combout ),
	.datac(\U0|U1|Equal0~0_combout ),
	.datad(\U0|U2|IR [4]),
	.cin(gnd),
	.combout(\U0|U1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal3~0 .lut_mask = 16'h0080;
defparam \U0|U1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~0 (
// Equation(s):
// \U0|U1|A_Load~0_combout  = (!\U0|U1|Equal3~0_combout  & (((!\U0|U1|Equal0~1_combout ) # (!\U0|U2|IR [4])) # (!\U0|U2|IR [0])))

	.dataa(\U0|U2|IR [0]),
	.datab(\U0|U2|IR [4]),
	.datac(\U0|U1|Equal0~1_combout ),
	.datad(\U0|U1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~0 .lut_mask = 16'h007F;
defparam \U0|U1|A_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~0 (
// Equation(s):
// \U0|U2|Mux9~0_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_10~combout [6])) # (!\U0|U2|MAR [3] & ((\port_in_02~combout [6])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_10~combout [6]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_02~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~0 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~1 (
// Equation(s):
// \U0|U2|Mux9~1_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux9~0_combout  & ((\port_in_14~combout [6]))) # (!\U0|U2|Mux9~0_combout  & (\port_in_06~combout [6])))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux9~0_combout ))))

	.dataa(\port_in_06~combout [6]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux9~0_combout ),
	.datad(\port_in_14~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~1 .lut_mask = 16'hF838;
defparam \U0|U2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~2 (
// Equation(s):
// \U0|U2|Mux9~2_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_05~combout [6])) # (!\U0|U2|MAR [2] & ((\port_in_01~combout [6])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_05~combout [6]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_01~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~2 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~3 (
// Equation(s):
// \U0|U2|Mux9~3_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux9~2_combout  & ((\port_in_13~combout [6]))) # (!\U0|U2|Mux9~2_combout  & (\port_in_09~combout [6])))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux9~2_combout ))))

	.dataa(\port_in_09~combout [6]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux9~2_combout ),
	.datad(\port_in_13~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~3 .lut_mask = 16'hF838;
defparam \U0|U2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~4 (
// Equation(s):
// \U0|U2|Mux9~4_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_04~combout [6])) # (!\U0|U2|MAR [2] & ((\port_in_00~combout [6])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_04~combout [6]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_00~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~4 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~5 (
// Equation(s):
// \U0|U2|Mux9~5_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux9~4_combout  & ((\port_in_12~combout [6]))) # (!\U0|U2|Mux9~4_combout  & (\port_in_08~combout [6])))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux9~4_combout ))))

	.dataa(\port_in_08~combout [6]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux9~4_combout ),
	.datad(\port_in_12~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~5 .lut_mask = 16'hF838;
defparam \U0|U2|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~6 (
// Equation(s):
// \U0|U2|Mux9~6_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\U0|U2|Mux9~3_combout )) # (!\U0|U2|MAR [0] & ((\U0|U2|Mux9~5_combout )))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\U0|U2|Mux9~3_combout ),
	.datac(\U0|U2|MAR [0]),
	.datad(\U0|U2|Mux9~5_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~6 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~7 (
// Equation(s):
// \U0|U2|Mux9~7_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_11~combout [6])) # (!\U0|U2|MAR [3] & ((\port_in_03~combout [6])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_11~combout [6]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_03~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~8 (
// Equation(s):
// \U0|U2|Mux9~8_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux9~7_combout  & ((\port_in_15~combout [6]))) # (!\U0|U2|Mux9~7_combout  & (\port_in_07~combout [6])))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux9~7_combout ))))

	.dataa(\port_in_07~combout [6]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux9~7_combout ),
	.datad(\port_in_15~combout [6]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~9 (
// Equation(s):
// \U0|U2|Mux9~9_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux9~6_combout  & ((\U0|U2|Mux9~8_combout ))) # (!\U0|U2|Mux9~6_combout  & (\U0|U2|Mux9~1_combout )))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux9~6_combout ))))

	.dataa(\U0|U2|Mux9~1_combout ),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux9~6_combout ),
	.datad(\U0|U2|Mux9~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~9 .lut_mask = 16'hF838;
defparam \U0|U2|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [6]));

cycloneii_lcell_comb \U0|U2|Mux8~1 (
// Equation(s):
// \U0|U2|Mux8~1_combout  = (\U0|U2|Mux8~0_combout  & (((!\U0|U2|MAR [5]) # (!\U0|U2|MAR [6])))) # (!\U0|U2|Mux8~0_combout  & (\U0|U1|Bus2_Sel [1]))

	.dataa(\U0|U1|Bus2_Sel [1]),
	.datab(\U0|U2|Mux8~0_combout ),
	.datac(\U0|U2|MAR [6]),
	.datad(\U0|U2|MAR [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~1 .lut_mask = 16'h2EEE;
defparam \U0|U2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~2 (
// Equation(s):
// \U0|U2|Mux8~2_combout  = (\U0|U2|Mux8~0_combout  & ((\U0|U2|MAR [4]) # (\U0|U2|Mux8~1_combout )))

	.dataa(\U0|U2|Mux8~0_combout ),
	.datab(\U0|U2|MAR [4]),
	.datac(\U0|U2|Mux8~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~2 .lut_mask = 16'hA8A8;
defparam \U0|U2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U0|data_out[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [6]));

cycloneii_lcell_comb \U0|U2|Mux9~10 (
// Equation(s):
// \U0|U2|Mux9~10_combout  = (\U1|U0|data_out [6] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~10 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~11 (
// Equation(s):
// \U0|U2|Mux9~11_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux9~10_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [6]))))

	.dataa(\U0|U2|U0|ALU_Result [6]),
	.datab(\U0|U2|Mux9~10_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~11 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~12 (
// Equation(s):
// \U0|U2|Mux9~12_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux9~11_combout  & ((\U1|U1|data_out [6]))) # (!\U0|U2|Mux9~11_combout  & (\U0|U2|Mux9~9_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux9~11_combout ))))

	.dataa(\U0|U2|Mux9~9_combout ),
	.datab(\U1|U1|data_out [6]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux9~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~12 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~3 (
// Equation(s):
// \U0|U2|Mux8~3_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_09~combout [7])) # (!\U0|U2|MAR [0] & ((\port_in_08~combout [7])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_09~combout [7]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_08~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~3 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~4 (
// Equation(s):
// \U0|U2|Mux8~4_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux8~3_combout  & ((\port_in_11~combout [7]))) # (!\U0|U2|Mux8~3_combout  & (\port_in_10~combout [7])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux8~3_combout ))))

	.dataa(\port_in_10~combout [7]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux8~3_combout ),
	.datad(\port_in_11~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~4 .lut_mask = 16'hF838;
defparam \U0|U2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~5 (
// Equation(s):
// \U0|U2|Mux8~5_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_06~combout [7])) # (!\U0|U2|MAR [1] & ((\port_in_04~combout [7])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_06~combout [7]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_04~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~5 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~6 (
// Equation(s):
// \U0|U2|Mux8~6_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux8~5_combout  & ((\port_in_07~combout [7]))) # (!\U0|U2|Mux8~5_combout  & (\port_in_05~combout [7])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux8~5_combout ))))

	.dataa(\port_in_05~combout [7]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux8~5_combout ),
	.datad(\port_in_07~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~6 .lut_mask = 16'hF838;
defparam \U0|U2|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~7 (
// Equation(s):
// \U0|U2|Mux8~7_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_02~combout [7])) # (!\U0|U2|MAR [1] & ((\port_in_00~combout [7])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_02~combout [7]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_00~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~8 (
// Equation(s):
// \U0|U2|Mux8~8_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux8~7_combout  & ((\port_in_03~combout [7]))) # (!\U0|U2|Mux8~7_combout  & (\port_in_01~combout [7])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux8~7_combout ))))

	.dataa(\port_in_01~combout [7]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux8~7_combout ),
	.datad(\port_in_03~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~9 (
// Equation(s):
// \U0|U2|Mux8~9_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\U0|U2|Mux8~6_combout )) # (!\U0|U2|MAR [2] & ((\U0|U2|Mux8~8_combout )))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\U0|U2|Mux8~6_combout ),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|Mux8~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~9 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~10 (
// Equation(s):
// \U0|U2|Mux8~10_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_13~combout [7])) # (!\U0|U2|MAR [0] & ((\port_in_12~combout [7])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_13~combout [7]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_12~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~10 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~11 (
// Equation(s):
// \U0|U2|Mux8~11_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux8~10_combout  & ((\port_in_15~combout [7]))) # (!\U0|U2|Mux8~10_combout  & (\port_in_14~combout [7])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux8~10_combout ))))

	.dataa(\port_in_14~combout [7]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux8~10_combout ),
	.datad(\port_in_15~combout [7]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~11 .lut_mask = 16'hF838;
defparam \U0|U2|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~12 (
// Equation(s):
// \U0|U2|Mux8~12_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux8~9_combout  & ((\U0|U2|Mux8~11_combout ))) # (!\U0|U2|Mux8~9_combout  & (\U0|U2|Mux8~4_combout )))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux8~9_combout ))))

	.dataa(\U0|U2|Mux8~4_combout ),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux8~9_combout ),
	.datad(\U0|U2|Mux8~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~12 .lut_mask = 16'hF838;
defparam \U0|U2|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [7]));

cycloneii_lcell_ff \U1|U0|data_out[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [7]));

cycloneii_lcell_comb \U0|U2|Mux8~13 (
// Equation(s):
// \U0|U2|Mux8~13_combout  = (\U1|U0|data_out [7] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~13 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~14 (
// Equation(s):
// \U0|U2|Mux8~14_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux8~13_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [7]))))

	.dataa(\U0|U2|U0|ALU_Result [7]),
	.datab(\U0|U2|Mux8~13_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~14 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~15 (
// Equation(s):
// \U0|U2|Mux8~15_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux8~14_combout  & ((\U1|U1|data_out [7]))) # (!\U0|U2|Mux8~14_combout  & (\U0|U2|Mux8~12_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux8~14_combout ))))

	.dataa(\U0|U2|Mux8~12_combout ),
	.datab(\U1|U1|data_out [7]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux8~14_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~15 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~0 (
// Equation(s):
// \U0|U2|Mux10~0_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_05~combout [5])) # (!\U0|U2|MAR [0] & ((\port_in_04~combout [5])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_05~combout [5]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_04~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~0 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~1 (
// Equation(s):
// \U0|U2|Mux10~1_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux10~0_combout  & ((\port_in_07~combout [5]))) # (!\U0|U2|Mux10~0_combout  & (\port_in_06~combout [5])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux10~0_combout ))))

	.dataa(\port_in_06~combout [5]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux10~0_combout ),
	.datad(\port_in_07~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~1 .lut_mask = 16'hF838;
defparam \U0|U2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~2 (
// Equation(s):
// \U0|U2|Mux10~2_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_10~combout [5])) # (!\U0|U2|MAR [1] & ((\port_in_08~combout [5])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_10~combout [5]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_08~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~2 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~3 (
// Equation(s):
// \U0|U2|Mux10~3_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux10~2_combout  & ((\port_in_11~combout [5]))) # (!\U0|U2|Mux10~2_combout  & (\port_in_09~combout [5])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux10~2_combout ))))

	.dataa(\port_in_09~combout [5]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux10~2_combout ),
	.datad(\port_in_11~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~3 .lut_mask = 16'hF838;
defparam \U0|U2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~4 (
// Equation(s):
// \U0|U2|Mux10~4_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_01~combout [5])) # (!\U0|U2|MAR [0] & ((\port_in_00~combout [5])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_01~combout [5]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_00~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~4 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~5 (
// Equation(s):
// \U0|U2|Mux10~5_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux10~4_combout  & ((\port_in_03~combout [5]))) # (!\U0|U2|Mux10~4_combout  & (\port_in_02~combout [5])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux10~4_combout ))))

	.dataa(\port_in_02~combout [5]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux10~4_combout ),
	.datad(\port_in_03~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~5 .lut_mask = 16'hF838;
defparam \U0|U2|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~6 (
// Equation(s):
// \U0|U2|Mux10~6_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\U0|U2|Mux10~3_combout )) # (!\U0|U2|MAR [3] & ((\U0|U2|Mux10~5_combout )))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\U0|U2|Mux10~3_combout ),
	.datac(\U0|U2|MAR [3]),
	.datad(\U0|U2|Mux10~5_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~6 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~7 (
// Equation(s):
// \U0|U2|Mux10~7_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_14~combout [5])) # (!\U0|U2|MAR [1] & ((\port_in_12~combout [5])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_14~combout [5]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_12~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~8 (
// Equation(s):
// \U0|U2|Mux10~8_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux10~7_combout  & ((\port_in_15~combout [5]))) # (!\U0|U2|Mux10~7_combout  & (\port_in_13~combout [5])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux10~7_combout ))))

	.dataa(\port_in_13~combout [5]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux10~7_combout ),
	.datad(\port_in_15~combout [5]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~9 (
// Equation(s):
// \U0|U2|Mux10~9_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux10~6_combout  & ((\U0|U2|Mux10~8_combout ))) # (!\U0|U2|Mux10~6_combout  & (\U0|U2|Mux10~1_combout )))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux10~6_combout ))))

	.dataa(\U0|U2|Mux10~1_combout ),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux10~6_combout ),
	.datad(\U0|U2|Mux10~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~9 .lut_mask = 16'hF838;
defparam \U0|U2|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [5]));

cycloneii_lcell_ff \U1|U0|data_out[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [5]));

cycloneii_lcell_comb \U0|U2|Mux10~10 (
// Equation(s):
// \U0|U2|Mux10~10_combout  = (\U1|U0|data_out [5] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~10 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~11 (
// Equation(s):
// \U0|U2|Mux10~11_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux10~10_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [5]))))

	.dataa(\U0|U2|U0|ALU_Result [5]),
	.datab(\U0|U2|Mux10~10_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~11 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~12 (
// Equation(s):
// \U0|U2|Mux10~12_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux10~11_combout  & ((\U1|U1|data_out [5]))) # (!\U0|U2|Mux10~11_combout  & (\U0|U2|Mux10~9_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux10~11_combout ))))

	.dataa(\U0|U2|Mux10~9_combout ),
	.datab(\U1|U1|data_out [5]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux10~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~12 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~0 (
// Equation(s):
// \U0|U2|Mux11~0_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_09~combout [4])) # (!\U0|U2|MAR [3] & ((\port_in_01~combout [4])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_09~combout [4]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_01~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~0 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~1 (
// Equation(s):
// \U0|U2|Mux11~1_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux11~0_combout  & ((\port_in_13~combout [4]))) # (!\U0|U2|Mux11~0_combout  & (\port_in_05~combout [4])))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux11~0_combout ))))

	.dataa(\port_in_05~combout [4]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux11~0_combout ),
	.datad(\port_in_13~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~1 .lut_mask = 16'hF838;
defparam \U0|U2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~2 (
// Equation(s):
// \U0|U2|Mux11~2_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_06~combout [4])) # (!\U0|U2|MAR [2] & ((\port_in_02~combout [4])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_06~combout [4]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_02~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~2 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~3 (
// Equation(s):
// \U0|U2|Mux11~3_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux11~2_combout  & ((\port_in_14~combout [4]))) # (!\U0|U2|Mux11~2_combout  & (\port_in_10~combout [4])))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux11~2_combout ))))

	.dataa(\port_in_10~combout [4]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux11~2_combout ),
	.datad(\port_in_14~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~3 .lut_mask = 16'hF838;
defparam \U0|U2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~4 (
// Equation(s):
// \U0|U2|Mux11~4_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_08~combout [4])) # (!\U0|U2|MAR [3] & ((\port_in_00~combout [4])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_08~combout [4]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_00~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~4 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~5 (
// Equation(s):
// \U0|U2|Mux11~5_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux11~4_combout  & ((\port_in_12~combout [4]))) # (!\U0|U2|Mux11~4_combout  & (\port_in_04~combout [4])))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux11~4_combout ))))

	.dataa(\port_in_04~combout [4]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux11~4_combout ),
	.datad(\port_in_12~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~5 .lut_mask = 16'hF838;
defparam \U0|U2|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~6 (
// Equation(s):
// \U0|U2|Mux11~6_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\U0|U2|Mux11~3_combout )) # (!\U0|U2|MAR [1] & ((\U0|U2|Mux11~5_combout )))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U0|U2|Mux11~3_combout ),
	.datac(\U0|U2|MAR [1]),
	.datad(\U0|U2|Mux11~5_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~6 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~7 (
// Equation(s):
// \U0|U2|Mux11~7_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_07~combout [4])) # (!\U0|U2|MAR [2] & ((\port_in_03~combout [4])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_07~combout [4]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_03~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~8 (
// Equation(s):
// \U0|U2|Mux11~8_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux11~7_combout  & ((\port_in_15~combout [4]))) # (!\U0|U2|Mux11~7_combout  & (\port_in_11~combout [4])))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux11~7_combout ))))

	.dataa(\port_in_11~combout [4]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux11~7_combout ),
	.datad(\port_in_15~combout [4]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~9 (
// Equation(s):
// \U0|U2|Mux11~9_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux11~6_combout  & ((\U0|U2|Mux11~8_combout ))) # (!\U0|U2|Mux11~6_combout  & (\U0|U2|Mux11~1_combout )))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux11~6_combout ))))

	.dataa(\U0|U2|Mux11~1_combout ),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux11~6_combout ),
	.datad(\U0|U2|Mux11~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~9 .lut_mask = 16'hF838;
defparam \U0|U2|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [4]));

cycloneii_lcell_ff \U1|U0|data_out[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [4]));

cycloneii_lcell_comb \U0|U2|Mux11~10 (
// Equation(s):
// \U0|U2|Mux11~10_combout  = (\U1|U0|data_out [4] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~10 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~11 (
// Equation(s):
// \U0|U2|Mux11~11_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux11~10_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [4]))))

	.dataa(\U0|U2|U0|ALU_Result [4]),
	.datab(\U0|U2|Mux11~10_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~11 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~12 (
// Equation(s):
// \U0|U2|Mux11~12_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux11~11_combout  & ((\U1|U1|data_out [4]))) # (!\U0|U2|Mux11~11_combout  & (\U0|U2|Mux11~9_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux11~11_combout ))))

	.dataa(\U0|U2|Mux11~9_combout ),
	.datab(\U1|U1|data_out [4]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux11~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~12 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~0 (
// Equation(s):
// \U0|U2|Mux13~0_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_10~combout [2])) # (!\U0|U2|MAR [3] & ((\port_in_02~combout [2])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_10~combout [2]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_02~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~0 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~1 (
// Equation(s):
// \U0|U2|Mux13~1_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux13~0_combout  & ((\port_in_14~combout [2]))) # (!\U0|U2|Mux13~0_combout  & (\port_in_06~combout [2])))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux13~0_combout ))))

	.dataa(\port_in_06~combout [2]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux13~0_combout ),
	.datad(\port_in_14~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~1 .lut_mask = 16'hF838;
defparam \U0|U2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~2 (
// Equation(s):
// \U0|U2|Mux13~2_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_05~combout [2])) # (!\U0|U2|MAR [2] & ((\port_in_01~combout [2])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_05~combout [2]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_01~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~2 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~3 (
// Equation(s):
// \U0|U2|Mux13~3_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux13~2_combout  & ((\port_in_13~combout [2]))) # (!\U0|U2|Mux13~2_combout  & (\port_in_09~combout [2])))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux13~2_combout ))))

	.dataa(\port_in_09~combout [2]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux13~2_combout ),
	.datad(\port_in_13~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~3 .lut_mask = 16'hF838;
defparam \U0|U2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~4 (
// Equation(s):
// \U0|U2|Mux13~4_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_04~combout [2])) # (!\U0|U2|MAR [2] & ((\port_in_00~combout [2])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_04~combout [2]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_00~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~4 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~5 (
// Equation(s):
// \U0|U2|Mux13~5_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux13~4_combout  & ((\port_in_12~combout [2]))) # (!\U0|U2|Mux13~4_combout  & (\port_in_08~combout [2])))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux13~4_combout ))))

	.dataa(\port_in_08~combout [2]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux13~4_combout ),
	.datad(\port_in_12~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~5 .lut_mask = 16'hF838;
defparam \U0|U2|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~6 (
// Equation(s):
// \U0|U2|Mux13~6_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\U0|U2|Mux13~3_combout )) # (!\U0|U2|MAR [0] & ((\U0|U2|Mux13~5_combout )))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\U0|U2|Mux13~3_combout ),
	.datac(\U0|U2|MAR [0]),
	.datad(\U0|U2|Mux13~5_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~6 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~7 (
// Equation(s):
// \U0|U2|Mux13~7_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_11~combout [2])) # (!\U0|U2|MAR [3] & ((\port_in_03~combout [2])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_11~combout [2]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_03~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~8 (
// Equation(s):
// \U0|U2|Mux13~8_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux13~7_combout  & ((\port_in_15~combout [2]))) # (!\U0|U2|Mux13~7_combout  & (\port_in_07~combout [2])))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux13~7_combout ))))

	.dataa(\port_in_07~combout [2]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux13~7_combout ),
	.datad(\port_in_15~combout [2]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~9 (
// Equation(s):
// \U0|U2|Mux13~9_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux13~6_combout  & ((\U0|U2|Mux13~8_combout ))) # (!\U0|U2|Mux13~6_combout  & (\U0|U2|Mux13~1_combout )))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux13~6_combout ))))

	.dataa(\U0|U2|Mux13~1_combout ),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux13~6_combout ),
	.datad(\U0|U2|Mux13~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~9 .lut_mask = 16'hF838;
defparam \U0|U2|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [2]));

cycloneii_lcell_ff \U1|U0|data_out[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [2]));

cycloneii_lcell_comb \U0|U2|Mux13~10 (
// Equation(s):
// \U0|U2|Mux13~10_combout  = (\U1|U0|data_out [2] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~10 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~11 (
// Equation(s):
// \U0|U2|Mux13~11_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux13~10_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [2]))))

	.dataa(\U0|U2|U0|ALU_Result [2]),
	.datab(\U0|U2|Mux13~10_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~11 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~12 (
// Equation(s):
// \U0|U2|Mux13~12_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux13~11_combout  & ((\U1|U1|data_out [2]))) # (!\U0|U2|Mux13~11_combout  & (\U0|U2|Mux13~9_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux13~11_combout ))))

	.dataa(\U0|U2|Mux13~9_combout ),
	.datab(\U1|U1|data_out [2]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux13~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~12 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~0 (
// Equation(s):
// \U0|U2|Mux14~0_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_05~combout [1])) # (!\U0|U2|MAR [0] & ((\port_in_04~combout [1])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_05~combout [1]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_04~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~0 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~1 (
// Equation(s):
// \U0|U2|Mux14~1_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux14~0_combout  & ((\port_in_07~combout [1]))) # (!\U0|U2|Mux14~0_combout  & (\port_in_06~combout [1])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux14~0_combout ))))

	.dataa(\port_in_06~combout [1]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux14~0_combout ),
	.datad(\port_in_07~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~1 .lut_mask = 16'hF838;
defparam \U0|U2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~2 (
// Equation(s):
// \U0|U2|Mux14~2_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_10~combout [1])) # (!\U0|U2|MAR [1] & ((\port_in_08~combout [1])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_10~combout [1]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_08~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~2 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~3 (
// Equation(s):
// \U0|U2|Mux14~3_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux14~2_combout  & ((\port_in_11~combout [1]))) # (!\U0|U2|Mux14~2_combout  & (\port_in_09~combout [1])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux14~2_combout ))))

	.dataa(\port_in_09~combout [1]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux14~2_combout ),
	.datad(\port_in_11~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~3 .lut_mask = 16'hF838;
defparam \U0|U2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~4 (
// Equation(s):
// \U0|U2|Mux14~4_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_01~combout [1])) # (!\U0|U2|MAR [0] & ((\port_in_00~combout [1])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_01~combout [1]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_00~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~4 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~5 (
// Equation(s):
// \U0|U2|Mux14~5_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux14~4_combout  & ((\port_in_03~combout [1]))) # (!\U0|U2|Mux14~4_combout  & (\port_in_02~combout [1])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux14~4_combout ))))

	.dataa(\port_in_02~combout [1]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux14~4_combout ),
	.datad(\port_in_03~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~5 .lut_mask = 16'hF838;
defparam \U0|U2|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~6 (
// Equation(s):
// \U0|U2|Mux14~6_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\U0|U2|Mux14~3_combout )) # (!\U0|U2|MAR [3] & ((\U0|U2|Mux14~5_combout )))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\U0|U2|Mux14~3_combout ),
	.datac(\U0|U2|MAR [3]),
	.datad(\U0|U2|Mux14~5_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~6 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~7 (
// Equation(s):
// \U0|U2|Mux14~7_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_14~combout [1])) # (!\U0|U2|MAR [1] & ((\port_in_12~combout [1])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_14~combout [1]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_12~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~8 (
// Equation(s):
// \U0|U2|Mux14~8_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux14~7_combout  & ((\port_in_15~combout [1]))) # (!\U0|U2|Mux14~7_combout  & (\port_in_13~combout [1])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux14~7_combout ))))

	.dataa(\port_in_13~combout [1]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux14~7_combout ),
	.datad(\port_in_15~combout [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~9 (
// Equation(s):
// \U0|U2|Mux14~9_combout  = (\U0|U2|MAR [2] & ((\U0|U2|Mux14~6_combout  & ((\U0|U2|Mux14~8_combout ))) # (!\U0|U2|Mux14~6_combout  & (\U0|U2|Mux14~1_combout )))) # (!\U0|U2|MAR [2] & (((\U0|U2|Mux14~6_combout ))))

	.dataa(\U0|U2|Mux14~1_combout ),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|Mux14~6_combout ),
	.datad(\U0|U2|Mux14~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~9 .lut_mask = 16'hF838;
defparam \U0|U2|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [1]));

cycloneii_lcell_ff \U1|U0|data_out[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux6~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [1]));

cycloneii_lcell_comb \U0|U2|Mux14~10 (
// Equation(s):
// \U0|U2|Mux14~10_combout  = (\U1|U0|data_out [1] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~10 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~11 (
// Equation(s):
// \U0|U2|Mux14~11_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux14~10_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [1]))))

	.dataa(\U0|U2|U0|ALU_Result [1]),
	.datab(\U0|U2|Mux14~10_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~11 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~12 (
// Equation(s):
// \U0|U2|Mux14~12_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux14~11_combout  & ((\U1|U1|data_out [1]))) # (!\U0|U2|Mux14~11_combout  & (\U0|U2|Mux14~9_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux14~11_combout ))))

	.dataa(\U0|U2|Mux14~9_combout ),
	.datab(\U1|U1|data_out [1]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux14~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~12 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~0 (
// Equation(s):
// \U0|U2|Mux12~0_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_09~combout [3])) # (!\U0|U2|MAR [0] & ((\port_in_08~combout [3])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_09~combout [3]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_08~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~0 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~1 (
// Equation(s):
// \U0|U2|Mux12~1_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux12~0_combout  & ((\port_in_11~combout [3]))) # (!\U0|U2|Mux12~0_combout  & (\port_in_10~combout [3])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux12~0_combout ))))

	.dataa(\port_in_10~combout [3]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux12~0_combout ),
	.datad(\port_in_11~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~1 .lut_mask = 16'hF838;
defparam \U0|U2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~2 (
// Equation(s):
// \U0|U2|Mux12~2_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_06~combout [3])) # (!\U0|U2|MAR [1] & ((\port_in_04~combout [3])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_06~combout [3]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_04~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~2 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~3 (
// Equation(s):
// \U0|U2|Mux12~3_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux12~2_combout  & ((\port_in_07~combout [3]))) # (!\U0|U2|Mux12~2_combout  & (\port_in_05~combout [3])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux12~2_combout ))))

	.dataa(\port_in_05~combout [3]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux12~2_combout ),
	.datad(\port_in_07~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~3 .lut_mask = 16'hF838;
defparam \U0|U2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~4 (
// Equation(s):
// \U0|U2|Mux12~4_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\port_in_02~combout [3])) # (!\U0|U2|MAR [1] & ((\port_in_00~combout [3])))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\port_in_02~combout [3]),
	.datac(\U0|U2|MAR [1]),
	.datad(\port_in_00~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~4 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~5 (
// Equation(s):
// \U0|U2|Mux12~5_combout  = (\U0|U2|MAR [0] & ((\U0|U2|Mux12~4_combout  & ((\port_in_03~combout [3]))) # (!\U0|U2|Mux12~4_combout  & (\port_in_01~combout [3])))) # (!\U0|U2|MAR [0] & (((\U0|U2|Mux12~4_combout ))))

	.dataa(\port_in_01~combout [3]),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|Mux12~4_combout ),
	.datad(\port_in_03~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~5 .lut_mask = 16'hF838;
defparam \U0|U2|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~6 (
// Equation(s):
// \U0|U2|Mux12~6_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\U0|U2|Mux12~3_combout )) # (!\U0|U2|MAR [2] & ((\U0|U2|Mux12~5_combout )))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\U0|U2|Mux12~3_combout ),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|Mux12~5_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~6 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~7 (
// Equation(s):
// \U0|U2|Mux12~7_combout  = (\U0|U2|MAR [1] & (((\U0|U2|MAR [0])))) # (!\U0|U2|MAR [1] & ((\U0|U2|MAR [0] & (\port_in_13~combout [3])) # (!\U0|U2|MAR [0] & ((\port_in_12~combout [3])))))

	.dataa(\U0|U2|MAR [1]),
	.datab(\port_in_13~combout [3]),
	.datac(\U0|U2|MAR [0]),
	.datad(\port_in_12~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~7 .lut_mask = 16'hE5E0;
defparam \U0|U2|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~8 (
// Equation(s):
// \U0|U2|Mux12~8_combout  = (\U0|U2|MAR [1] & ((\U0|U2|Mux12~7_combout  & ((\port_in_15~combout [3]))) # (!\U0|U2|Mux12~7_combout  & (\port_in_14~combout [3])))) # (!\U0|U2|MAR [1] & (((\U0|U2|Mux12~7_combout ))))

	.dataa(\port_in_14~combout [3]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|Mux12~7_combout ),
	.datad(\port_in_15~combout [3]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~8 .lut_mask = 16'hF838;
defparam \U0|U2|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~9 (
// Equation(s):
// \U0|U2|Mux12~9_combout  = (\U0|U2|MAR [3] & ((\U0|U2|Mux12~6_combout  & ((\U0|U2|Mux12~8_combout ))) # (!\U0|U2|Mux12~6_combout  & (\U0|U2|Mux12~1_combout )))) # (!\U0|U2|MAR [3] & (((\U0|U2|Mux12~6_combout ))))

	.dataa(\U0|U2|Mux12~1_combout ),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|Mux12~6_combout ),
	.datad(\U0|U2|Mux12~8_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~9 .lut_mask = 16'hF838;
defparam \U0|U2|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|data_out[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U1|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|data_out [3]));

cycloneii_lcell_ff \U1|U0|data_out[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U0|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|U2|MAR [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U0|data_out [3]));

cycloneii_lcell_comb \U0|U2|Mux12~10 (
// Equation(s):
// \U0|U2|Mux12~10_combout  = (\U1|U0|data_out [3] & !\U0|U1|Bus2_Sel [0])

	.dataa(\U1|U0|data_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~10 .lut_mask = 16'h00AA;
defparam \U0|U2|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~11 (
// Equation(s):
// \U0|U2|Mux12~11_combout  = (\U0|U2|Mux8~0_combout  & (((\U0|U2|Mux8~1_combout )))) # (!\U0|U2|Mux8~0_combout  & ((\U0|U2|Mux8~1_combout  & ((\U0|U2|Mux12~10_combout ))) # (!\U0|U2|Mux8~1_combout  & (\U0|U2|U0|ALU_Result [3]))))

	.dataa(\U0|U2|U0|ALU_Result [3]),
	.datab(\U0|U2|Mux12~10_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U0|U2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~11 .lut_mask = 16'hFC0A;
defparam \U0|U2|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~12 (
// Equation(s):
// \U0|U2|Mux12~12_combout  = (\U0|U2|Mux8~2_combout  & ((\U0|U2|Mux12~11_combout  & ((\U1|U1|data_out [3]))) # (!\U0|U2|Mux12~11_combout  & (\U0|U2|Mux12~9_combout )))) # (!\U0|U2|Mux8~2_combout  & (((\U0|U2|Mux12~11_combout ))))

	.dataa(\U0|U2|Mux12~9_combout ),
	.datab(\U1|U1|data_out [3]),
	.datac(\U0|U2|Mux8~2_combout ),
	.datad(\U0|U2|Mux12~11_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~12 .lut_mask = 16'hCFA0;
defparam \U0|U2|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [17]));

cycloneii_lcell_ff \U1|U1|RW~17 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(vcc),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW~17_regout ));

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U1|U1|RW~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [0]));

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [3]));

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [1]));

cycloneii_lcell_comb \U1|U1|RW~26 (
// Equation(s):
// \U1|U1|RW~26_combout  = (\U0|U2|MAR [0] & (\U1|U1|RW_rtl_0_bypass [1] & (\U0|U2|MAR [1] $ (!\U1|U1|RW_rtl_0_bypass [3])))) # (!\U0|U2|MAR [0] & (!\U1|U1|RW_rtl_0_bypass [1] & (\U0|U2|MAR [1] $ (!\U1|U1|RW_rtl_0_bypass [3]))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U1|U1|RW_rtl_0_bypass [3]),
	.datad(\U1|U1|RW_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\U1|U1|RW~26_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~26 .lut_mask = 16'h8241;
defparam \U1|U1|RW~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [5]));

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [7]));

cycloneii_lcell_comb \U1|U1|RW~27 (
// Equation(s):
// \U1|U1|RW~27_combout  = (\U0|U2|MAR [3] & (\U1|U1|RW_rtl_0_bypass [7] & (\U0|U2|MAR [2] $ (!\U1|U1|RW_rtl_0_bypass [5])))) # (!\U0|U2|MAR [3] & (!\U1|U1|RW_rtl_0_bypass [7] & (\U0|U2|MAR [2] $ (!\U1|U1|RW_rtl_0_bypass [5]))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U1|U1|RW_rtl_0_bypass [5]),
	.datad(\U1|U1|RW_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\U1|U1|RW~27_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~27 .lut_mask = 16'h8241;
defparam \U1|U1|RW~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U1|RW~28 (
// Equation(s):
// \U1|U1|RW~28_combout  = (\U1|U1|RW~26_combout  & \U1|U1|RW~27_combout )

	.dataa(\U1|U1|RW~26_combout ),
	.datab(\U1|U1|RW~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U1|RW~28_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~28 .lut_mask = 16'h8888;
defparam \U1|U1|RW~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [9]));

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [11]));

cycloneii_lcell_comb \U1|U1|RW~29 (
// Equation(s):
// \U1|U1|RW~29_combout  = (\U0|U2|MAR [5] & (\U1|U1|RW_rtl_0_bypass [11] & (\U0|U2|MAR [4] $ (!\U1|U1|RW_rtl_0_bypass [9])))) # (!\U0|U2|MAR [5] & (!\U1|U1|RW_rtl_0_bypass [11] & (\U0|U2|MAR [4] $ (!\U1|U1|RW_rtl_0_bypass [9]))))

	.dataa(\U0|U2|MAR [5]),
	.datab(\U0|U2|MAR [4]),
	.datac(\U1|U1|RW_rtl_0_bypass [9]),
	.datad(\U1|U1|RW_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\U1|U1|RW~29_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~29 .lut_mask = 16'h8241;
defparam \U1|U1|RW~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [15]));

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|MAR [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [13]));

cycloneii_lcell_comb \U1|U1|RW~30 (
// Equation(s):
// \U1|U1|RW~30_combout  = (\U0|U2|MAR [6] & (\U1|U1|RW_rtl_0_bypass [13] & (\U0|U2|MAR [7] $ (!\U1|U1|RW_rtl_0_bypass [15])))) # (!\U0|U2|MAR [6] & (!\U1|U1|RW_rtl_0_bypass [13] & (\U0|U2|MAR [7] $ (!\U1|U1|RW_rtl_0_bypass [15]))))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U0|U2|MAR [7]),
	.datac(\U1|U1|RW_rtl_0_bypass [15]),
	.datad(\U1|U1|RW_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\U1|U1|RW~30_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~30 .lut_mask = 16'h8241;
defparam \U1|U1|RW~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U1|RW~31 (
// Equation(s):
// \U1|U1|RW~31_combout  = (\U1|U1|RW_rtl_0_bypass [0] & (\U1|U1|RW~28_combout  & (\U1|U1|RW~29_combout  & \U1|U1|RW~30_combout )))

	.dataa(\U1|U1|RW_rtl_0_bypass [0]),
	.datab(\U1|U1|RW~28_combout ),
	.datac(\U1|U1|RW~29_combout ),
	.datad(\U1|U1|RW~30_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~31_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~31 .lut_mask = 16'h8000;
defparam \U1|U1|RW~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U1|RW~32 (
// Equation(s):
// \U1|U1|RW~32_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [17])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW_rtl_0|auto_generated|ram_block1a0~portbdataout  & \U1|U1|RW~17_regout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [17]),
	.datab(\U1|U1|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\U1|U1|RW~17_regout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~32_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~32 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U1|MEMORY~0 (
// Equation(s):
// \U1|U1|MEMORY~0_combout  = (\U0|U2|MAR [7] & (!\U0|U1|write~combout  & ((!\U0|U2|MAR [5]) # (!\U0|U2|MAR [6]))))

	.dataa(\U0|U2|MAR [7]),
	.datab(\U0|U2|MAR [6]),
	.datac(\U0|U2|MAR [5]),
	.datad(\U0|U1|write~combout ),
	.cin(gnd),
	.combout(\U1|U1|MEMORY~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|MEMORY~0 .lut_mask = 16'h002A;
defparam \U1|U1|MEMORY~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector5~0 (
// Equation(s):
// \U0|U1|Selector5~0_combout  = (!\U0|U1|current_state.S_BRA_5~regout  & (!\U0|U1|current_state.S_LDA_IMM_5~regout  & (!\U0|U1|current_state.S_LDA_DIR_5~regout  & !\U0|U1|current_state.S_STA_DIR_5~regout )))

	.dataa(\U0|U1|current_state.S_BRA_5~regout ),
	.datab(\U0|U1|current_state.S_LDA_IMM_5~regout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_5~regout ),
	.datad(\U0|U1|current_state.S_STA_DIR_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector5~0 .lut_mask = 16'h0001;
defparam \U0|U1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector9~0 (
// Equation(s):
// \U0|U1|Selector9~0_combout  = (\U0|U1|Equal11~1_combout ) # ((\U0|U1|Equal14~0_combout ) # (\U0|U1|Equal15~0_combout ))

	.dataa(\U0|U1|Equal11~1_combout ),
	.datab(\U0|U1|Equal14~0_combout ),
	.datac(\U0|U1|Equal15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector9~0 .lut_mask = 16'hFEFE;
defparam \U0|U1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector9~1 (
// Equation(s):
// \U0|U1|Selector9~1_combout  = (\U0|U1|Selector9~0_combout ) # ((\U0|U1|Equal16~0_combout  & (!\U0|U2|IR [0] & \U0|U1|A_Load~7_combout )))

	.dataa(\U0|U1|Equal16~0_combout ),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|A_Load~7_combout ),
	.datad(\U0|U1|Selector9~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector9~1 .lut_mask = 16'hFF20;
defparam \U0|U1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector9~2 (
// Equation(s):
// \U0|U1|Selector9~2_combout  = (\U0|U1|current_state.S_LDA_IMM_6~regout ) # ((\U0|U1|current_state.S_LDA_DIR_8~regout ) # ((\U0|U1|current_state.S_DECODE_3~regout  & \U0|U1|Selector9~1_combout )))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|current_state.S_LDA_IMM_6~regout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_8~regout ),
	.datad(\U0|U1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector9~2 .lut_mask = 16'hFEFC;
defparam \U0|U1|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BEQ_4~0 (
// Equation(s):
// \U0|U1|next_state.S_BEQ_4~0_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & (\U0|U2|CCR_Result [2] & (\U0|U1|Equal7~0_combout  & !\U0|U2|IR [2])))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U2|CCR_Result [2]),
	.datac(\U0|U1|Equal7~0_combout ),
	.datad(\U0|U2|IR [2]),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BEQ_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BEQ_4~0 .lut_mask = 16'h0080;
defparam \U0|U1|next_state.S_BEQ_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector11~0 (
// Equation(s):
// \U0|U1|Selector11~0_combout  = (\U0|U1|current_state.S_LDA_IMM_5~regout ) # ((\U0|U1|current_state.S_LDA_DIR_5~regout ) # ((\U0|U1|current_state.S_STA_DIR_5~regout ) # (\U0|U1|current_state.S_FETCH_1~regout )))

	.dataa(\U0|U1|current_state.S_LDA_IMM_5~regout ),
	.datab(\U0|U1|current_state.S_LDA_DIR_5~regout ),
	.datac(\U0|U1|current_state.S_STA_DIR_5~regout ),
	.datad(\U0|U1|current_state.S_FETCH_1~regout ),
	.cin(gnd),
	.combout(\U0|U1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector11~0 .lut_mask = 16'hFFFE;
defparam \U0|U1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector11~1 (
// Equation(s):
// \U0|U1|Selector11~1_combout  = (\U0|U1|next_state.S_BEQ_4~0_combout ) # ((\U0|U1|Selector11~0_combout ) # ((\U0|U1|current_state.S_DECODE_3~regout  & \U0|U1|OUTPUT_LOGIC~3_combout )))

	.dataa(\U0|U1|next_state.S_BEQ_4~0_combout ),
	.datab(\U0|U1|Selector11~0_combout ),
	.datac(\U0|U1|current_state.S_DECODE_3~regout ),
	.datad(\U0|U1|OUTPUT_LOGIC~3_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector11~1 .lut_mask = 16'hFEEE;
defparam \U0|U1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [23]));

cycloneii_lcell_comb \U1|U1|RW~33 (
// Equation(s):
// \U1|U1|RW~33_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [23])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [23]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~33_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~33 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[6]~1 (
// Equation(s):
// \U0|U2|U0|ALU_Result[6]~1_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~12_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~12_combout )))

	.dataa(\U0|U2|U0|Add1~12_combout ),
	.datab(\U0|U2|U0|Add0~12_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[6]~1 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux2~2 (
// Equation(s):
// \U1|U0|Mux2~2_combout  = (!\U0|U2|MAR [6] & (!\U0|U2|MAR [5] & !\U0|U2|MAR [4]))

	.dataa(vcc),
	.datab(\U0|U2|MAR [6]),
	.datac(\U0|U2|MAR [5]),
	.datad(\U0|U2|MAR [4]),
	.cin(gnd),
	.combout(\U1|U0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux2~2 .lut_mask = 16'h0003;
defparam \U1|U0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux0~0 (
// Equation(s):
// \U1|U0|Mux0~0_combout  = (\U1|U0|Mux2~2_combout  & (!\U0|U2|MAR [3] & !\U0|U2|MAR [2]))

	.dataa(\U1|U0|Mux2~2_combout ),
	.datab(vcc),
	.datac(\U0|U2|MAR [3]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux0~0 .lut_mask = 16'h000A;
defparam \U1|U0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux1~0 (
// Equation(s):
// \U1|U0|Mux1~0_combout  = (\U0|U2|MAR [0] & (\U0|U2|MAR [1] & \U1|U0|Mux0~0_combout ))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U1|U0|Mux0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux1~0 .lut_mask = 16'h8080;
defparam \U1|U0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [24]));

cycloneii_lcell_comb \U1|U1|RW~34 (
// Equation(s):
// \U1|U1|RW~34_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [24])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [24]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~34_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~34 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [22]));

cycloneii_lcell_comb \U1|U1|RW~35 (
// Equation(s):
// \U1|U1|RW~35_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [22])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [22]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~35_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~35 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[5]~3 (
// Equation(s):
// \U0|U2|U0|ALU_Result[5]~3_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~10_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~10_combout )))

	.dataa(\U0|U2|U0|Add1~10_combout ),
	.datab(\U0|U2|U0|Add0~10_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[5]~3 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux2~3 (
// Equation(s):
// \U1|U0|Mux2~3_combout  = (!\U0|U2|MAR [3] & ((\U0|U2|MAR [0] & ((!\U0|U2|MAR [2]))) # (!\U0|U2|MAR [0] & (!\U0|U2|MAR [1] & \U0|U2|MAR [2]))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|MAR [3]),
	.cin(gnd),
	.combout(\U1|U0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux2~3 .lut_mask = 16'h001A;
defparam \U1|U0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [21]));

cycloneii_lcell_comb \U1|U1|RW~36 (
// Equation(s):
// \U1|U1|RW~36_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [21])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [21]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~36_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~36 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[4]~4 (
// Equation(s):
// \U0|U2|U0|ALU_Result[4]~4_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~8_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~8_combout )))

	.dataa(\U0|U2|U0|Add1~8_combout ),
	.datab(\U0|U2|U0|Add0~8_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[4]~4 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux3~0 (
// Equation(s):
// \U1|U0|Mux3~0_combout  = (\U0|U2|MAR [1] & (\U1|U0|Mux0~0_combout  & !\U0|U2|MAR [0]))

	.dataa(\U0|U2|MAR [1]),
	.datab(\U1|U0|Mux0~0_combout ),
	.datac(vcc),
	.datad(\U0|U2|MAR [0]),
	.cin(gnd),
	.combout(\U1|U0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux3~0 .lut_mask = 16'h0088;
defparam \U1|U0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [19]));

cycloneii_lcell_comb \U1|U1|RW~37 (
// Equation(s):
// \U1|U1|RW~37_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [19])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [19]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~37_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~37 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[2]~5 (
// Equation(s):
// \U0|U2|U0|ALU_Result[2]~5_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~4_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~4_combout )))

	.dataa(\U0|U2|U0|Add1~4_combout ),
	.datab(\U0|U2|U0|Add0~4_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[2]~5 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux5~0 (
// Equation(s):
// \U1|U0|Mux5~0_combout  = (\U1|U0|Mux2~2_combout  & (!\U0|U2|MAR [3] & (!\U0|U2|MAR [0] & !\U0|U2|MAR [2])))

	.dataa(\U1|U0|Mux2~2_combout ),
	.datab(\U0|U2|MAR [3]),
	.datac(\U0|U2|MAR [0]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux5~0 .lut_mask = 16'h0002;
defparam \U1|U0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [18]));

cycloneii_lcell_comb \U1|U1|RW~38 (
// Equation(s):
// \U1|U1|RW~38_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [18])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [18]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~38_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~38 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[1]~6 (
// Equation(s):
// \U0|U2|U0|ALU_Result[1]~6_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~2_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~2_combout )))

	.dataa(\U0|U2|U0|Add1~2_combout ),
	.datab(\U0|U2|U0|Add0~2_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[1]~6 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux6~2 (
// Equation(s):
// \U1|U0|Mux6~2_combout  = (\U0|U2|MAR [2]) # ((\U0|U2|MAR [3]) # ((\U0|U2|MAR [0] & \U0|U2|MAR [1])))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|MAR [3]),
	.cin(gnd),
	.combout(\U1|U0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux6~2 .lut_mask = 16'hFFF8;
defparam \U1|U0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U1|RW_rtl_0_bypass[20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U1|RW_rtl_0_bypass [20]));

cycloneii_lcell_comb \U1|U1|RW~39 (
// Equation(s):
// \U1|U1|RW~39_combout  = (\U1|U1|RW~31_combout  & (\U1|U1|RW_rtl_0_bypass [20])) # (!\U1|U1|RW~31_combout  & (((\U1|U1|RW~17_regout  & \U1|U1|RW_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\U1|U1|RW_rtl_0_bypass [20]),
	.datab(\U1|U1|RW~17_regout ),
	.datac(\U1|U1|RW_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(\U1|U1|RW~31_combout ),
	.cin(gnd),
	.combout(\U1|U1|RW~39_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~39 .lut_mask = 16'hAAC0;
defparam \U1|U1|RW~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[3]~7 (
// Equation(s):
// \U0|U2|U0|ALU_Result[3]~7_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~6_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~6_combout )))

	.dataa(\U0|U2|U0|Add1~6_combout ),
	.datab(\U0|U2|U0|Add0~6_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[3]~7 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux4~0 (
// Equation(s):
// \U1|U0|Mux4~0_combout  = (\U0|U2|MAR [0] & (\U1|U0|Mux0~0_combout  & !\U0|U2|MAR [1]))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U1|U0|Mux0~0_combout ),
	.datac(vcc),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux4~0 .lut_mask = 16'h0088;
defparam \U1|U0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U1|RW~40 (
// Equation(s):
// \U1|U1|RW~40_combout  = (\U0|U1|write~combout  & (\U0|U2|MAR [7] & ((!\U0|U2|MAR [5]) # (!\U0|U2|MAR [6]))))

	.dataa(\U0|U1|write~combout ),
	.datab(\U0|U2|MAR [7]),
	.datac(\U0|U2|MAR [6]),
	.datad(\U0|U2|MAR [5]),
	.cin(gnd),
	.combout(\U1|U1|RW~40_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U1|RW~40 .lut_mask = 16'h0888;
defparam \U1|U1|RW~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_6~0 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_6~0_combout  = (\U0|U1|current_state.S_BRA_4~regout ) # (\U0|U1|current_state.S_BEQ_4~regout )

	.dataa(\U0|U1|current_state.S_BRA_4~regout ),
	.datab(\U0|U1|current_state.S_BEQ_4~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_6~0 .lut_mask = 16'hEEEE;
defparam \U0|U1|next_state.S_STA_DIR_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_6~3 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_6~3_combout  = (\U0|U1|current_state.S_FETCH_2~regout ) # ((\U0|U1|current_state.S_FETCH_1~regout ) # ((\U0|U1|next_state.S_STA_DIR_6~2_combout ) # (!\U0|U1|current_state.S_FETCH_0~regout )))

	.dataa(\U0|U1|current_state.S_FETCH_2~regout ),
	.datab(\U0|U1|current_state.S_FETCH_1~regout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2_combout ),
	.datad(\U0|U1|current_state.S_FETCH_0~regout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_6~3 .lut_mask = 16'hFEFF;
defparam \U0|U1|next_state.S_STA_DIR_6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~7 (
// Equation(s):
// \U0|U1|comb~7_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_STA_DIR_6~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_STA_DIR_6~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~7 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2]~0 (
// Equation(s):
// \U0|U2|U0|NZVC[2]~0_combout  = (!\U0|U1|ALU_Sel [0] & (!\U0|U2|U0|Add0~0_combout  & (!\U0|U2|U0|Add0~2_combout  & !\U0|U2|U0|Add0~4_combout )))

	.dataa(\U0|U1|ALU_Sel [0]),
	.datab(\U0|U2|U0|Add0~0_combout ),
	.datac(\U0|U2|U0|Add0~2_combout ),
	.datad(\U0|U2|U0|Add0~4_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2]~0 .lut_mask = 16'h0001;
defparam \U0|U2|U0|NZVC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2]~1 (
// Equation(s):
// \U0|U2|U0|NZVC[2]~1_combout  = (!\U0|U2|U0|Add0~6_combout  & (!\U0|U2|U0|Add0~8_combout  & (!\U0|U2|U0|Add0~10_combout  & !\U0|U2|U0|Add0~12_combout )))

	.dataa(\U0|U2|U0|Add0~6_combout ),
	.datab(\U0|U2|U0|Add0~8_combout ),
	.datac(\U0|U2|U0|Add0~10_combout ),
	.datad(\U0|U2|U0|Add0~12_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2]~1 .lut_mask = 16'h0001;
defparam \U0|U2|U0|NZVC[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2]~2 (
// Equation(s):
// \U0|U2|U0|NZVC[2]~2_combout  = (\U0|U2|U0|NZVC[2]~0_combout  & (\U0|U2|U0|NZVC[2]~1_combout  & !\U0|U2|U0|Add0~14_combout ))

	.dataa(\U0|U2|U0|NZVC[2]~0_combout ),
	.datab(\U0|U2|U0|NZVC[2]~1_combout ),
	.datac(vcc),
	.datad(\U0|U2|U0|Add0~14_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2]~2 .lut_mask = 16'h0088;
defparam \U0|U2|U0|NZVC[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[1]~6 (
// Equation(s):
// \U0|U2|U0|NZVC[1]~6_combout  = (!\U0|U1|ALU_Sel [0] & ((\U0|U2|Mux0~0_combout  & (\U0|U2|B [7] & !\U0|U2|U0|Add0~14_combout )) # (!\U0|U2|Mux0~0_combout  & (!\U0|U2|B [7] & \U0|U2|U0|Add0~14_combout ))))

	.dataa(\U0|U2|Mux0~0_combout ),
	.datab(\U0|U2|B [7]),
	.datac(\U0|U2|U0|Add0~14_combout ),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[1]~6 .lut_mask = 16'h0018;
defparam \U0|U2|U0|NZVC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_FETCH_0~0 (
// Equation(s):
// \U0|U1|next_state.S_FETCH_0~0_combout  = ((\U0|U1|Equal11~1_combout  & !\U0|U2|IR [0])) # (!\U0|U1|current_state.S_DECODE_3~regout )

	.dataa(\U0|U1|Equal11~1_combout ),
	.datab(vcc),
	.datac(\U0|U2|IR [0]),
	.datad(\U0|U1|current_state.S_DECODE_3~regout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_FETCH_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_FETCH_0~0 .lut_mask = 16'h0AFF;
defparam \U0|U1|next_state.S_FETCH_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_FETCH_0~1 (
// Equation(s):
// \U0|U1|next_state.S_FETCH_0~1_combout  = (\U0|U1|next_state.S_FETCH_0~0_combout ) # (((\U0|U1|Equal7~0_combout  & !\U0|U2|IR [2])) # (!\U0|U1|A_Load~1_combout ))

	.dataa(\U0|U1|next_state.S_FETCH_0~0_combout ),
	.datab(\U0|U1|Equal7~0_combout ),
	.datac(\U0|U2|IR [2]),
	.datad(\U0|U1|A_Load~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_FETCH_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_FETCH_0~1 .lut_mask = 16'hAEFF;
defparam \U0|U1|next_state.S_FETCH_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BRA_4~0 (
// Equation(s):
// \U0|U1|next_state.S_BRA_4~0_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & \U0|U1|Equal6~2_combout )

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|Equal6~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BRA_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BRA_4~0 .lut_mask = 16'h8888;
defparam \U0|U1|next_state.S_BRA_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_IMM_4~0 (
// Equation(s):
// \U0|U1|next_state.S_LDA_IMM_4~0_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & (\U0|U1|Equal0~1_combout  & (!\U0|U2|IR [0] & !\U0|U2|IR [4])))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|Equal0~1_combout ),
	.datac(\U0|U2|IR [0]),
	.datad(\U0|U2|IR [4]),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_IMM_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_IMM_4~0 .lut_mask = 16'h0008;
defparam \U0|U1|next_state.S_LDA_IMM_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_DIR_4~0 (
// Equation(s):
// \U0|U1|next_state.S_LDA_DIR_4~0_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & (\U0|U2|IR [0] & (\U0|U1|Equal0~1_combout  & !\U0|U2|IR [4])))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|Equal0~1_combout ),
	.datad(\U0|U2|IR [4]),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_DIR_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_DIR_4~0 .lut_mask = 16'h0080;
defparam \U0|U1|next_state.S_LDA_DIR_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_4~0 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_4~0_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & (\U0|U2|IR [4] & (\U0|U1|Equal0~1_combout  & !\U0|U2|IR [0])))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U2|IR [4]),
	.datac(\U0|U1|Equal0~1_combout ),
	.datad(\U0|U2|IR [0]),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_4~0 .lut_mask = 16'h0080;
defparam \U0|U1|next_state.S_STA_DIR_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux2~4 (
// Equation(s):
// \U1|U0|Mux2~4_combout  = (!\U0|U2|MAR [6] & (!\U0|U2|MAR [5] & (!\U0|U2|MAR [4] & \U1|U0|Mux2~3_combout )))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U0|U2|MAR [5]),
	.datac(\U0|U2|MAR [4]),
	.datad(\U1|U0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\U1|U0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux2~4 .lut_mask = 16'h0100;
defparam \U1|U0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U0|Mux6~3 (
// Equation(s):
// \U1|U0|Mux6~3_combout  = (!\U0|U2|MAR [6] & (!\U0|U2|MAR [5] & (!\U0|U2|MAR [4] & !\U1|U0|Mux6~2_combout )))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U0|U2|MAR [5]),
	.datac(\U0|U2|MAR [4]),
	.datad(\U1|U0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\U1|U0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U0|Mux6~3 .lut_mask = 16'h0001;
defparam \U1|U0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|PC_Inc~3 (
// Equation(s):
// \U0|U1|PC_Inc~3_combout  = (\U0|U1|PC_Inc~6_combout  & (!\U0|U2|IR [6] & (!\U0|U2|IR [7] & \U0|U2|IR [1])))

	.dataa(\U0|U1|PC_Inc~6_combout ),
	.datab(\U0|U2|IR [6]),
	.datac(\U0|U2|IR [7]),
	.datad(\U0|U2|IR [1]),
	.cin(gnd),
	.combout(\U0|U1|PC_Inc~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|PC_Inc~3 .lut_mask = 16'h0200;
defparam \U0|U1|PC_Inc~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|PC_Inc~6 (
// Equation(s):
// \U0|U1|PC_Inc~6_combout  = (\U0|U2|CCR_Result [0] & (!\U0|U2|IR [3] & \U0|U2|IR [5]))

	.dataa(\U0|U2|CCR_Result [0]),
	.datab(\U0|U2|IR [3]),
	.datac(\U0|U2|IR [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|PC_Inc~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|PC_Inc~6 .lut_mask = 16'h2020;
defparam \U0|U1|PC_Inc~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|write (
// Equation(s):
// \U0|U1|write~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|current_state.S_STA_DIR_7~regout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|write~combout )))

	.dataa(vcc),
	.datab(\U0|U1|current_state.S_STA_DIR_7~regout ),
	.datac(\U0|U1|write~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|write~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|write .lut_mask = 16'hCCF0;
defparam \U0|U1|write .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load (
// Equation(s):
// \U0|U1|A_Load~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|Selector9~2_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|A_Load~combout )))

	.dataa(vcc),
	.datab(\U0|U1|Selector9~2_combout ),
	.datac(\U0|U1|A_Load~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load .lut_mask = 16'hCCF0;
defparam \U0|U1|A_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[6] (
// Equation(s):
// \U0|U2|U0|ALU_Result [6] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[6]~1_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [6])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[6]~1_combout ),
	.datac(\U0|U2|U0|ALU_Result [6]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [6]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[6] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[5] (
// Equation(s):
// \U0|U2|U0|ALU_Result [5] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[5]~3_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [5])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[5]~3_combout ),
	.datac(\U0|U2|U0|ALU_Result [5]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [5]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[5] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[4] (
// Equation(s):
// \U0|U2|U0|ALU_Result [4] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[4]~4_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [4])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[4]~4_combout ),
	.datac(\U0|U2|U0|ALU_Result [4]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [4]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[4] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[2] (
// Equation(s):
// \U0|U2|U0|ALU_Result [2] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[2]~5_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [2])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[2]~5_combout ),
	.datac(\U0|U2|U0|ALU_Result [2]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [2]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[2] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[1] (
// Equation(s):
// \U0|U2|U0|ALU_Result [1] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[1]~6_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [1])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[1]~6_combout ),
	.datac(\U0|U2|U0|ALU_Result [1]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [1]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[1] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[3] (
// Equation(s):
// \U0|U2|U0|ALU_Result [3] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[3]~7_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [3])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[3]~7_combout ),
	.datac(\U0|U2|U0|ALU_Result [3]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [3]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[3] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_7_3378 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_7_3378~combout  = (!\U0|U1|comb~7_combout  & ((\U0|U1|next_state.S_STA_DIR_7_3378~combout ) # (\U0|U1|current_state.S_STA_DIR_6~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_STA_DIR_7_3378~combout ),
	.datac(\U0|U1|current_state.S_STA_DIR_6~regout ),
	.datad(\U0|U1|comb~7_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_7_3378~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_7_3378 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_STA_DIR_7_3378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_FETCH_0_4639 (
// Equation(s):
// \U0|U1|next_state.S_FETCH_0_4639~combout  = (!\U0|U1|next_state.S_ADD_AB_4~0_combout  & ((GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & (!\U0|U1|next_state.S_FETCH_0~1_combout )) # (!GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & 
// ((\U0|U1|next_state.S_FETCH_0_4639~combout )))))

	.dataa(\U0|U1|next_state.S_FETCH_0~1_combout ),
	.datab(\U0|U1|next_state.S_FETCH_0_4639~combout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ),
	.datad(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_FETCH_0_4639~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_FETCH_0_4639 .lut_mask = 16'h005C;
defparam \U0|U1|next_state.S_FETCH_0_4639 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \port_in_05[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[0]));
// synopsys translate_off
defparam \port_in_05[0]~I .input_async_reset = "none";
defparam \port_in_05[0]~I .input_power_up = "low";
defparam \port_in_05[0]~I .input_register_mode = "none";
defparam \port_in_05[0]~I .input_sync_reset = "none";
defparam \port_in_05[0]~I .oe_async_reset = "none";
defparam \port_in_05[0]~I .oe_power_up = "low";
defparam \port_in_05[0]~I .oe_register_mode = "none";
defparam \port_in_05[0]~I .oe_sync_reset = "none";
defparam \port_in_05[0]~I .operation_mode = "input";
defparam \port_in_05[0]~I .output_async_reset = "none";
defparam \port_in_05[0]~I .output_power_up = "low";
defparam \port_in_05[0]~I .output_register_mode = "none";
defparam \port_in_05[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[0]));
// synopsys translate_off
defparam \port_in_09[0]~I .input_async_reset = "none";
defparam \port_in_09[0]~I .input_power_up = "low";
defparam \port_in_09[0]~I .input_register_mode = "none";
defparam \port_in_09[0]~I .input_sync_reset = "none";
defparam \port_in_09[0]~I .oe_async_reset = "none";
defparam \port_in_09[0]~I .oe_power_up = "low";
defparam \port_in_09[0]~I .oe_register_mode = "none";
defparam \port_in_09[0]~I .oe_sync_reset = "none";
defparam \port_in_09[0]~I .operation_mode = "input";
defparam \port_in_09[0]~I .output_async_reset = "none";
defparam \port_in_09[0]~I .output_power_up = "low";
defparam \port_in_09[0]~I .output_register_mode = "none";
defparam \port_in_09[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[0]));
// synopsys translate_off
defparam \port_in_01[0]~I .input_async_reset = "none";
defparam \port_in_01[0]~I .input_power_up = "low";
defparam \port_in_01[0]~I .input_register_mode = "none";
defparam \port_in_01[0]~I .input_sync_reset = "none";
defparam \port_in_01[0]~I .oe_async_reset = "none";
defparam \port_in_01[0]~I .oe_power_up = "low";
defparam \port_in_01[0]~I .oe_register_mode = "none";
defparam \port_in_01[0]~I .oe_sync_reset = "none";
defparam \port_in_01[0]~I .operation_mode = "input";
defparam \port_in_01[0]~I .output_async_reset = "none";
defparam \port_in_01[0]~I .output_power_up = "low";
defparam \port_in_01[0]~I .output_register_mode = "none";
defparam \port_in_01[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[0]));
// synopsys translate_off
defparam \port_in_13[0]~I .input_async_reset = "none";
defparam \port_in_13[0]~I .input_power_up = "low";
defparam \port_in_13[0]~I .input_register_mode = "none";
defparam \port_in_13[0]~I .input_sync_reset = "none";
defparam \port_in_13[0]~I .oe_async_reset = "none";
defparam \port_in_13[0]~I .oe_power_up = "low";
defparam \port_in_13[0]~I .oe_register_mode = "none";
defparam \port_in_13[0]~I .oe_sync_reset = "none";
defparam \port_in_13[0]~I .operation_mode = "input";
defparam \port_in_13[0]~I .output_async_reset = "none";
defparam \port_in_13[0]~I .output_power_up = "low";
defparam \port_in_13[0]~I .output_register_mode = "none";
defparam \port_in_13[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[0]));
// synopsys translate_off
defparam \port_in_10[0]~I .input_async_reset = "none";
defparam \port_in_10[0]~I .input_power_up = "low";
defparam \port_in_10[0]~I .input_register_mode = "none";
defparam \port_in_10[0]~I .input_sync_reset = "none";
defparam \port_in_10[0]~I .oe_async_reset = "none";
defparam \port_in_10[0]~I .oe_power_up = "low";
defparam \port_in_10[0]~I .oe_register_mode = "none";
defparam \port_in_10[0]~I .oe_sync_reset = "none";
defparam \port_in_10[0]~I .operation_mode = "input";
defparam \port_in_10[0]~I .output_async_reset = "none";
defparam \port_in_10[0]~I .output_power_up = "low";
defparam \port_in_10[0]~I .output_register_mode = "none";
defparam \port_in_10[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[0]));
// synopsys translate_off
defparam \port_in_04[0]~I .input_async_reset = "none";
defparam \port_in_04[0]~I .input_power_up = "low";
defparam \port_in_04[0]~I .input_register_mode = "none";
defparam \port_in_04[0]~I .input_sync_reset = "none";
defparam \port_in_04[0]~I .oe_async_reset = "none";
defparam \port_in_04[0]~I .oe_power_up = "low";
defparam \port_in_04[0]~I .oe_register_mode = "none";
defparam \port_in_04[0]~I .oe_sync_reset = "none";
defparam \port_in_04[0]~I .operation_mode = "input";
defparam \port_in_04[0]~I .output_async_reset = "none";
defparam \port_in_04[0]~I .output_power_up = "low";
defparam \port_in_04[0]~I .output_register_mode = "none";
defparam \port_in_04[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[0]));
// synopsys translate_off
defparam \port_in_11[0]~I .input_async_reset = "none";
defparam \port_in_11[0]~I .input_power_up = "low";
defparam \port_in_11[0]~I .input_register_mode = "none";
defparam \port_in_11[0]~I .input_sync_reset = "none";
defparam \port_in_11[0]~I .oe_async_reset = "none";
defparam \port_in_11[0]~I .oe_power_up = "low";
defparam \port_in_11[0]~I .oe_register_mode = "none";
defparam \port_in_11[0]~I .oe_sync_reset = "none";
defparam \port_in_11[0]~I .operation_mode = "input";
defparam \port_in_11[0]~I .output_async_reset = "none";
defparam \port_in_11[0]~I .output_power_up = "low";
defparam \port_in_11[0]~I .output_register_mode = "none";
defparam \port_in_11[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[6]));
// synopsys translate_off
defparam \port_in_06[6]~I .input_async_reset = "none";
defparam \port_in_06[6]~I .input_power_up = "low";
defparam \port_in_06[6]~I .input_register_mode = "none";
defparam \port_in_06[6]~I .input_sync_reset = "none";
defparam \port_in_06[6]~I .oe_async_reset = "none";
defparam \port_in_06[6]~I .oe_power_up = "low";
defparam \port_in_06[6]~I .oe_register_mode = "none";
defparam \port_in_06[6]~I .oe_sync_reset = "none";
defparam \port_in_06[6]~I .operation_mode = "input";
defparam \port_in_06[6]~I .output_async_reset = "none";
defparam \port_in_06[6]~I .output_power_up = "low";
defparam \port_in_06[6]~I .output_register_mode = "none";
defparam \port_in_06[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[6]));
// synopsys translate_off
defparam \port_in_10[6]~I .input_async_reset = "none";
defparam \port_in_10[6]~I .input_power_up = "low";
defparam \port_in_10[6]~I .input_register_mode = "none";
defparam \port_in_10[6]~I .input_sync_reset = "none";
defparam \port_in_10[6]~I .oe_async_reset = "none";
defparam \port_in_10[6]~I .oe_power_up = "low";
defparam \port_in_10[6]~I .oe_register_mode = "none";
defparam \port_in_10[6]~I .oe_sync_reset = "none";
defparam \port_in_10[6]~I .operation_mode = "input";
defparam \port_in_10[6]~I .output_async_reset = "none";
defparam \port_in_10[6]~I .output_power_up = "low";
defparam \port_in_10[6]~I .output_register_mode = "none";
defparam \port_in_10[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[6]));
// synopsys translate_off
defparam \port_in_02[6]~I .input_async_reset = "none";
defparam \port_in_02[6]~I .input_power_up = "low";
defparam \port_in_02[6]~I .input_register_mode = "none";
defparam \port_in_02[6]~I .input_sync_reset = "none";
defparam \port_in_02[6]~I .oe_async_reset = "none";
defparam \port_in_02[6]~I .oe_power_up = "low";
defparam \port_in_02[6]~I .oe_register_mode = "none";
defparam \port_in_02[6]~I .oe_sync_reset = "none";
defparam \port_in_02[6]~I .operation_mode = "input";
defparam \port_in_02[6]~I .output_async_reset = "none";
defparam \port_in_02[6]~I .output_power_up = "low";
defparam \port_in_02[6]~I .output_register_mode = "none";
defparam \port_in_02[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[6]));
// synopsys translate_off
defparam \port_in_14[6]~I .input_async_reset = "none";
defparam \port_in_14[6]~I .input_power_up = "low";
defparam \port_in_14[6]~I .input_register_mode = "none";
defparam \port_in_14[6]~I .input_sync_reset = "none";
defparam \port_in_14[6]~I .oe_async_reset = "none";
defparam \port_in_14[6]~I .oe_power_up = "low";
defparam \port_in_14[6]~I .oe_register_mode = "none";
defparam \port_in_14[6]~I .oe_sync_reset = "none";
defparam \port_in_14[6]~I .operation_mode = "input";
defparam \port_in_14[6]~I .output_async_reset = "none";
defparam \port_in_14[6]~I .output_power_up = "low";
defparam \port_in_14[6]~I .output_register_mode = "none";
defparam \port_in_14[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[6]));
// synopsys translate_off
defparam \port_in_09[6]~I .input_async_reset = "none";
defparam \port_in_09[6]~I .input_power_up = "low";
defparam \port_in_09[6]~I .input_register_mode = "none";
defparam \port_in_09[6]~I .input_sync_reset = "none";
defparam \port_in_09[6]~I .oe_async_reset = "none";
defparam \port_in_09[6]~I .oe_power_up = "low";
defparam \port_in_09[6]~I .oe_register_mode = "none";
defparam \port_in_09[6]~I .oe_sync_reset = "none";
defparam \port_in_09[6]~I .operation_mode = "input";
defparam \port_in_09[6]~I .output_async_reset = "none";
defparam \port_in_09[6]~I .output_power_up = "low";
defparam \port_in_09[6]~I .output_register_mode = "none";
defparam \port_in_09[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[6]));
// synopsys translate_off
defparam \port_in_05[6]~I .input_async_reset = "none";
defparam \port_in_05[6]~I .input_power_up = "low";
defparam \port_in_05[6]~I .input_register_mode = "none";
defparam \port_in_05[6]~I .input_sync_reset = "none";
defparam \port_in_05[6]~I .oe_async_reset = "none";
defparam \port_in_05[6]~I .oe_power_up = "low";
defparam \port_in_05[6]~I .oe_register_mode = "none";
defparam \port_in_05[6]~I .oe_sync_reset = "none";
defparam \port_in_05[6]~I .operation_mode = "input";
defparam \port_in_05[6]~I .output_async_reset = "none";
defparam \port_in_05[6]~I .output_power_up = "low";
defparam \port_in_05[6]~I .output_register_mode = "none";
defparam \port_in_05[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[6]));
// synopsys translate_off
defparam \port_in_01[6]~I .input_async_reset = "none";
defparam \port_in_01[6]~I .input_power_up = "low";
defparam \port_in_01[6]~I .input_register_mode = "none";
defparam \port_in_01[6]~I .input_sync_reset = "none";
defparam \port_in_01[6]~I .oe_async_reset = "none";
defparam \port_in_01[6]~I .oe_power_up = "low";
defparam \port_in_01[6]~I .oe_register_mode = "none";
defparam \port_in_01[6]~I .oe_sync_reset = "none";
defparam \port_in_01[6]~I .operation_mode = "input";
defparam \port_in_01[6]~I .output_async_reset = "none";
defparam \port_in_01[6]~I .output_power_up = "low";
defparam \port_in_01[6]~I .output_register_mode = "none";
defparam \port_in_01[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[6]));
// synopsys translate_off
defparam \port_in_13[6]~I .input_async_reset = "none";
defparam \port_in_13[6]~I .input_power_up = "low";
defparam \port_in_13[6]~I .input_register_mode = "none";
defparam \port_in_13[6]~I .input_sync_reset = "none";
defparam \port_in_13[6]~I .oe_async_reset = "none";
defparam \port_in_13[6]~I .oe_power_up = "low";
defparam \port_in_13[6]~I .oe_register_mode = "none";
defparam \port_in_13[6]~I .oe_sync_reset = "none";
defparam \port_in_13[6]~I .operation_mode = "input";
defparam \port_in_13[6]~I .output_async_reset = "none";
defparam \port_in_13[6]~I .output_power_up = "low";
defparam \port_in_13[6]~I .output_register_mode = "none";
defparam \port_in_13[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[6]));
// synopsys translate_off
defparam \port_in_08[6]~I .input_async_reset = "none";
defparam \port_in_08[6]~I .input_power_up = "low";
defparam \port_in_08[6]~I .input_register_mode = "none";
defparam \port_in_08[6]~I .input_sync_reset = "none";
defparam \port_in_08[6]~I .oe_async_reset = "none";
defparam \port_in_08[6]~I .oe_power_up = "low";
defparam \port_in_08[6]~I .oe_register_mode = "none";
defparam \port_in_08[6]~I .oe_sync_reset = "none";
defparam \port_in_08[6]~I .operation_mode = "input";
defparam \port_in_08[6]~I .output_async_reset = "none";
defparam \port_in_08[6]~I .output_power_up = "low";
defparam \port_in_08[6]~I .output_register_mode = "none";
defparam \port_in_08[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[6]));
// synopsys translate_off
defparam \port_in_04[6]~I .input_async_reset = "none";
defparam \port_in_04[6]~I .input_power_up = "low";
defparam \port_in_04[6]~I .input_register_mode = "none";
defparam \port_in_04[6]~I .input_sync_reset = "none";
defparam \port_in_04[6]~I .oe_async_reset = "none";
defparam \port_in_04[6]~I .oe_power_up = "low";
defparam \port_in_04[6]~I .oe_register_mode = "none";
defparam \port_in_04[6]~I .oe_sync_reset = "none";
defparam \port_in_04[6]~I .operation_mode = "input";
defparam \port_in_04[6]~I .output_async_reset = "none";
defparam \port_in_04[6]~I .output_power_up = "low";
defparam \port_in_04[6]~I .output_register_mode = "none";
defparam \port_in_04[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[6]));
// synopsys translate_off
defparam \port_in_00[6]~I .input_async_reset = "none";
defparam \port_in_00[6]~I .input_power_up = "low";
defparam \port_in_00[6]~I .input_register_mode = "none";
defparam \port_in_00[6]~I .input_sync_reset = "none";
defparam \port_in_00[6]~I .oe_async_reset = "none";
defparam \port_in_00[6]~I .oe_power_up = "low";
defparam \port_in_00[6]~I .oe_register_mode = "none";
defparam \port_in_00[6]~I .oe_sync_reset = "none";
defparam \port_in_00[6]~I .operation_mode = "input";
defparam \port_in_00[6]~I .output_async_reset = "none";
defparam \port_in_00[6]~I .output_power_up = "low";
defparam \port_in_00[6]~I .output_register_mode = "none";
defparam \port_in_00[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[6]));
// synopsys translate_off
defparam \port_in_12[6]~I .input_async_reset = "none";
defparam \port_in_12[6]~I .input_power_up = "low";
defparam \port_in_12[6]~I .input_register_mode = "none";
defparam \port_in_12[6]~I .input_sync_reset = "none";
defparam \port_in_12[6]~I .oe_async_reset = "none";
defparam \port_in_12[6]~I .oe_power_up = "low";
defparam \port_in_12[6]~I .oe_register_mode = "none";
defparam \port_in_12[6]~I .oe_sync_reset = "none";
defparam \port_in_12[6]~I .operation_mode = "input";
defparam \port_in_12[6]~I .output_async_reset = "none";
defparam \port_in_12[6]~I .output_power_up = "low";
defparam \port_in_12[6]~I .output_register_mode = "none";
defparam \port_in_12[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[6]));
// synopsys translate_off
defparam \port_in_07[6]~I .input_async_reset = "none";
defparam \port_in_07[6]~I .input_power_up = "low";
defparam \port_in_07[6]~I .input_register_mode = "none";
defparam \port_in_07[6]~I .input_sync_reset = "none";
defparam \port_in_07[6]~I .oe_async_reset = "none";
defparam \port_in_07[6]~I .oe_power_up = "low";
defparam \port_in_07[6]~I .oe_register_mode = "none";
defparam \port_in_07[6]~I .oe_sync_reset = "none";
defparam \port_in_07[6]~I .operation_mode = "input";
defparam \port_in_07[6]~I .output_async_reset = "none";
defparam \port_in_07[6]~I .output_power_up = "low";
defparam \port_in_07[6]~I .output_register_mode = "none";
defparam \port_in_07[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[6]));
// synopsys translate_off
defparam \port_in_11[6]~I .input_async_reset = "none";
defparam \port_in_11[6]~I .input_power_up = "low";
defparam \port_in_11[6]~I .input_register_mode = "none";
defparam \port_in_11[6]~I .input_sync_reset = "none";
defparam \port_in_11[6]~I .oe_async_reset = "none";
defparam \port_in_11[6]~I .oe_power_up = "low";
defparam \port_in_11[6]~I .oe_register_mode = "none";
defparam \port_in_11[6]~I .oe_sync_reset = "none";
defparam \port_in_11[6]~I .operation_mode = "input";
defparam \port_in_11[6]~I .output_async_reset = "none";
defparam \port_in_11[6]~I .output_power_up = "low";
defparam \port_in_11[6]~I .output_register_mode = "none";
defparam \port_in_11[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[6]));
// synopsys translate_off
defparam \port_in_03[6]~I .input_async_reset = "none";
defparam \port_in_03[6]~I .input_power_up = "low";
defparam \port_in_03[6]~I .input_register_mode = "none";
defparam \port_in_03[6]~I .input_sync_reset = "none";
defparam \port_in_03[6]~I .oe_async_reset = "none";
defparam \port_in_03[6]~I .oe_power_up = "low";
defparam \port_in_03[6]~I .oe_register_mode = "none";
defparam \port_in_03[6]~I .oe_sync_reset = "none";
defparam \port_in_03[6]~I .operation_mode = "input";
defparam \port_in_03[6]~I .output_async_reset = "none";
defparam \port_in_03[6]~I .output_power_up = "low";
defparam \port_in_03[6]~I .output_register_mode = "none";
defparam \port_in_03[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[6]));
// synopsys translate_off
defparam \port_in_15[6]~I .input_async_reset = "none";
defparam \port_in_15[6]~I .input_power_up = "low";
defparam \port_in_15[6]~I .input_register_mode = "none";
defparam \port_in_15[6]~I .input_sync_reset = "none";
defparam \port_in_15[6]~I .oe_async_reset = "none";
defparam \port_in_15[6]~I .oe_power_up = "low";
defparam \port_in_15[6]~I .oe_register_mode = "none";
defparam \port_in_15[6]~I .oe_sync_reset = "none";
defparam \port_in_15[6]~I .operation_mode = "input";
defparam \port_in_15[6]~I .output_async_reset = "none";
defparam \port_in_15[6]~I .output_power_up = "low";
defparam \port_in_15[6]~I .output_register_mode = "none";
defparam \port_in_15[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[7]));
// synopsys translate_off
defparam \port_in_10[7]~I .input_async_reset = "none";
defparam \port_in_10[7]~I .input_power_up = "low";
defparam \port_in_10[7]~I .input_register_mode = "none";
defparam \port_in_10[7]~I .input_sync_reset = "none";
defparam \port_in_10[7]~I .oe_async_reset = "none";
defparam \port_in_10[7]~I .oe_power_up = "low";
defparam \port_in_10[7]~I .oe_register_mode = "none";
defparam \port_in_10[7]~I .oe_sync_reset = "none";
defparam \port_in_10[7]~I .operation_mode = "input";
defparam \port_in_10[7]~I .output_async_reset = "none";
defparam \port_in_10[7]~I .output_power_up = "low";
defparam \port_in_10[7]~I .output_register_mode = "none";
defparam \port_in_10[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[7]));
// synopsys translate_off
defparam \port_in_09[7]~I .input_async_reset = "none";
defparam \port_in_09[7]~I .input_power_up = "low";
defparam \port_in_09[7]~I .input_register_mode = "none";
defparam \port_in_09[7]~I .input_sync_reset = "none";
defparam \port_in_09[7]~I .oe_async_reset = "none";
defparam \port_in_09[7]~I .oe_power_up = "low";
defparam \port_in_09[7]~I .oe_register_mode = "none";
defparam \port_in_09[7]~I .oe_sync_reset = "none";
defparam \port_in_09[7]~I .operation_mode = "input";
defparam \port_in_09[7]~I .output_async_reset = "none";
defparam \port_in_09[7]~I .output_power_up = "low";
defparam \port_in_09[7]~I .output_register_mode = "none";
defparam \port_in_09[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[7]));
// synopsys translate_off
defparam \port_in_08[7]~I .input_async_reset = "none";
defparam \port_in_08[7]~I .input_power_up = "low";
defparam \port_in_08[7]~I .input_register_mode = "none";
defparam \port_in_08[7]~I .input_sync_reset = "none";
defparam \port_in_08[7]~I .oe_async_reset = "none";
defparam \port_in_08[7]~I .oe_power_up = "low";
defparam \port_in_08[7]~I .oe_register_mode = "none";
defparam \port_in_08[7]~I .oe_sync_reset = "none";
defparam \port_in_08[7]~I .operation_mode = "input";
defparam \port_in_08[7]~I .output_async_reset = "none";
defparam \port_in_08[7]~I .output_power_up = "low";
defparam \port_in_08[7]~I .output_register_mode = "none";
defparam \port_in_08[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[7]));
// synopsys translate_off
defparam \port_in_11[7]~I .input_async_reset = "none";
defparam \port_in_11[7]~I .input_power_up = "low";
defparam \port_in_11[7]~I .input_register_mode = "none";
defparam \port_in_11[7]~I .input_sync_reset = "none";
defparam \port_in_11[7]~I .oe_async_reset = "none";
defparam \port_in_11[7]~I .oe_power_up = "low";
defparam \port_in_11[7]~I .oe_register_mode = "none";
defparam \port_in_11[7]~I .oe_sync_reset = "none";
defparam \port_in_11[7]~I .operation_mode = "input";
defparam \port_in_11[7]~I .output_async_reset = "none";
defparam \port_in_11[7]~I .output_power_up = "low";
defparam \port_in_11[7]~I .output_register_mode = "none";
defparam \port_in_11[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[7]));
// synopsys translate_off
defparam \port_in_05[7]~I .input_async_reset = "none";
defparam \port_in_05[7]~I .input_power_up = "low";
defparam \port_in_05[7]~I .input_register_mode = "none";
defparam \port_in_05[7]~I .input_sync_reset = "none";
defparam \port_in_05[7]~I .oe_async_reset = "none";
defparam \port_in_05[7]~I .oe_power_up = "low";
defparam \port_in_05[7]~I .oe_register_mode = "none";
defparam \port_in_05[7]~I .oe_sync_reset = "none";
defparam \port_in_05[7]~I .operation_mode = "input";
defparam \port_in_05[7]~I .output_async_reset = "none";
defparam \port_in_05[7]~I .output_power_up = "low";
defparam \port_in_05[7]~I .output_register_mode = "none";
defparam \port_in_05[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[7]));
// synopsys translate_off
defparam \port_in_06[7]~I .input_async_reset = "none";
defparam \port_in_06[7]~I .input_power_up = "low";
defparam \port_in_06[7]~I .input_register_mode = "none";
defparam \port_in_06[7]~I .input_sync_reset = "none";
defparam \port_in_06[7]~I .oe_async_reset = "none";
defparam \port_in_06[7]~I .oe_power_up = "low";
defparam \port_in_06[7]~I .oe_register_mode = "none";
defparam \port_in_06[7]~I .oe_sync_reset = "none";
defparam \port_in_06[7]~I .operation_mode = "input";
defparam \port_in_06[7]~I .output_async_reset = "none";
defparam \port_in_06[7]~I .output_power_up = "low";
defparam \port_in_06[7]~I .output_register_mode = "none";
defparam \port_in_06[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[7]));
// synopsys translate_off
defparam \port_in_04[7]~I .input_async_reset = "none";
defparam \port_in_04[7]~I .input_power_up = "low";
defparam \port_in_04[7]~I .input_register_mode = "none";
defparam \port_in_04[7]~I .input_sync_reset = "none";
defparam \port_in_04[7]~I .oe_async_reset = "none";
defparam \port_in_04[7]~I .oe_power_up = "low";
defparam \port_in_04[7]~I .oe_register_mode = "none";
defparam \port_in_04[7]~I .oe_sync_reset = "none";
defparam \port_in_04[7]~I .operation_mode = "input";
defparam \port_in_04[7]~I .output_async_reset = "none";
defparam \port_in_04[7]~I .output_power_up = "low";
defparam \port_in_04[7]~I .output_register_mode = "none";
defparam \port_in_04[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[7]));
// synopsys translate_off
defparam \port_in_07[7]~I .input_async_reset = "none";
defparam \port_in_07[7]~I .input_power_up = "low";
defparam \port_in_07[7]~I .input_register_mode = "none";
defparam \port_in_07[7]~I .input_sync_reset = "none";
defparam \port_in_07[7]~I .oe_async_reset = "none";
defparam \port_in_07[7]~I .oe_power_up = "low";
defparam \port_in_07[7]~I .oe_register_mode = "none";
defparam \port_in_07[7]~I .oe_sync_reset = "none";
defparam \port_in_07[7]~I .operation_mode = "input";
defparam \port_in_07[7]~I .output_async_reset = "none";
defparam \port_in_07[7]~I .output_power_up = "low";
defparam \port_in_07[7]~I .output_register_mode = "none";
defparam \port_in_07[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[7]));
// synopsys translate_off
defparam \port_in_01[7]~I .input_async_reset = "none";
defparam \port_in_01[7]~I .input_power_up = "low";
defparam \port_in_01[7]~I .input_register_mode = "none";
defparam \port_in_01[7]~I .input_sync_reset = "none";
defparam \port_in_01[7]~I .oe_async_reset = "none";
defparam \port_in_01[7]~I .oe_power_up = "low";
defparam \port_in_01[7]~I .oe_register_mode = "none";
defparam \port_in_01[7]~I .oe_sync_reset = "none";
defparam \port_in_01[7]~I .operation_mode = "input";
defparam \port_in_01[7]~I .output_async_reset = "none";
defparam \port_in_01[7]~I .output_power_up = "low";
defparam \port_in_01[7]~I .output_register_mode = "none";
defparam \port_in_01[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[7]));
// synopsys translate_off
defparam \port_in_02[7]~I .input_async_reset = "none";
defparam \port_in_02[7]~I .input_power_up = "low";
defparam \port_in_02[7]~I .input_register_mode = "none";
defparam \port_in_02[7]~I .input_sync_reset = "none";
defparam \port_in_02[7]~I .oe_async_reset = "none";
defparam \port_in_02[7]~I .oe_power_up = "low";
defparam \port_in_02[7]~I .oe_register_mode = "none";
defparam \port_in_02[7]~I .oe_sync_reset = "none";
defparam \port_in_02[7]~I .operation_mode = "input";
defparam \port_in_02[7]~I .output_async_reset = "none";
defparam \port_in_02[7]~I .output_power_up = "low";
defparam \port_in_02[7]~I .output_register_mode = "none";
defparam \port_in_02[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[7]));
// synopsys translate_off
defparam \port_in_00[7]~I .input_async_reset = "none";
defparam \port_in_00[7]~I .input_power_up = "low";
defparam \port_in_00[7]~I .input_register_mode = "none";
defparam \port_in_00[7]~I .input_sync_reset = "none";
defparam \port_in_00[7]~I .oe_async_reset = "none";
defparam \port_in_00[7]~I .oe_power_up = "low";
defparam \port_in_00[7]~I .oe_register_mode = "none";
defparam \port_in_00[7]~I .oe_sync_reset = "none";
defparam \port_in_00[7]~I .operation_mode = "input";
defparam \port_in_00[7]~I .output_async_reset = "none";
defparam \port_in_00[7]~I .output_power_up = "low";
defparam \port_in_00[7]~I .output_register_mode = "none";
defparam \port_in_00[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[7]));
// synopsys translate_off
defparam \port_in_03[7]~I .input_async_reset = "none";
defparam \port_in_03[7]~I .input_power_up = "low";
defparam \port_in_03[7]~I .input_register_mode = "none";
defparam \port_in_03[7]~I .input_sync_reset = "none";
defparam \port_in_03[7]~I .oe_async_reset = "none";
defparam \port_in_03[7]~I .oe_power_up = "low";
defparam \port_in_03[7]~I .oe_register_mode = "none";
defparam \port_in_03[7]~I .oe_sync_reset = "none";
defparam \port_in_03[7]~I .operation_mode = "input";
defparam \port_in_03[7]~I .output_async_reset = "none";
defparam \port_in_03[7]~I .output_power_up = "low";
defparam \port_in_03[7]~I .output_register_mode = "none";
defparam \port_in_03[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[7]));
// synopsys translate_off
defparam \port_in_14[7]~I .input_async_reset = "none";
defparam \port_in_14[7]~I .input_power_up = "low";
defparam \port_in_14[7]~I .input_register_mode = "none";
defparam \port_in_14[7]~I .input_sync_reset = "none";
defparam \port_in_14[7]~I .oe_async_reset = "none";
defparam \port_in_14[7]~I .oe_power_up = "low";
defparam \port_in_14[7]~I .oe_register_mode = "none";
defparam \port_in_14[7]~I .oe_sync_reset = "none";
defparam \port_in_14[7]~I .operation_mode = "input";
defparam \port_in_14[7]~I .output_async_reset = "none";
defparam \port_in_14[7]~I .output_power_up = "low";
defparam \port_in_14[7]~I .output_register_mode = "none";
defparam \port_in_14[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[7]));
// synopsys translate_off
defparam \port_in_13[7]~I .input_async_reset = "none";
defparam \port_in_13[7]~I .input_power_up = "low";
defparam \port_in_13[7]~I .input_register_mode = "none";
defparam \port_in_13[7]~I .input_sync_reset = "none";
defparam \port_in_13[7]~I .oe_async_reset = "none";
defparam \port_in_13[7]~I .oe_power_up = "low";
defparam \port_in_13[7]~I .oe_register_mode = "none";
defparam \port_in_13[7]~I .oe_sync_reset = "none";
defparam \port_in_13[7]~I .operation_mode = "input";
defparam \port_in_13[7]~I .output_async_reset = "none";
defparam \port_in_13[7]~I .output_power_up = "low";
defparam \port_in_13[7]~I .output_register_mode = "none";
defparam \port_in_13[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[7]));
// synopsys translate_off
defparam \port_in_12[7]~I .input_async_reset = "none";
defparam \port_in_12[7]~I .input_power_up = "low";
defparam \port_in_12[7]~I .input_register_mode = "none";
defparam \port_in_12[7]~I .input_sync_reset = "none";
defparam \port_in_12[7]~I .oe_async_reset = "none";
defparam \port_in_12[7]~I .oe_power_up = "low";
defparam \port_in_12[7]~I .oe_register_mode = "none";
defparam \port_in_12[7]~I .oe_sync_reset = "none";
defparam \port_in_12[7]~I .operation_mode = "input";
defparam \port_in_12[7]~I .output_async_reset = "none";
defparam \port_in_12[7]~I .output_power_up = "low";
defparam \port_in_12[7]~I .output_register_mode = "none";
defparam \port_in_12[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[7]));
// synopsys translate_off
defparam \port_in_15[7]~I .input_async_reset = "none";
defparam \port_in_15[7]~I .input_power_up = "low";
defparam \port_in_15[7]~I .input_register_mode = "none";
defparam \port_in_15[7]~I .input_sync_reset = "none";
defparam \port_in_15[7]~I .oe_async_reset = "none";
defparam \port_in_15[7]~I .oe_power_up = "low";
defparam \port_in_15[7]~I .oe_register_mode = "none";
defparam \port_in_15[7]~I .oe_sync_reset = "none";
defparam \port_in_15[7]~I .operation_mode = "input";
defparam \port_in_15[7]~I .output_async_reset = "none";
defparam \port_in_15[7]~I .output_power_up = "low";
defparam \port_in_15[7]~I .output_register_mode = "none";
defparam \port_in_15[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[5]));
// synopsys translate_off
defparam \port_in_06[5]~I .input_async_reset = "none";
defparam \port_in_06[5]~I .input_power_up = "low";
defparam \port_in_06[5]~I .input_register_mode = "none";
defparam \port_in_06[5]~I .input_sync_reset = "none";
defparam \port_in_06[5]~I .oe_async_reset = "none";
defparam \port_in_06[5]~I .oe_power_up = "low";
defparam \port_in_06[5]~I .oe_register_mode = "none";
defparam \port_in_06[5]~I .oe_sync_reset = "none";
defparam \port_in_06[5]~I .operation_mode = "input";
defparam \port_in_06[5]~I .output_async_reset = "none";
defparam \port_in_06[5]~I .output_power_up = "low";
defparam \port_in_06[5]~I .output_register_mode = "none";
defparam \port_in_06[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[5]));
// synopsys translate_off
defparam \port_in_05[5]~I .input_async_reset = "none";
defparam \port_in_05[5]~I .input_power_up = "low";
defparam \port_in_05[5]~I .input_register_mode = "none";
defparam \port_in_05[5]~I .input_sync_reset = "none";
defparam \port_in_05[5]~I .oe_async_reset = "none";
defparam \port_in_05[5]~I .oe_power_up = "low";
defparam \port_in_05[5]~I .oe_register_mode = "none";
defparam \port_in_05[5]~I .oe_sync_reset = "none";
defparam \port_in_05[5]~I .operation_mode = "input";
defparam \port_in_05[5]~I .output_async_reset = "none";
defparam \port_in_05[5]~I .output_power_up = "low";
defparam \port_in_05[5]~I .output_register_mode = "none";
defparam \port_in_05[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[5]));
// synopsys translate_off
defparam \port_in_04[5]~I .input_async_reset = "none";
defparam \port_in_04[5]~I .input_power_up = "low";
defparam \port_in_04[5]~I .input_register_mode = "none";
defparam \port_in_04[5]~I .input_sync_reset = "none";
defparam \port_in_04[5]~I .oe_async_reset = "none";
defparam \port_in_04[5]~I .oe_power_up = "low";
defparam \port_in_04[5]~I .oe_register_mode = "none";
defparam \port_in_04[5]~I .oe_sync_reset = "none";
defparam \port_in_04[5]~I .operation_mode = "input";
defparam \port_in_04[5]~I .output_async_reset = "none";
defparam \port_in_04[5]~I .output_power_up = "low";
defparam \port_in_04[5]~I .output_register_mode = "none";
defparam \port_in_04[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[5]));
// synopsys translate_off
defparam \port_in_07[5]~I .input_async_reset = "none";
defparam \port_in_07[5]~I .input_power_up = "low";
defparam \port_in_07[5]~I .input_register_mode = "none";
defparam \port_in_07[5]~I .input_sync_reset = "none";
defparam \port_in_07[5]~I .oe_async_reset = "none";
defparam \port_in_07[5]~I .oe_power_up = "low";
defparam \port_in_07[5]~I .oe_register_mode = "none";
defparam \port_in_07[5]~I .oe_sync_reset = "none";
defparam \port_in_07[5]~I .operation_mode = "input";
defparam \port_in_07[5]~I .output_async_reset = "none";
defparam \port_in_07[5]~I .output_power_up = "low";
defparam \port_in_07[5]~I .output_register_mode = "none";
defparam \port_in_07[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[5]));
// synopsys translate_off
defparam \port_in_09[5]~I .input_async_reset = "none";
defparam \port_in_09[5]~I .input_power_up = "low";
defparam \port_in_09[5]~I .input_register_mode = "none";
defparam \port_in_09[5]~I .input_sync_reset = "none";
defparam \port_in_09[5]~I .oe_async_reset = "none";
defparam \port_in_09[5]~I .oe_power_up = "low";
defparam \port_in_09[5]~I .oe_register_mode = "none";
defparam \port_in_09[5]~I .oe_sync_reset = "none";
defparam \port_in_09[5]~I .operation_mode = "input";
defparam \port_in_09[5]~I .output_async_reset = "none";
defparam \port_in_09[5]~I .output_power_up = "low";
defparam \port_in_09[5]~I .output_register_mode = "none";
defparam \port_in_09[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[5]));
// synopsys translate_off
defparam \port_in_10[5]~I .input_async_reset = "none";
defparam \port_in_10[5]~I .input_power_up = "low";
defparam \port_in_10[5]~I .input_register_mode = "none";
defparam \port_in_10[5]~I .input_sync_reset = "none";
defparam \port_in_10[5]~I .oe_async_reset = "none";
defparam \port_in_10[5]~I .oe_power_up = "low";
defparam \port_in_10[5]~I .oe_register_mode = "none";
defparam \port_in_10[5]~I .oe_sync_reset = "none";
defparam \port_in_10[5]~I .operation_mode = "input";
defparam \port_in_10[5]~I .output_async_reset = "none";
defparam \port_in_10[5]~I .output_power_up = "low";
defparam \port_in_10[5]~I .output_register_mode = "none";
defparam \port_in_10[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[5]));
// synopsys translate_off
defparam \port_in_08[5]~I .input_async_reset = "none";
defparam \port_in_08[5]~I .input_power_up = "low";
defparam \port_in_08[5]~I .input_register_mode = "none";
defparam \port_in_08[5]~I .input_sync_reset = "none";
defparam \port_in_08[5]~I .oe_async_reset = "none";
defparam \port_in_08[5]~I .oe_power_up = "low";
defparam \port_in_08[5]~I .oe_register_mode = "none";
defparam \port_in_08[5]~I .oe_sync_reset = "none";
defparam \port_in_08[5]~I .operation_mode = "input";
defparam \port_in_08[5]~I .output_async_reset = "none";
defparam \port_in_08[5]~I .output_power_up = "low";
defparam \port_in_08[5]~I .output_register_mode = "none";
defparam \port_in_08[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[5]));
// synopsys translate_off
defparam \port_in_11[5]~I .input_async_reset = "none";
defparam \port_in_11[5]~I .input_power_up = "low";
defparam \port_in_11[5]~I .input_register_mode = "none";
defparam \port_in_11[5]~I .input_sync_reset = "none";
defparam \port_in_11[5]~I .oe_async_reset = "none";
defparam \port_in_11[5]~I .oe_power_up = "low";
defparam \port_in_11[5]~I .oe_register_mode = "none";
defparam \port_in_11[5]~I .oe_sync_reset = "none";
defparam \port_in_11[5]~I .operation_mode = "input";
defparam \port_in_11[5]~I .output_async_reset = "none";
defparam \port_in_11[5]~I .output_power_up = "low";
defparam \port_in_11[5]~I .output_register_mode = "none";
defparam \port_in_11[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[5]));
// synopsys translate_off
defparam \port_in_02[5]~I .input_async_reset = "none";
defparam \port_in_02[5]~I .input_power_up = "low";
defparam \port_in_02[5]~I .input_register_mode = "none";
defparam \port_in_02[5]~I .input_sync_reset = "none";
defparam \port_in_02[5]~I .oe_async_reset = "none";
defparam \port_in_02[5]~I .oe_power_up = "low";
defparam \port_in_02[5]~I .oe_register_mode = "none";
defparam \port_in_02[5]~I .oe_sync_reset = "none";
defparam \port_in_02[5]~I .operation_mode = "input";
defparam \port_in_02[5]~I .output_async_reset = "none";
defparam \port_in_02[5]~I .output_power_up = "low";
defparam \port_in_02[5]~I .output_register_mode = "none";
defparam \port_in_02[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[5]));
// synopsys translate_off
defparam \port_in_01[5]~I .input_async_reset = "none";
defparam \port_in_01[5]~I .input_power_up = "low";
defparam \port_in_01[5]~I .input_register_mode = "none";
defparam \port_in_01[5]~I .input_sync_reset = "none";
defparam \port_in_01[5]~I .oe_async_reset = "none";
defparam \port_in_01[5]~I .oe_power_up = "low";
defparam \port_in_01[5]~I .oe_register_mode = "none";
defparam \port_in_01[5]~I .oe_sync_reset = "none";
defparam \port_in_01[5]~I .operation_mode = "input";
defparam \port_in_01[5]~I .output_async_reset = "none";
defparam \port_in_01[5]~I .output_power_up = "low";
defparam \port_in_01[5]~I .output_register_mode = "none";
defparam \port_in_01[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[5]));
// synopsys translate_off
defparam \port_in_00[5]~I .input_async_reset = "none";
defparam \port_in_00[5]~I .input_power_up = "low";
defparam \port_in_00[5]~I .input_register_mode = "none";
defparam \port_in_00[5]~I .input_sync_reset = "none";
defparam \port_in_00[5]~I .oe_async_reset = "none";
defparam \port_in_00[5]~I .oe_power_up = "low";
defparam \port_in_00[5]~I .oe_register_mode = "none";
defparam \port_in_00[5]~I .oe_sync_reset = "none";
defparam \port_in_00[5]~I .operation_mode = "input";
defparam \port_in_00[5]~I .output_async_reset = "none";
defparam \port_in_00[5]~I .output_power_up = "low";
defparam \port_in_00[5]~I .output_register_mode = "none";
defparam \port_in_00[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[5]));
// synopsys translate_off
defparam \port_in_03[5]~I .input_async_reset = "none";
defparam \port_in_03[5]~I .input_power_up = "low";
defparam \port_in_03[5]~I .input_register_mode = "none";
defparam \port_in_03[5]~I .input_sync_reset = "none";
defparam \port_in_03[5]~I .oe_async_reset = "none";
defparam \port_in_03[5]~I .oe_power_up = "low";
defparam \port_in_03[5]~I .oe_register_mode = "none";
defparam \port_in_03[5]~I .oe_sync_reset = "none";
defparam \port_in_03[5]~I .operation_mode = "input";
defparam \port_in_03[5]~I .output_async_reset = "none";
defparam \port_in_03[5]~I .output_power_up = "low";
defparam \port_in_03[5]~I .output_register_mode = "none";
defparam \port_in_03[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[5]));
// synopsys translate_off
defparam \port_in_13[5]~I .input_async_reset = "none";
defparam \port_in_13[5]~I .input_power_up = "low";
defparam \port_in_13[5]~I .input_register_mode = "none";
defparam \port_in_13[5]~I .input_sync_reset = "none";
defparam \port_in_13[5]~I .oe_async_reset = "none";
defparam \port_in_13[5]~I .oe_power_up = "low";
defparam \port_in_13[5]~I .oe_register_mode = "none";
defparam \port_in_13[5]~I .oe_sync_reset = "none";
defparam \port_in_13[5]~I .operation_mode = "input";
defparam \port_in_13[5]~I .output_async_reset = "none";
defparam \port_in_13[5]~I .output_power_up = "low";
defparam \port_in_13[5]~I .output_register_mode = "none";
defparam \port_in_13[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[5]));
// synopsys translate_off
defparam \port_in_14[5]~I .input_async_reset = "none";
defparam \port_in_14[5]~I .input_power_up = "low";
defparam \port_in_14[5]~I .input_register_mode = "none";
defparam \port_in_14[5]~I .input_sync_reset = "none";
defparam \port_in_14[5]~I .oe_async_reset = "none";
defparam \port_in_14[5]~I .oe_power_up = "low";
defparam \port_in_14[5]~I .oe_register_mode = "none";
defparam \port_in_14[5]~I .oe_sync_reset = "none";
defparam \port_in_14[5]~I .operation_mode = "input";
defparam \port_in_14[5]~I .output_async_reset = "none";
defparam \port_in_14[5]~I .output_power_up = "low";
defparam \port_in_14[5]~I .output_register_mode = "none";
defparam \port_in_14[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[5]));
// synopsys translate_off
defparam \port_in_12[5]~I .input_async_reset = "none";
defparam \port_in_12[5]~I .input_power_up = "low";
defparam \port_in_12[5]~I .input_register_mode = "none";
defparam \port_in_12[5]~I .input_sync_reset = "none";
defparam \port_in_12[5]~I .oe_async_reset = "none";
defparam \port_in_12[5]~I .oe_power_up = "low";
defparam \port_in_12[5]~I .oe_register_mode = "none";
defparam \port_in_12[5]~I .oe_sync_reset = "none";
defparam \port_in_12[5]~I .operation_mode = "input";
defparam \port_in_12[5]~I .output_async_reset = "none";
defparam \port_in_12[5]~I .output_power_up = "low";
defparam \port_in_12[5]~I .output_register_mode = "none";
defparam \port_in_12[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[5]));
// synopsys translate_off
defparam \port_in_15[5]~I .input_async_reset = "none";
defparam \port_in_15[5]~I .input_power_up = "low";
defparam \port_in_15[5]~I .input_register_mode = "none";
defparam \port_in_15[5]~I .input_sync_reset = "none";
defparam \port_in_15[5]~I .oe_async_reset = "none";
defparam \port_in_15[5]~I .oe_power_up = "low";
defparam \port_in_15[5]~I .oe_register_mode = "none";
defparam \port_in_15[5]~I .oe_sync_reset = "none";
defparam \port_in_15[5]~I .operation_mode = "input";
defparam \port_in_15[5]~I .output_async_reset = "none";
defparam \port_in_15[5]~I .output_power_up = "low";
defparam \port_in_15[5]~I .output_register_mode = "none";
defparam \port_in_15[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[4]));
// synopsys translate_off
defparam \port_in_05[4]~I .input_async_reset = "none";
defparam \port_in_05[4]~I .input_power_up = "low";
defparam \port_in_05[4]~I .input_register_mode = "none";
defparam \port_in_05[4]~I .input_sync_reset = "none";
defparam \port_in_05[4]~I .oe_async_reset = "none";
defparam \port_in_05[4]~I .oe_power_up = "low";
defparam \port_in_05[4]~I .oe_register_mode = "none";
defparam \port_in_05[4]~I .oe_sync_reset = "none";
defparam \port_in_05[4]~I .operation_mode = "input";
defparam \port_in_05[4]~I .output_async_reset = "none";
defparam \port_in_05[4]~I .output_power_up = "low";
defparam \port_in_05[4]~I .output_register_mode = "none";
defparam \port_in_05[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[4]));
// synopsys translate_off
defparam \port_in_09[4]~I .input_async_reset = "none";
defparam \port_in_09[4]~I .input_power_up = "low";
defparam \port_in_09[4]~I .input_register_mode = "none";
defparam \port_in_09[4]~I .input_sync_reset = "none";
defparam \port_in_09[4]~I .oe_async_reset = "none";
defparam \port_in_09[4]~I .oe_power_up = "low";
defparam \port_in_09[4]~I .oe_register_mode = "none";
defparam \port_in_09[4]~I .oe_sync_reset = "none";
defparam \port_in_09[4]~I .operation_mode = "input";
defparam \port_in_09[4]~I .output_async_reset = "none";
defparam \port_in_09[4]~I .output_power_up = "low";
defparam \port_in_09[4]~I .output_register_mode = "none";
defparam \port_in_09[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[4]));
// synopsys translate_off
defparam \port_in_01[4]~I .input_async_reset = "none";
defparam \port_in_01[4]~I .input_power_up = "low";
defparam \port_in_01[4]~I .input_register_mode = "none";
defparam \port_in_01[4]~I .input_sync_reset = "none";
defparam \port_in_01[4]~I .oe_async_reset = "none";
defparam \port_in_01[4]~I .oe_power_up = "low";
defparam \port_in_01[4]~I .oe_register_mode = "none";
defparam \port_in_01[4]~I .oe_sync_reset = "none";
defparam \port_in_01[4]~I .operation_mode = "input";
defparam \port_in_01[4]~I .output_async_reset = "none";
defparam \port_in_01[4]~I .output_power_up = "low";
defparam \port_in_01[4]~I .output_register_mode = "none";
defparam \port_in_01[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[4]));
// synopsys translate_off
defparam \port_in_13[4]~I .input_async_reset = "none";
defparam \port_in_13[4]~I .input_power_up = "low";
defparam \port_in_13[4]~I .input_register_mode = "none";
defparam \port_in_13[4]~I .input_sync_reset = "none";
defparam \port_in_13[4]~I .oe_async_reset = "none";
defparam \port_in_13[4]~I .oe_power_up = "low";
defparam \port_in_13[4]~I .oe_register_mode = "none";
defparam \port_in_13[4]~I .oe_sync_reset = "none";
defparam \port_in_13[4]~I .operation_mode = "input";
defparam \port_in_13[4]~I .output_async_reset = "none";
defparam \port_in_13[4]~I .output_power_up = "low";
defparam \port_in_13[4]~I .output_register_mode = "none";
defparam \port_in_13[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[4]));
// synopsys translate_off
defparam \port_in_10[4]~I .input_async_reset = "none";
defparam \port_in_10[4]~I .input_power_up = "low";
defparam \port_in_10[4]~I .input_register_mode = "none";
defparam \port_in_10[4]~I .input_sync_reset = "none";
defparam \port_in_10[4]~I .oe_async_reset = "none";
defparam \port_in_10[4]~I .oe_power_up = "low";
defparam \port_in_10[4]~I .oe_register_mode = "none";
defparam \port_in_10[4]~I .oe_sync_reset = "none";
defparam \port_in_10[4]~I .operation_mode = "input";
defparam \port_in_10[4]~I .output_async_reset = "none";
defparam \port_in_10[4]~I .output_power_up = "low";
defparam \port_in_10[4]~I .output_register_mode = "none";
defparam \port_in_10[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[4]));
// synopsys translate_off
defparam \port_in_06[4]~I .input_async_reset = "none";
defparam \port_in_06[4]~I .input_power_up = "low";
defparam \port_in_06[4]~I .input_register_mode = "none";
defparam \port_in_06[4]~I .input_sync_reset = "none";
defparam \port_in_06[4]~I .oe_async_reset = "none";
defparam \port_in_06[4]~I .oe_power_up = "low";
defparam \port_in_06[4]~I .oe_register_mode = "none";
defparam \port_in_06[4]~I .oe_sync_reset = "none";
defparam \port_in_06[4]~I .operation_mode = "input";
defparam \port_in_06[4]~I .output_async_reset = "none";
defparam \port_in_06[4]~I .output_power_up = "low";
defparam \port_in_06[4]~I .output_register_mode = "none";
defparam \port_in_06[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[4]));
// synopsys translate_off
defparam \port_in_02[4]~I .input_async_reset = "none";
defparam \port_in_02[4]~I .input_power_up = "low";
defparam \port_in_02[4]~I .input_register_mode = "none";
defparam \port_in_02[4]~I .input_sync_reset = "none";
defparam \port_in_02[4]~I .oe_async_reset = "none";
defparam \port_in_02[4]~I .oe_power_up = "low";
defparam \port_in_02[4]~I .oe_register_mode = "none";
defparam \port_in_02[4]~I .oe_sync_reset = "none";
defparam \port_in_02[4]~I .operation_mode = "input";
defparam \port_in_02[4]~I .output_async_reset = "none";
defparam \port_in_02[4]~I .output_power_up = "low";
defparam \port_in_02[4]~I .output_register_mode = "none";
defparam \port_in_02[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[4]));
// synopsys translate_off
defparam \port_in_14[4]~I .input_async_reset = "none";
defparam \port_in_14[4]~I .input_power_up = "low";
defparam \port_in_14[4]~I .input_register_mode = "none";
defparam \port_in_14[4]~I .input_sync_reset = "none";
defparam \port_in_14[4]~I .oe_async_reset = "none";
defparam \port_in_14[4]~I .oe_power_up = "low";
defparam \port_in_14[4]~I .oe_register_mode = "none";
defparam \port_in_14[4]~I .oe_sync_reset = "none";
defparam \port_in_14[4]~I .operation_mode = "input";
defparam \port_in_14[4]~I .output_async_reset = "none";
defparam \port_in_14[4]~I .output_power_up = "low";
defparam \port_in_14[4]~I .output_register_mode = "none";
defparam \port_in_14[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[4]));
// synopsys translate_off
defparam \port_in_04[4]~I .input_async_reset = "none";
defparam \port_in_04[4]~I .input_power_up = "low";
defparam \port_in_04[4]~I .input_register_mode = "none";
defparam \port_in_04[4]~I .input_sync_reset = "none";
defparam \port_in_04[4]~I .oe_async_reset = "none";
defparam \port_in_04[4]~I .oe_power_up = "low";
defparam \port_in_04[4]~I .oe_register_mode = "none";
defparam \port_in_04[4]~I .oe_sync_reset = "none";
defparam \port_in_04[4]~I .operation_mode = "input";
defparam \port_in_04[4]~I .output_async_reset = "none";
defparam \port_in_04[4]~I .output_power_up = "low";
defparam \port_in_04[4]~I .output_register_mode = "none";
defparam \port_in_04[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[4]));
// synopsys translate_off
defparam \port_in_08[4]~I .input_async_reset = "none";
defparam \port_in_08[4]~I .input_power_up = "low";
defparam \port_in_08[4]~I .input_register_mode = "none";
defparam \port_in_08[4]~I .input_sync_reset = "none";
defparam \port_in_08[4]~I .oe_async_reset = "none";
defparam \port_in_08[4]~I .oe_power_up = "low";
defparam \port_in_08[4]~I .oe_register_mode = "none";
defparam \port_in_08[4]~I .oe_sync_reset = "none";
defparam \port_in_08[4]~I .operation_mode = "input";
defparam \port_in_08[4]~I .output_async_reset = "none";
defparam \port_in_08[4]~I .output_power_up = "low";
defparam \port_in_08[4]~I .output_register_mode = "none";
defparam \port_in_08[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[4]));
// synopsys translate_off
defparam \port_in_00[4]~I .input_async_reset = "none";
defparam \port_in_00[4]~I .input_power_up = "low";
defparam \port_in_00[4]~I .input_register_mode = "none";
defparam \port_in_00[4]~I .input_sync_reset = "none";
defparam \port_in_00[4]~I .oe_async_reset = "none";
defparam \port_in_00[4]~I .oe_power_up = "low";
defparam \port_in_00[4]~I .oe_register_mode = "none";
defparam \port_in_00[4]~I .oe_sync_reset = "none";
defparam \port_in_00[4]~I .operation_mode = "input";
defparam \port_in_00[4]~I .output_async_reset = "none";
defparam \port_in_00[4]~I .output_power_up = "low";
defparam \port_in_00[4]~I .output_register_mode = "none";
defparam \port_in_00[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[4]));
// synopsys translate_off
defparam \port_in_12[4]~I .input_async_reset = "none";
defparam \port_in_12[4]~I .input_power_up = "low";
defparam \port_in_12[4]~I .input_register_mode = "none";
defparam \port_in_12[4]~I .input_sync_reset = "none";
defparam \port_in_12[4]~I .oe_async_reset = "none";
defparam \port_in_12[4]~I .oe_power_up = "low";
defparam \port_in_12[4]~I .oe_register_mode = "none";
defparam \port_in_12[4]~I .oe_sync_reset = "none";
defparam \port_in_12[4]~I .operation_mode = "input";
defparam \port_in_12[4]~I .output_async_reset = "none";
defparam \port_in_12[4]~I .output_power_up = "low";
defparam \port_in_12[4]~I .output_register_mode = "none";
defparam \port_in_12[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[4]));
// synopsys translate_off
defparam \port_in_11[4]~I .input_async_reset = "none";
defparam \port_in_11[4]~I .input_power_up = "low";
defparam \port_in_11[4]~I .input_register_mode = "none";
defparam \port_in_11[4]~I .input_sync_reset = "none";
defparam \port_in_11[4]~I .oe_async_reset = "none";
defparam \port_in_11[4]~I .oe_power_up = "low";
defparam \port_in_11[4]~I .oe_register_mode = "none";
defparam \port_in_11[4]~I .oe_sync_reset = "none";
defparam \port_in_11[4]~I .operation_mode = "input";
defparam \port_in_11[4]~I .output_async_reset = "none";
defparam \port_in_11[4]~I .output_power_up = "low";
defparam \port_in_11[4]~I .output_register_mode = "none";
defparam \port_in_11[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[4]));
// synopsys translate_off
defparam \port_in_07[4]~I .input_async_reset = "none";
defparam \port_in_07[4]~I .input_power_up = "low";
defparam \port_in_07[4]~I .input_register_mode = "none";
defparam \port_in_07[4]~I .input_sync_reset = "none";
defparam \port_in_07[4]~I .oe_async_reset = "none";
defparam \port_in_07[4]~I .oe_power_up = "low";
defparam \port_in_07[4]~I .oe_register_mode = "none";
defparam \port_in_07[4]~I .oe_sync_reset = "none";
defparam \port_in_07[4]~I .operation_mode = "input";
defparam \port_in_07[4]~I .output_async_reset = "none";
defparam \port_in_07[4]~I .output_power_up = "low";
defparam \port_in_07[4]~I .output_register_mode = "none";
defparam \port_in_07[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[4]));
// synopsys translate_off
defparam \port_in_03[4]~I .input_async_reset = "none";
defparam \port_in_03[4]~I .input_power_up = "low";
defparam \port_in_03[4]~I .input_register_mode = "none";
defparam \port_in_03[4]~I .input_sync_reset = "none";
defparam \port_in_03[4]~I .oe_async_reset = "none";
defparam \port_in_03[4]~I .oe_power_up = "low";
defparam \port_in_03[4]~I .oe_register_mode = "none";
defparam \port_in_03[4]~I .oe_sync_reset = "none";
defparam \port_in_03[4]~I .operation_mode = "input";
defparam \port_in_03[4]~I .output_async_reset = "none";
defparam \port_in_03[4]~I .output_power_up = "low";
defparam \port_in_03[4]~I .output_register_mode = "none";
defparam \port_in_03[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[4]));
// synopsys translate_off
defparam \port_in_15[4]~I .input_async_reset = "none";
defparam \port_in_15[4]~I .input_power_up = "low";
defparam \port_in_15[4]~I .input_register_mode = "none";
defparam \port_in_15[4]~I .input_sync_reset = "none";
defparam \port_in_15[4]~I .oe_async_reset = "none";
defparam \port_in_15[4]~I .oe_power_up = "low";
defparam \port_in_15[4]~I .oe_register_mode = "none";
defparam \port_in_15[4]~I .oe_sync_reset = "none";
defparam \port_in_15[4]~I .operation_mode = "input";
defparam \port_in_15[4]~I .output_async_reset = "none";
defparam \port_in_15[4]~I .output_power_up = "low";
defparam \port_in_15[4]~I .output_register_mode = "none";
defparam \port_in_15[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[2]));
// synopsys translate_off
defparam \port_in_06[2]~I .input_async_reset = "none";
defparam \port_in_06[2]~I .input_power_up = "low";
defparam \port_in_06[2]~I .input_register_mode = "none";
defparam \port_in_06[2]~I .input_sync_reset = "none";
defparam \port_in_06[2]~I .oe_async_reset = "none";
defparam \port_in_06[2]~I .oe_power_up = "low";
defparam \port_in_06[2]~I .oe_register_mode = "none";
defparam \port_in_06[2]~I .oe_sync_reset = "none";
defparam \port_in_06[2]~I .operation_mode = "input";
defparam \port_in_06[2]~I .output_async_reset = "none";
defparam \port_in_06[2]~I .output_power_up = "low";
defparam \port_in_06[2]~I .output_register_mode = "none";
defparam \port_in_06[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[2]));
// synopsys translate_off
defparam \port_in_10[2]~I .input_async_reset = "none";
defparam \port_in_10[2]~I .input_power_up = "low";
defparam \port_in_10[2]~I .input_register_mode = "none";
defparam \port_in_10[2]~I .input_sync_reset = "none";
defparam \port_in_10[2]~I .oe_async_reset = "none";
defparam \port_in_10[2]~I .oe_power_up = "low";
defparam \port_in_10[2]~I .oe_register_mode = "none";
defparam \port_in_10[2]~I .oe_sync_reset = "none";
defparam \port_in_10[2]~I .operation_mode = "input";
defparam \port_in_10[2]~I .output_async_reset = "none";
defparam \port_in_10[2]~I .output_power_up = "low";
defparam \port_in_10[2]~I .output_register_mode = "none";
defparam \port_in_10[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[2]));
// synopsys translate_off
defparam \port_in_02[2]~I .input_async_reset = "none";
defparam \port_in_02[2]~I .input_power_up = "low";
defparam \port_in_02[2]~I .input_register_mode = "none";
defparam \port_in_02[2]~I .input_sync_reset = "none";
defparam \port_in_02[2]~I .oe_async_reset = "none";
defparam \port_in_02[2]~I .oe_power_up = "low";
defparam \port_in_02[2]~I .oe_register_mode = "none";
defparam \port_in_02[2]~I .oe_sync_reset = "none";
defparam \port_in_02[2]~I .operation_mode = "input";
defparam \port_in_02[2]~I .output_async_reset = "none";
defparam \port_in_02[2]~I .output_power_up = "low";
defparam \port_in_02[2]~I .output_register_mode = "none";
defparam \port_in_02[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[2]));
// synopsys translate_off
defparam \port_in_14[2]~I .input_async_reset = "none";
defparam \port_in_14[2]~I .input_power_up = "low";
defparam \port_in_14[2]~I .input_register_mode = "none";
defparam \port_in_14[2]~I .input_sync_reset = "none";
defparam \port_in_14[2]~I .oe_async_reset = "none";
defparam \port_in_14[2]~I .oe_power_up = "low";
defparam \port_in_14[2]~I .oe_register_mode = "none";
defparam \port_in_14[2]~I .oe_sync_reset = "none";
defparam \port_in_14[2]~I .operation_mode = "input";
defparam \port_in_14[2]~I .output_async_reset = "none";
defparam \port_in_14[2]~I .output_power_up = "low";
defparam \port_in_14[2]~I .output_register_mode = "none";
defparam \port_in_14[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[2]));
// synopsys translate_off
defparam \port_in_09[2]~I .input_async_reset = "none";
defparam \port_in_09[2]~I .input_power_up = "low";
defparam \port_in_09[2]~I .input_register_mode = "none";
defparam \port_in_09[2]~I .input_sync_reset = "none";
defparam \port_in_09[2]~I .oe_async_reset = "none";
defparam \port_in_09[2]~I .oe_power_up = "low";
defparam \port_in_09[2]~I .oe_register_mode = "none";
defparam \port_in_09[2]~I .oe_sync_reset = "none";
defparam \port_in_09[2]~I .operation_mode = "input";
defparam \port_in_09[2]~I .output_async_reset = "none";
defparam \port_in_09[2]~I .output_power_up = "low";
defparam \port_in_09[2]~I .output_register_mode = "none";
defparam \port_in_09[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[2]));
// synopsys translate_off
defparam \port_in_05[2]~I .input_async_reset = "none";
defparam \port_in_05[2]~I .input_power_up = "low";
defparam \port_in_05[2]~I .input_register_mode = "none";
defparam \port_in_05[2]~I .input_sync_reset = "none";
defparam \port_in_05[2]~I .oe_async_reset = "none";
defparam \port_in_05[2]~I .oe_power_up = "low";
defparam \port_in_05[2]~I .oe_register_mode = "none";
defparam \port_in_05[2]~I .oe_sync_reset = "none";
defparam \port_in_05[2]~I .operation_mode = "input";
defparam \port_in_05[2]~I .output_async_reset = "none";
defparam \port_in_05[2]~I .output_power_up = "low";
defparam \port_in_05[2]~I .output_register_mode = "none";
defparam \port_in_05[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[2]));
// synopsys translate_off
defparam \port_in_01[2]~I .input_async_reset = "none";
defparam \port_in_01[2]~I .input_power_up = "low";
defparam \port_in_01[2]~I .input_register_mode = "none";
defparam \port_in_01[2]~I .input_sync_reset = "none";
defparam \port_in_01[2]~I .oe_async_reset = "none";
defparam \port_in_01[2]~I .oe_power_up = "low";
defparam \port_in_01[2]~I .oe_register_mode = "none";
defparam \port_in_01[2]~I .oe_sync_reset = "none";
defparam \port_in_01[2]~I .operation_mode = "input";
defparam \port_in_01[2]~I .output_async_reset = "none";
defparam \port_in_01[2]~I .output_power_up = "low";
defparam \port_in_01[2]~I .output_register_mode = "none";
defparam \port_in_01[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[2]));
// synopsys translate_off
defparam \port_in_13[2]~I .input_async_reset = "none";
defparam \port_in_13[2]~I .input_power_up = "low";
defparam \port_in_13[2]~I .input_register_mode = "none";
defparam \port_in_13[2]~I .input_sync_reset = "none";
defparam \port_in_13[2]~I .oe_async_reset = "none";
defparam \port_in_13[2]~I .oe_power_up = "low";
defparam \port_in_13[2]~I .oe_register_mode = "none";
defparam \port_in_13[2]~I .oe_sync_reset = "none";
defparam \port_in_13[2]~I .operation_mode = "input";
defparam \port_in_13[2]~I .output_async_reset = "none";
defparam \port_in_13[2]~I .output_power_up = "low";
defparam \port_in_13[2]~I .output_register_mode = "none";
defparam \port_in_13[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[2]));
// synopsys translate_off
defparam \port_in_08[2]~I .input_async_reset = "none";
defparam \port_in_08[2]~I .input_power_up = "low";
defparam \port_in_08[2]~I .input_register_mode = "none";
defparam \port_in_08[2]~I .input_sync_reset = "none";
defparam \port_in_08[2]~I .oe_async_reset = "none";
defparam \port_in_08[2]~I .oe_power_up = "low";
defparam \port_in_08[2]~I .oe_register_mode = "none";
defparam \port_in_08[2]~I .oe_sync_reset = "none";
defparam \port_in_08[2]~I .operation_mode = "input";
defparam \port_in_08[2]~I .output_async_reset = "none";
defparam \port_in_08[2]~I .output_power_up = "low";
defparam \port_in_08[2]~I .output_register_mode = "none";
defparam \port_in_08[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[2]));
// synopsys translate_off
defparam \port_in_04[2]~I .input_async_reset = "none";
defparam \port_in_04[2]~I .input_power_up = "low";
defparam \port_in_04[2]~I .input_register_mode = "none";
defparam \port_in_04[2]~I .input_sync_reset = "none";
defparam \port_in_04[2]~I .oe_async_reset = "none";
defparam \port_in_04[2]~I .oe_power_up = "low";
defparam \port_in_04[2]~I .oe_register_mode = "none";
defparam \port_in_04[2]~I .oe_sync_reset = "none";
defparam \port_in_04[2]~I .operation_mode = "input";
defparam \port_in_04[2]~I .output_async_reset = "none";
defparam \port_in_04[2]~I .output_power_up = "low";
defparam \port_in_04[2]~I .output_register_mode = "none";
defparam \port_in_04[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[2]));
// synopsys translate_off
defparam \port_in_00[2]~I .input_async_reset = "none";
defparam \port_in_00[2]~I .input_power_up = "low";
defparam \port_in_00[2]~I .input_register_mode = "none";
defparam \port_in_00[2]~I .input_sync_reset = "none";
defparam \port_in_00[2]~I .oe_async_reset = "none";
defparam \port_in_00[2]~I .oe_power_up = "low";
defparam \port_in_00[2]~I .oe_register_mode = "none";
defparam \port_in_00[2]~I .oe_sync_reset = "none";
defparam \port_in_00[2]~I .operation_mode = "input";
defparam \port_in_00[2]~I .output_async_reset = "none";
defparam \port_in_00[2]~I .output_power_up = "low";
defparam \port_in_00[2]~I .output_register_mode = "none";
defparam \port_in_00[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[2]));
// synopsys translate_off
defparam \port_in_12[2]~I .input_async_reset = "none";
defparam \port_in_12[2]~I .input_power_up = "low";
defparam \port_in_12[2]~I .input_register_mode = "none";
defparam \port_in_12[2]~I .input_sync_reset = "none";
defparam \port_in_12[2]~I .oe_async_reset = "none";
defparam \port_in_12[2]~I .oe_power_up = "low";
defparam \port_in_12[2]~I .oe_register_mode = "none";
defparam \port_in_12[2]~I .oe_sync_reset = "none";
defparam \port_in_12[2]~I .operation_mode = "input";
defparam \port_in_12[2]~I .output_async_reset = "none";
defparam \port_in_12[2]~I .output_power_up = "low";
defparam \port_in_12[2]~I .output_register_mode = "none";
defparam \port_in_12[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[2]));
// synopsys translate_off
defparam \port_in_07[2]~I .input_async_reset = "none";
defparam \port_in_07[2]~I .input_power_up = "low";
defparam \port_in_07[2]~I .input_register_mode = "none";
defparam \port_in_07[2]~I .input_sync_reset = "none";
defparam \port_in_07[2]~I .oe_async_reset = "none";
defparam \port_in_07[2]~I .oe_power_up = "low";
defparam \port_in_07[2]~I .oe_register_mode = "none";
defparam \port_in_07[2]~I .oe_sync_reset = "none";
defparam \port_in_07[2]~I .operation_mode = "input";
defparam \port_in_07[2]~I .output_async_reset = "none";
defparam \port_in_07[2]~I .output_power_up = "low";
defparam \port_in_07[2]~I .output_register_mode = "none";
defparam \port_in_07[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[2]));
// synopsys translate_off
defparam \port_in_11[2]~I .input_async_reset = "none";
defparam \port_in_11[2]~I .input_power_up = "low";
defparam \port_in_11[2]~I .input_register_mode = "none";
defparam \port_in_11[2]~I .input_sync_reset = "none";
defparam \port_in_11[2]~I .oe_async_reset = "none";
defparam \port_in_11[2]~I .oe_power_up = "low";
defparam \port_in_11[2]~I .oe_register_mode = "none";
defparam \port_in_11[2]~I .oe_sync_reset = "none";
defparam \port_in_11[2]~I .operation_mode = "input";
defparam \port_in_11[2]~I .output_async_reset = "none";
defparam \port_in_11[2]~I .output_power_up = "low";
defparam \port_in_11[2]~I .output_register_mode = "none";
defparam \port_in_11[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[2]));
// synopsys translate_off
defparam \port_in_03[2]~I .input_async_reset = "none";
defparam \port_in_03[2]~I .input_power_up = "low";
defparam \port_in_03[2]~I .input_register_mode = "none";
defparam \port_in_03[2]~I .input_sync_reset = "none";
defparam \port_in_03[2]~I .oe_async_reset = "none";
defparam \port_in_03[2]~I .oe_power_up = "low";
defparam \port_in_03[2]~I .oe_register_mode = "none";
defparam \port_in_03[2]~I .oe_sync_reset = "none";
defparam \port_in_03[2]~I .operation_mode = "input";
defparam \port_in_03[2]~I .output_async_reset = "none";
defparam \port_in_03[2]~I .output_power_up = "low";
defparam \port_in_03[2]~I .output_register_mode = "none";
defparam \port_in_03[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[2]));
// synopsys translate_off
defparam \port_in_15[2]~I .input_async_reset = "none";
defparam \port_in_15[2]~I .input_power_up = "low";
defparam \port_in_15[2]~I .input_register_mode = "none";
defparam \port_in_15[2]~I .input_sync_reset = "none";
defparam \port_in_15[2]~I .oe_async_reset = "none";
defparam \port_in_15[2]~I .oe_power_up = "low";
defparam \port_in_15[2]~I .oe_register_mode = "none";
defparam \port_in_15[2]~I .oe_sync_reset = "none";
defparam \port_in_15[2]~I .operation_mode = "input";
defparam \port_in_15[2]~I .output_async_reset = "none";
defparam \port_in_15[2]~I .output_power_up = "low";
defparam \port_in_15[2]~I .output_register_mode = "none";
defparam \port_in_15[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[1]));
// synopsys translate_off
defparam \port_in_06[1]~I .input_async_reset = "none";
defparam \port_in_06[1]~I .input_power_up = "low";
defparam \port_in_06[1]~I .input_register_mode = "none";
defparam \port_in_06[1]~I .input_sync_reset = "none";
defparam \port_in_06[1]~I .oe_async_reset = "none";
defparam \port_in_06[1]~I .oe_power_up = "low";
defparam \port_in_06[1]~I .oe_register_mode = "none";
defparam \port_in_06[1]~I .oe_sync_reset = "none";
defparam \port_in_06[1]~I .operation_mode = "input";
defparam \port_in_06[1]~I .output_async_reset = "none";
defparam \port_in_06[1]~I .output_power_up = "low";
defparam \port_in_06[1]~I .output_register_mode = "none";
defparam \port_in_06[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[1]));
// synopsys translate_off
defparam \port_in_05[1]~I .input_async_reset = "none";
defparam \port_in_05[1]~I .input_power_up = "low";
defparam \port_in_05[1]~I .input_register_mode = "none";
defparam \port_in_05[1]~I .input_sync_reset = "none";
defparam \port_in_05[1]~I .oe_async_reset = "none";
defparam \port_in_05[1]~I .oe_power_up = "low";
defparam \port_in_05[1]~I .oe_register_mode = "none";
defparam \port_in_05[1]~I .oe_sync_reset = "none";
defparam \port_in_05[1]~I .operation_mode = "input";
defparam \port_in_05[1]~I .output_async_reset = "none";
defparam \port_in_05[1]~I .output_power_up = "low";
defparam \port_in_05[1]~I .output_register_mode = "none";
defparam \port_in_05[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[1]));
// synopsys translate_off
defparam \port_in_04[1]~I .input_async_reset = "none";
defparam \port_in_04[1]~I .input_power_up = "low";
defparam \port_in_04[1]~I .input_register_mode = "none";
defparam \port_in_04[1]~I .input_sync_reset = "none";
defparam \port_in_04[1]~I .oe_async_reset = "none";
defparam \port_in_04[1]~I .oe_power_up = "low";
defparam \port_in_04[1]~I .oe_register_mode = "none";
defparam \port_in_04[1]~I .oe_sync_reset = "none";
defparam \port_in_04[1]~I .operation_mode = "input";
defparam \port_in_04[1]~I .output_async_reset = "none";
defparam \port_in_04[1]~I .output_power_up = "low";
defparam \port_in_04[1]~I .output_register_mode = "none";
defparam \port_in_04[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[1]));
// synopsys translate_off
defparam \port_in_07[1]~I .input_async_reset = "none";
defparam \port_in_07[1]~I .input_power_up = "low";
defparam \port_in_07[1]~I .input_register_mode = "none";
defparam \port_in_07[1]~I .input_sync_reset = "none";
defparam \port_in_07[1]~I .oe_async_reset = "none";
defparam \port_in_07[1]~I .oe_power_up = "low";
defparam \port_in_07[1]~I .oe_register_mode = "none";
defparam \port_in_07[1]~I .oe_sync_reset = "none";
defparam \port_in_07[1]~I .operation_mode = "input";
defparam \port_in_07[1]~I .output_async_reset = "none";
defparam \port_in_07[1]~I .output_power_up = "low";
defparam \port_in_07[1]~I .output_register_mode = "none";
defparam \port_in_07[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[1]));
// synopsys translate_off
defparam \port_in_09[1]~I .input_async_reset = "none";
defparam \port_in_09[1]~I .input_power_up = "low";
defparam \port_in_09[1]~I .input_register_mode = "none";
defparam \port_in_09[1]~I .input_sync_reset = "none";
defparam \port_in_09[1]~I .oe_async_reset = "none";
defparam \port_in_09[1]~I .oe_power_up = "low";
defparam \port_in_09[1]~I .oe_register_mode = "none";
defparam \port_in_09[1]~I .oe_sync_reset = "none";
defparam \port_in_09[1]~I .operation_mode = "input";
defparam \port_in_09[1]~I .output_async_reset = "none";
defparam \port_in_09[1]~I .output_power_up = "low";
defparam \port_in_09[1]~I .output_register_mode = "none";
defparam \port_in_09[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[1]));
// synopsys translate_off
defparam \port_in_10[1]~I .input_async_reset = "none";
defparam \port_in_10[1]~I .input_power_up = "low";
defparam \port_in_10[1]~I .input_register_mode = "none";
defparam \port_in_10[1]~I .input_sync_reset = "none";
defparam \port_in_10[1]~I .oe_async_reset = "none";
defparam \port_in_10[1]~I .oe_power_up = "low";
defparam \port_in_10[1]~I .oe_register_mode = "none";
defparam \port_in_10[1]~I .oe_sync_reset = "none";
defparam \port_in_10[1]~I .operation_mode = "input";
defparam \port_in_10[1]~I .output_async_reset = "none";
defparam \port_in_10[1]~I .output_power_up = "low";
defparam \port_in_10[1]~I .output_register_mode = "none";
defparam \port_in_10[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[1]));
// synopsys translate_off
defparam \port_in_08[1]~I .input_async_reset = "none";
defparam \port_in_08[1]~I .input_power_up = "low";
defparam \port_in_08[1]~I .input_register_mode = "none";
defparam \port_in_08[1]~I .input_sync_reset = "none";
defparam \port_in_08[1]~I .oe_async_reset = "none";
defparam \port_in_08[1]~I .oe_power_up = "low";
defparam \port_in_08[1]~I .oe_register_mode = "none";
defparam \port_in_08[1]~I .oe_sync_reset = "none";
defparam \port_in_08[1]~I .operation_mode = "input";
defparam \port_in_08[1]~I .output_async_reset = "none";
defparam \port_in_08[1]~I .output_power_up = "low";
defparam \port_in_08[1]~I .output_register_mode = "none";
defparam \port_in_08[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[1]));
// synopsys translate_off
defparam \port_in_11[1]~I .input_async_reset = "none";
defparam \port_in_11[1]~I .input_power_up = "low";
defparam \port_in_11[1]~I .input_register_mode = "none";
defparam \port_in_11[1]~I .input_sync_reset = "none";
defparam \port_in_11[1]~I .oe_async_reset = "none";
defparam \port_in_11[1]~I .oe_power_up = "low";
defparam \port_in_11[1]~I .oe_register_mode = "none";
defparam \port_in_11[1]~I .oe_sync_reset = "none";
defparam \port_in_11[1]~I .operation_mode = "input";
defparam \port_in_11[1]~I .output_async_reset = "none";
defparam \port_in_11[1]~I .output_power_up = "low";
defparam \port_in_11[1]~I .output_register_mode = "none";
defparam \port_in_11[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[1]));
// synopsys translate_off
defparam \port_in_02[1]~I .input_async_reset = "none";
defparam \port_in_02[1]~I .input_power_up = "low";
defparam \port_in_02[1]~I .input_register_mode = "none";
defparam \port_in_02[1]~I .input_sync_reset = "none";
defparam \port_in_02[1]~I .oe_async_reset = "none";
defparam \port_in_02[1]~I .oe_power_up = "low";
defparam \port_in_02[1]~I .oe_register_mode = "none";
defparam \port_in_02[1]~I .oe_sync_reset = "none";
defparam \port_in_02[1]~I .operation_mode = "input";
defparam \port_in_02[1]~I .output_async_reset = "none";
defparam \port_in_02[1]~I .output_power_up = "low";
defparam \port_in_02[1]~I .output_register_mode = "none";
defparam \port_in_02[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[1]));
// synopsys translate_off
defparam \port_in_01[1]~I .input_async_reset = "none";
defparam \port_in_01[1]~I .input_power_up = "low";
defparam \port_in_01[1]~I .input_register_mode = "none";
defparam \port_in_01[1]~I .input_sync_reset = "none";
defparam \port_in_01[1]~I .oe_async_reset = "none";
defparam \port_in_01[1]~I .oe_power_up = "low";
defparam \port_in_01[1]~I .oe_register_mode = "none";
defparam \port_in_01[1]~I .oe_sync_reset = "none";
defparam \port_in_01[1]~I .operation_mode = "input";
defparam \port_in_01[1]~I .output_async_reset = "none";
defparam \port_in_01[1]~I .output_power_up = "low";
defparam \port_in_01[1]~I .output_register_mode = "none";
defparam \port_in_01[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[1]));
// synopsys translate_off
defparam \port_in_00[1]~I .input_async_reset = "none";
defparam \port_in_00[1]~I .input_power_up = "low";
defparam \port_in_00[1]~I .input_register_mode = "none";
defparam \port_in_00[1]~I .input_sync_reset = "none";
defparam \port_in_00[1]~I .oe_async_reset = "none";
defparam \port_in_00[1]~I .oe_power_up = "low";
defparam \port_in_00[1]~I .oe_register_mode = "none";
defparam \port_in_00[1]~I .oe_sync_reset = "none";
defparam \port_in_00[1]~I .operation_mode = "input";
defparam \port_in_00[1]~I .output_async_reset = "none";
defparam \port_in_00[1]~I .output_power_up = "low";
defparam \port_in_00[1]~I .output_register_mode = "none";
defparam \port_in_00[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[1]));
// synopsys translate_off
defparam \port_in_03[1]~I .input_async_reset = "none";
defparam \port_in_03[1]~I .input_power_up = "low";
defparam \port_in_03[1]~I .input_register_mode = "none";
defparam \port_in_03[1]~I .input_sync_reset = "none";
defparam \port_in_03[1]~I .oe_async_reset = "none";
defparam \port_in_03[1]~I .oe_power_up = "low";
defparam \port_in_03[1]~I .oe_register_mode = "none";
defparam \port_in_03[1]~I .oe_sync_reset = "none";
defparam \port_in_03[1]~I .operation_mode = "input";
defparam \port_in_03[1]~I .output_async_reset = "none";
defparam \port_in_03[1]~I .output_power_up = "low";
defparam \port_in_03[1]~I .output_register_mode = "none";
defparam \port_in_03[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[1]));
// synopsys translate_off
defparam \port_in_13[1]~I .input_async_reset = "none";
defparam \port_in_13[1]~I .input_power_up = "low";
defparam \port_in_13[1]~I .input_register_mode = "none";
defparam \port_in_13[1]~I .input_sync_reset = "none";
defparam \port_in_13[1]~I .oe_async_reset = "none";
defparam \port_in_13[1]~I .oe_power_up = "low";
defparam \port_in_13[1]~I .oe_register_mode = "none";
defparam \port_in_13[1]~I .oe_sync_reset = "none";
defparam \port_in_13[1]~I .operation_mode = "input";
defparam \port_in_13[1]~I .output_async_reset = "none";
defparam \port_in_13[1]~I .output_power_up = "low";
defparam \port_in_13[1]~I .output_register_mode = "none";
defparam \port_in_13[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[1]));
// synopsys translate_off
defparam \port_in_14[1]~I .input_async_reset = "none";
defparam \port_in_14[1]~I .input_power_up = "low";
defparam \port_in_14[1]~I .input_register_mode = "none";
defparam \port_in_14[1]~I .input_sync_reset = "none";
defparam \port_in_14[1]~I .oe_async_reset = "none";
defparam \port_in_14[1]~I .oe_power_up = "low";
defparam \port_in_14[1]~I .oe_register_mode = "none";
defparam \port_in_14[1]~I .oe_sync_reset = "none";
defparam \port_in_14[1]~I .operation_mode = "input";
defparam \port_in_14[1]~I .output_async_reset = "none";
defparam \port_in_14[1]~I .output_power_up = "low";
defparam \port_in_14[1]~I .output_register_mode = "none";
defparam \port_in_14[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[1]));
// synopsys translate_off
defparam \port_in_12[1]~I .input_async_reset = "none";
defparam \port_in_12[1]~I .input_power_up = "low";
defparam \port_in_12[1]~I .input_register_mode = "none";
defparam \port_in_12[1]~I .input_sync_reset = "none";
defparam \port_in_12[1]~I .oe_async_reset = "none";
defparam \port_in_12[1]~I .oe_power_up = "low";
defparam \port_in_12[1]~I .oe_register_mode = "none";
defparam \port_in_12[1]~I .oe_sync_reset = "none";
defparam \port_in_12[1]~I .operation_mode = "input";
defparam \port_in_12[1]~I .output_async_reset = "none";
defparam \port_in_12[1]~I .output_power_up = "low";
defparam \port_in_12[1]~I .output_register_mode = "none";
defparam \port_in_12[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[1]));
// synopsys translate_off
defparam \port_in_15[1]~I .input_async_reset = "none";
defparam \port_in_15[1]~I .input_power_up = "low";
defparam \port_in_15[1]~I .input_register_mode = "none";
defparam \port_in_15[1]~I .input_sync_reset = "none";
defparam \port_in_15[1]~I .oe_async_reset = "none";
defparam \port_in_15[1]~I .oe_power_up = "low";
defparam \port_in_15[1]~I .oe_register_mode = "none";
defparam \port_in_15[1]~I .oe_sync_reset = "none";
defparam \port_in_15[1]~I .operation_mode = "input";
defparam \port_in_15[1]~I .output_async_reset = "none";
defparam \port_in_15[1]~I .output_power_up = "low";
defparam \port_in_15[1]~I .output_register_mode = "none";
defparam \port_in_15[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_10[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_10~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_10[3]));
// synopsys translate_off
defparam \port_in_10[3]~I .input_async_reset = "none";
defparam \port_in_10[3]~I .input_power_up = "low";
defparam \port_in_10[3]~I .input_register_mode = "none";
defparam \port_in_10[3]~I .input_sync_reset = "none";
defparam \port_in_10[3]~I .oe_async_reset = "none";
defparam \port_in_10[3]~I .oe_power_up = "low";
defparam \port_in_10[3]~I .oe_register_mode = "none";
defparam \port_in_10[3]~I .oe_sync_reset = "none";
defparam \port_in_10[3]~I .operation_mode = "input";
defparam \port_in_10[3]~I .output_async_reset = "none";
defparam \port_in_10[3]~I .output_power_up = "low";
defparam \port_in_10[3]~I .output_register_mode = "none";
defparam \port_in_10[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_09[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_09~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_09[3]));
// synopsys translate_off
defparam \port_in_09[3]~I .input_async_reset = "none";
defparam \port_in_09[3]~I .input_power_up = "low";
defparam \port_in_09[3]~I .input_register_mode = "none";
defparam \port_in_09[3]~I .input_sync_reset = "none";
defparam \port_in_09[3]~I .oe_async_reset = "none";
defparam \port_in_09[3]~I .oe_power_up = "low";
defparam \port_in_09[3]~I .oe_register_mode = "none";
defparam \port_in_09[3]~I .oe_sync_reset = "none";
defparam \port_in_09[3]~I .operation_mode = "input";
defparam \port_in_09[3]~I .output_async_reset = "none";
defparam \port_in_09[3]~I .output_power_up = "low";
defparam \port_in_09[3]~I .output_register_mode = "none";
defparam \port_in_09[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_08[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[3]));
// synopsys translate_off
defparam \port_in_08[3]~I .input_async_reset = "none";
defparam \port_in_08[3]~I .input_power_up = "low";
defparam \port_in_08[3]~I .input_register_mode = "none";
defparam \port_in_08[3]~I .input_sync_reset = "none";
defparam \port_in_08[3]~I .oe_async_reset = "none";
defparam \port_in_08[3]~I .oe_power_up = "low";
defparam \port_in_08[3]~I .oe_register_mode = "none";
defparam \port_in_08[3]~I .oe_sync_reset = "none";
defparam \port_in_08[3]~I .operation_mode = "input";
defparam \port_in_08[3]~I .output_async_reset = "none";
defparam \port_in_08[3]~I .output_power_up = "low";
defparam \port_in_08[3]~I .output_register_mode = "none";
defparam \port_in_08[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_11[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_11~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_11[3]));
// synopsys translate_off
defparam \port_in_11[3]~I .input_async_reset = "none";
defparam \port_in_11[3]~I .input_power_up = "low";
defparam \port_in_11[3]~I .input_register_mode = "none";
defparam \port_in_11[3]~I .input_sync_reset = "none";
defparam \port_in_11[3]~I .oe_async_reset = "none";
defparam \port_in_11[3]~I .oe_power_up = "low";
defparam \port_in_11[3]~I .oe_register_mode = "none";
defparam \port_in_11[3]~I .oe_sync_reset = "none";
defparam \port_in_11[3]~I .operation_mode = "input";
defparam \port_in_11[3]~I .output_async_reset = "none";
defparam \port_in_11[3]~I .output_power_up = "low";
defparam \port_in_11[3]~I .output_register_mode = "none";
defparam \port_in_11[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_05[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_05~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_05[3]));
// synopsys translate_off
defparam \port_in_05[3]~I .input_async_reset = "none";
defparam \port_in_05[3]~I .input_power_up = "low";
defparam \port_in_05[3]~I .input_register_mode = "none";
defparam \port_in_05[3]~I .input_sync_reset = "none";
defparam \port_in_05[3]~I .oe_async_reset = "none";
defparam \port_in_05[3]~I .oe_power_up = "low";
defparam \port_in_05[3]~I .oe_register_mode = "none";
defparam \port_in_05[3]~I .oe_sync_reset = "none";
defparam \port_in_05[3]~I .operation_mode = "input";
defparam \port_in_05[3]~I .output_async_reset = "none";
defparam \port_in_05[3]~I .output_power_up = "low";
defparam \port_in_05[3]~I .output_register_mode = "none";
defparam \port_in_05[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_06[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[3]));
// synopsys translate_off
defparam \port_in_06[3]~I .input_async_reset = "none";
defparam \port_in_06[3]~I .input_power_up = "low";
defparam \port_in_06[3]~I .input_register_mode = "none";
defparam \port_in_06[3]~I .input_sync_reset = "none";
defparam \port_in_06[3]~I .oe_async_reset = "none";
defparam \port_in_06[3]~I .oe_power_up = "low";
defparam \port_in_06[3]~I .oe_register_mode = "none";
defparam \port_in_06[3]~I .oe_sync_reset = "none";
defparam \port_in_06[3]~I .operation_mode = "input";
defparam \port_in_06[3]~I .output_async_reset = "none";
defparam \port_in_06[3]~I .output_power_up = "low";
defparam \port_in_06[3]~I .output_register_mode = "none";
defparam \port_in_06[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_04[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_04~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_04[3]));
// synopsys translate_off
defparam \port_in_04[3]~I .input_async_reset = "none";
defparam \port_in_04[3]~I .input_power_up = "low";
defparam \port_in_04[3]~I .input_register_mode = "none";
defparam \port_in_04[3]~I .input_sync_reset = "none";
defparam \port_in_04[3]~I .oe_async_reset = "none";
defparam \port_in_04[3]~I .oe_power_up = "low";
defparam \port_in_04[3]~I .oe_register_mode = "none";
defparam \port_in_04[3]~I .oe_sync_reset = "none";
defparam \port_in_04[3]~I .operation_mode = "input";
defparam \port_in_04[3]~I .output_async_reset = "none";
defparam \port_in_04[3]~I .output_power_up = "low";
defparam \port_in_04[3]~I .output_register_mode = "none";
defparam \port_in_04[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_07[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[3]));
// synopsys translate_off
defparam \port_in_07[3]~I .input_async_reset = "none";
defparam \port_in_07[3]~I .input_power_up = "low";
defparam \port_in_07[3]~I .input_register_mode = "none";
defparam \port_in_07[3]~I .input_sync_reset = "none";
defparam \port_in_07[3]~I .oe_async_reset = "none";
defparam \port_in_07[3]~I .oe_power_up = "low";
defparam \port_in_07[3]~I .oe_register_mode = "none";
defparam \port_in_07[3]~I .oe_sync_reset = "none";
defparam \port_in_07[3]~I .operation_mode = "input";
defparam \port_in_07[3]~I .output_async_reset = "none";
defparam \port_in_07[3]~I .output_power_up = "low";
defparam \port_in_07[3]~I .output_register_mode = "none";
defparam \port_in_07[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_01[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_01~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_01[3]));
// synopsys translate_off
defparam \port_in_01[3]~I .input_async_reset = "none";
defparam \port_in_01[3]~I .input_power_up = "low";
defparam \port_in_01[3]~I .input_register_mode = "none";
defparam \port_in_01[3]~I .input_sync_reset = "none";
defparam \port_in_01[3]~I .oe_async_reset = "none";
defparam \port_in_01[3]~I .oe_power_up = "low";
defparam \port_in_01[3]~I .oe_register_mode = "none";
defparam \port_in_01[3]~I .oe_sync_reset = "none";
defparam \port_in_01[3]~I .operation_mode = "input";
defparam \port_in_01[3]~I .output_async_reset = "none";
defparam \port_in_01[3]~I .output_power_up = "low";
defparam \port_in_01[3]~I .output_register_mode = "none";
defparam \port_in_01[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_02[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[3]));
// synopsys translate_off
defparam \port_in_02[3]~I .input_async_reset = "none";
defparam \port_in_02[3]~I .input_power_up = "low";
defparam \port_in_02[3]~I .input_register_mode = "none";
defparam \port_in_02[3]~I .input_sync_reset = "none";
defparam \port_in_02[3]~I .oe_async_reset = "none";
defparam \port_in_02[3]~I .oe_power_up = "low";
defparam \port_in_02[3]~I .oe_register_mode = "none";
defparam \port_in_02[3]~I .oe_sync_reset = "none";
defparam \port_in_02[3]~I .operation_mode = "input";
defparam \port_in_02[3]~I .output_async_reset = "none";
defparam \port_in_02[3]~I .output_power_up = "low";
defparam \port_in_02[3]~I .output_register_mode = "none";
defparam \port_in_02[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[3]));
// synopsys translate_off
defparam \port_in_00[3]~I .input_async_reset = "none";
defparam \port_in_00[3]~I .input_power_up = "low";
defparam \port_in_00[3]~I .input_register_mode = "none";
defparam \port_in_00[3]~I .input_sync_reset = "none";
defparam \port_in_00[3]~I .oe_async_reset = "none";
defparam \port_in_00[3]~I .oe_power_up = "low";
defparam \port_in_00[3]~I .oe_register_mode = "none";
defparam \port_in_00[3]~I .oe_sync_reset = "none";
defparam \port_in_00[3]~I .operation_mode = "input";
defparam \port_in_00[3]~I .output_async_reset = "none";
defparam \port_in_00[3]~I .output_power_up = "low";
defparam \port_in_00[3]~I .output_register_mode = "none";
defparam \port_in_00[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[3]));
// synopsys translate_off
defparam \port_in_03[3]~I .input_async_reset = "none";
defparam \port_in_03[3]~I .input_power_up = "low";
defparam \port_in_03[3]~I .input_register_mode = "none";
defparam \port_in_03[3]~I .input_sync_reset = "none";
defparam \port_in_03[3]~I .oe_async_reset = "none";
defparam \port_in_03[3]~I .oe_power_up = "low";
defparam \port_in_03[3]~I .oe_register_mode = "none";
defparam \port_in_03[3]~I .oe_sync_reset = "none";
defparam \port_in_03[3]~I .operation_mode = "input";
defparam \port_in_03[3]~I .output_async_reset = "none";
defparam \port_in_03[3]~I .output_power_up = "low";
defparam \port_in_03[3]~I .output_register_mode = "none";
defparam \port_in_03[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_14[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[3]));
// synopsys translate_off
defparam \port_in_14[3]~I .input_async_reset = "none";
defparam \port_in_14[3]~I .input_power_up = "low";
defparam \port_in_14[3]~I .input_register_mode = "none";
defparam \port_in_14[3]~I .input_sync_reset = "none";
defparam \port_in_14[3]~I .oe_async_reset = "none";
defparam \port_in_14[3]~I .oe_power_up = "low";
defparam \port_in_14[3]~I .oe_register_mode = "none";
defparam \port_in_14[3]~I .oe_sync_reset = "none";
defparam \port_in_14[3]~I .operation_mode = "input";
defparam \port_in_14[3]~I .output_async_reset = "none";
defparam \port_in_14[3]~I .output_power_up = "low";
defparam \port_in_14[3]~I .output_register_mode = "none";
defparam \port_in_14[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_13[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_13~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_13[3]));
// synopsys translate_off
defparam \port_in_13[3]~I .input_async_reset = "none";
defparam \port_in_13[3]~I .input_power_up = "low";
defparam \port_in_13[3]~I .input_register_mode = "none";
defparam \port_in_13[3]~I .input_sync_reset = "none";
defparam \port_in_13[3]~I .oe_async_reset = "none";
defparam \port_in_13[3]~I .oe_power_up = "low";
defparam \port_in_13[3]~I .oe_register_mode = "none";
defparam \port_in_13[3]~I .oe_sync_reset = "none";
defparam \port_in_13[3]~I .operation_mode = "input";
defparam \port_in_13[3]~I .output_async_reset = "none";
defparam \port_in_13[3]~I .output_power_up = "low";
defparam \port_in_13[3]~I .output_register_mode = "none";
defparam \port_in_13[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_12[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[3]));
// synopsys translate_off
defparam \port_in_12[3]~I .input_async_reset = "none";
defparam \port_in_12[3]~I .input_power_up = "low";
defparam \port_in_12[3]~I .input_register_mode = "none";
defparam \port_in_12[3]~I .input_sync_reset = "none";
defparam \port_in_12[3]~I .oe_async_reset = "none";
defparam \port_in_12[3]~I .oe_power_up = "low";
defparam \port_in_12[3]~I .oe_register_mode = "none";
defparam \port_in_12[3]~I .oe_sync_reset = "none";
defparam \port_in_12[3]~I .operation_mode = "input";
defparam \port_in_12[3]~I .output_async_reset = "none";
defparam \port_in_12[3]~I .output_power_up = "low";
defparam \port_in_12[3]~I .output_register_mode = "none";
defparam \port_in_12[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_15[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[3]));
// synopsys translate_off
defparam \port_in_15[3]~I .input_async_reset = "none";
defparam \port_in_15[3]~I .input_power_up = "low";
defparam \port_in_15[3]~I .input_register_mode = "none";
defparam \port_in_15[3]~I .input_sync_reset = "none";
defparam \port_in_15[3]~I .oe_async_reset = "none";
defparam \port_in_15[3]~I .oe_power_up = "low";
defparam \port_in_15[3]~I .oe_register_mode = "none";
defparam \port_in_15[3]~I .oe_sync_reset = "none";
defparam \port_in_15[3]~I .operation_mode = "input";
defparam \port_in_15[3]~I .output_async_reset = "none";
defparam \port_in_15[3]~I .output_power_up = "low";
defparam \port_in_15[3]~I .output_register_mode = "none";
defparam \port_in_15[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[0]~8 (
// Equation(s):
// \U0|U2|PC_uns[0]~8_combout  = \U0|U2|PC_uns [0] $ (VCC)
// \U0|U2|PC_uns[0]~9  = CARRY(\U0|U2|PC_uns [0])

	.dataa(\U0|U2|PC_uns [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|PC_uns[0]~8_combout ),
	.cout(\U0|U2|PC_uns[0]~9 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[0]~8 .lut_mask = 16'h55AA;
defparam \U0|U2|PC_uns[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_clkctrl \Reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset~clkctrl .clock_type = "global clock";
defparam \Reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|current_state.S_FETCH_0~0 (
// Equation(s):
// \U0|U1|current_state.S_FETCH_0~0_combout  = !\U0|U1|next_state.S_FETCH_0_4639~combout 

	.dataa(\U0|U1|next_state.S_FETCH_0_4639~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|current_state.S_FETCH_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|current_state.S_FETCH_0~0 .lut_mask = 16'h5555;
defparam \U0|U1|current_state.S_FETCH_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_FETCH_0 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|current_state.S_FETCH_0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_FETCH_0~regout ));

cycloneii_clkctrl \U0|U1|next_state.S_STA_DIR_6~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\U0|U1|next_state.S_STA_DIR_6~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ));
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_6~2clkctrl .clock_type = "global clock";
defparam \U0|U1|next_state.S_STA_DIR_6~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_ADD_AB_4~0 (
// Equation(s):
// \U0|U1|next_state.S_ADD_AB_4~0_combout  = (\U0|U1|current_state.S_FETCH_2~regout ) # ((\U0|U1|current_state.S_FETCH_1~regout ) # (!\U0|U1|current_state.S_FETCH_0~regout ))

	.dataa(\U0|U1|current_state.S_FETCH_2~regout ),
	.datab(\U0|U1|current_state.S_FETCH_1~regout ),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_FETCH_0~regout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_ADD_AB_4~0 .lut_mask = 16'hEEFF;
defparam \U0|U1|next_state.S_ADD_AB_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_IMM_4_4420 (
// Equation(s):
// \U0|U1|next_state.S_LDA_IMM_4_4420~combout  = (!\U0|U1|next_state.S_ADD_AB_4~0_combout  & ((GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & (\U0|U1|next_state.S_LDA_IMM_4~0_combout )) # (!GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & 
// ((\U0|U1|next_state.S_LDA_IMM_4_4420~combout )))))

	.dataa(\U0|U1|next_state.S_LDA_IMM_4~0_combout ),
	.datab(\U0|U1|next_state.S_LDA_IMM_4_4420~combout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ),
	.datad(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_IMM_4_4420~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_IMM_4_4420 .lut_mask = 16'h00AC;
defparam \U0|U1|next_state.S_LDA_IMM_4_4420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_IMM_4 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_LDA_IMM_4_4420~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_IMM_4~regout ));

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_DIR_4_4256 (
// Equation(s):
// \U0|U1|next_state.S_LDA_DIR_4_4256~combout  = (!\U0|U1|next_state.S_ADD_AB_4~0_combout  & ((GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & (\U0|U1|next_state.S_LDA_DIR_4~0_combout )) # (!GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & 
// ((\U0|U1|next_state.S_LDA_DIR_4_4256~combout )))))

	.dataa(\U0|U1|next_state.S_LDA_DIR_4~0_combout ),
	.datab(\U0|U1|next_state.S_LDA_DIR_4_4256~combout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ),
	.datad(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_DIR_4_4256~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_DIR_4_4256 .lut_mask = 16'h00AC;
defparam \U0|U1|next_state.S_LDA_DIR_4_4256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_DIR_4 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_LDA_DIR_4_4256~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_DIR_4~regout ));

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_4_3542 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_4_3542~combout  = (!\U0|U1|next_state.S_ADD_AB_4~0_combout  & ((GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & (\U0|U1|next_state.S_STA_DIR_4~0_combout )) # (!GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & 
// ((\U0|U1|next_state.S_STA_DIR_4_3542~combout )))))

	.dataa(\U0|U1|next_state.S_STA_DIR_4~0_combout ),
	.datab(\U0|U1|next_state.S_STA_DIR_4_3542~combout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ),
	.datad(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_4_3542~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_4_3542 .lut_mask = 16'h00AC;
defparam \U0|U1|next_state.S_STA_DIR_4_3542 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_STA_DIR_4 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_STA_DIR_4_3542~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_STA_DIR_4~regout ));

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_6~1 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_6~1_combout  = (\U0|U1|current_state.S_DECODE_3~regout ) # ((\U0|U1|current_state.S_LDA_IMM_4~regout ) # ((\U0|U1|current_state.S_LDA_DIR_4~regout ) # (\U0|U1|current_state.S_STA_DIR_4~regout )))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|current_state.S_LDA_IMM_4~regout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_4~regout ),
	.datad(\U0|U1|current_state.S_STA_DIR_4~regout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_6~1 .lut_mask = 16'hFFFE;
defparam \U0|U1|next_state.S_STA_DIR_6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~22 (
// Equation(s):
// \U0|U1|comb~22_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_STA_DIR_4~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_STA_DIR_4~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~22_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~22 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_5_3488 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_5_3488~combout  = (!\U0|U1|comb~22_combout  & ((\U0|U1|next_state.S_STA_DIR_5_3488~combout ) # (\U0|U1|current_state.S_STA_DIR_4~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_STA_DIR_5_3488~combout ),
	.datac(\U0|U1|current_state.S_STA_DIR_4~regout ),
	.datad(\U0|U1|comb~22_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_5_3488~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_5_3488 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_STA_DIR_5_3488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_STA_DIR_5 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_STA_DIR_5_3488~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_STA_DIR_5~regout ));

cycloneii_lcell_comb \U0|U1|comb~16 (
// Equation(s):
// \U0|U1|comb~16_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_STA_DIR_5~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_STA_DIR_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~16_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~16 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_6_3433 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_6_3433~combout  = (!\U0|U1|comb~16_combout  & ((\U0|U1|next_state.S_STA_DIR_6_3433~combout ) # (\U0|U1|current_state.S_STA_DIR_5~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_STA_DIR_6_3433~combout ),
	.datac(\U0|U1|current_state.S_STA_DIR_5~regout ),
	.datad(\U0|U1|comb~16_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_6_3433~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_6_3433 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_STA_DIR_6_3433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_STA_DIR_6 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_STA_DIR_6_3433~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_STA_DIR_6~regout ));

cycloneii_lcell_comb \U0|U1|comb~21 (
// Equation(s):
// \U0|U1|comb~21_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_LDA_DIR_4~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_LDA_DIR_4~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~21_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~21 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_DIR_5_4202 (
// Equation(s):
// \U0|U1|next_state.S_LDA_DIR_5_4202~combout  = (!\U0|U1|comb~21_combout  & ((\U0|U1|next_state.S_LDA_DIR_5_4202~combout ) # (\U0|U1|current_state.S_LDA_DIR_4~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_LDA_DIR_5_4202~combout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_4~regout ),
	.datad(\U0|U1|comb~21_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_DIR_5_4202~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_DIR_5_4202 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_LDA_DIR_5_4202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_DIR_5 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_LDA_DIR_5_4202~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_DIR_5~regout ));

cycloneii_lcell_comb \U0|U1|comb~15 (
// Equation(s):
// \U0|U1|comb~15_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_LDA_DIR_5~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_LDA_DIR_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~15_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~15 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_DIR_6_4147 (
// Equation(s):
// \U0|U1|next_state.S_LDA_DIR_6_4147~combout  = (!\U0|U1|comb~15_combout  & ((\U0|U1|next_state.S_LDA_DIR_6_4147~combout ) # (\U0|U1|current_state.S_LDA_DIR_5~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_LDA_DIR_6_4147~combout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_5~regout ),
	.datad(\U0|U1|comb~15_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_DIR_6_4147~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_DIR_6_4147 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_LDA_DIR_6_4147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_DIR_6 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_LDA_DIR_6_4147~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_DIR_6~regout ));

cycloneii_lcell_comb \U0|U1|comb~17 (
// Equation(s):
// \U0|U1|comb~17_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_LDA_DIR_6~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_LDA_DIR_6~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~17_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~17 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_DIR_7_4092 (
// Equation(s):
// \U0|U1|next_state.S_LDA_DIR_7_4092~combout  = (!\U0|U1|comb~17_combout  & ((\U0|U1|next_state.S_LDA_DIR_7_4092~combout ) # (\U0|U1|current_state.S_LDA_DIR_6~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_LDA_DIR_7_4092~combout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_6~regout ),
	.datad(\U0|U1|comb~17_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_DIR_7_4092~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_DIR_7_4092 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_LDA_DIR_7_4092 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_DIR_7 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_LDA_DIR_7_4092~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_DIR_7~regout ));

cycloneii_lcell_comb \U0|U1|next_state.S_BEQ_4_2885 (
// Equation(s):
// \U0|U1|next_state.S_BEQ_4_2885~combout  = (!\U0|U1|next_state.S_ADD_AB_4~0_combout  & ((GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & (\U0|U1|next_state.S_BEQ_4~0_combout )) # (!GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & 
// ((\U0|U1|next_state.S_BEQ_4_2885~combout )))))

	.dataa(\U0|U1|next_state.S_BEQ_4~0_combout ),
	.datab(\U0|U1|next_state.S_BEQ_4_2885~combout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ),
	.datad(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BEQ_4_2885~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BEQ_4_2885 .lut_mask = 16'h00AC;
defparam \U0|U1|next_state.S_BEQ_4_2885 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_BEQ_4 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_BEQ_4_2885~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_BEQ_4~regout ));

cycloneii_lcell_comb \U0|U1|comb~23 (
// Equation(s):
// \U0|U1|comb~23_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_BEQ_4~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_BEQ_4~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~23_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~23 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BEQ_5_2831 (
// Equation(s):
// \U0|U1|next_state.S_BEQ_5_2831~combout  = (!\U0|U1|comb~23_combout  & ((\U0|U1|next_state.S_BEQ_5_2831~combout ) # (\U0|U1|current_state.S_BEQ_4~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_BEQ_5_2831~combout ),
	.datac(\U0|U1|current_state.S_BEQ_4~regout ),
	.datad(\U0|U1|comb~23_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BEQ_5_2831~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BEQ_5_2831 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_BEQ_5_2831 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_BEQ_5 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_BEQ_5_2831~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_BEQ_5~regout ));

cycloneii_lcell_comb \U0|U1|comb~18 (
// Equation(s):
// \U0|U1|comb~18_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_BEQ_5~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_BEQ_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~18_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~18 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BEQ_6_2776 (
// Equation(s):
// \U0|U1|next_state.S_BEQ_6_2776~combout  = (!\U0|U1|comb~18_combout  & ((\U0|U1|next_state.S_BEQ_6_2776~combout ) # (\U0|U1|current_state.S_BEQ_5~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_BEQ_6_2776~combout ),
	.datac(\U0|U1|current_state.S_BEQ_5~regout ),
	.datad(\U0|U1|comb~18_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BEQ_6_2776~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BEQ_6_2776 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_BEQ_6_2776 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_BEQ_6 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_BEQ_6_2776~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_BEQ_6~regout ));

cycloneii_lcell_comb \U0|U1|WideOr11~1 (
// Equation(s):
// \U0|U1|WideOr11~1_combout  = (!\U0|U1|current_state.S_LDA_DIR_6~regout  & (!\U0|U1|current_state.S_STA_DIR_6~regout  & (!\U0|U1|current_state.S_LDA_DIR_7~regout  & !\U0|U1|current_state.S_BEQ_6~regout )))

	.dataa(\U0|U1|current_state.S_LDA_DIR_6~regout ),
	.datab(\U0|U1|current_state.S_STA_DIR_6~regout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_7~regout ),
	.datad(\U0|U1|current_state.S_BEQ_6~regout ),
	.cin(gnd),
	.combout(\U0|U1|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|WideOr11~1 .lut_mask = 16'h0001;
defparam \U0|U1|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector5~1 (
// Equation(s):
// \U0|U1|Selector5~1_combout  = (\U0|U1|Selector5~0_combout  & !\U0|U1|current_state.S_BEQ_5~regout )

	.dataa(\U0|U1|Selector5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_BEQ_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector5~1 .lut_mask = 16'h00AA;
defparam \U0|U1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_STA_DIR_6~2 (
// Equation(s):
// \U0|U1|next_state.S_STA_DIR_6~2_combout  = (\U0|U1|next_state.S_STA_DIR_6~0_combout ) # ((\U0|U1|next_state.S_STA_DIR_6~1_combout ) # ((!\U0|U1|Selector5~1_combout ) # (!\U0|U1|WideOr11~1_combout )))

	.dataa(\U0|U1|next_state.S_STA_DIR_6~0_combout ),
	.datab(\U0|U1|next_state.S_STA_DIR_6~1_combout ),
	.datac(\U0|U1|WideOr11~1_combout ),
	.datad(\U0|U1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_STA_DIR_6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_STA_DIR_6~2 .lut_mask = 16'hEFFF;
defparam \U0|U1|next_state.S_STA_DIR_6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~24 (
// Equation(s):
// \U0|U1|comb~24_combout  = (\U0|U1|current_state.S_FETCH_0~regout  & ((\U0|U1|current_state.S_FETCH_2~regout ) # ((\U0|U1|current_state.S_FETCH_1~regout ) # (\U0|U1|next_state.S_STA_DIR_6~2_combout ))))

	.dataa(\U0|U1|current_state.S_FETCH_0~regout ),
	.datab(\U0|U1|current_state.S_FETCH_2~regout ),
	.datac(\U0|U1|current_state.S_FETCH_1~regout ),
	.datad(\U0|U1|next_state.S_STA_DIR_6~2_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~24_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~24 .lut_mask = 16'hAAA8;
defparam \U0|U1|comb~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_FETCH_1_4585 (
// Equation(s):
// \U0|U1|next_state.S_FETCH_1_4585~combout  = (!\U0|U1|comb~24_combout  & ((\U0|U1|next_state.S_FETCH_1_4585~combout ) # (!\U0|U1|current_state.S_FETCH_0~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_FETCH_1_4585~combout ),
	.datac(\U0|U1|current_state.S_FETCH_0~regout ),
	.datad(\U0|U1|comb~24_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_FETCH_1_4585~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_FETCH_1_4585 .lut_mask = 16'h00CF;
defparam \U0|U1|next_state.S_FETCH_1_4585 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_FETCH_1 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_FETCH_1_4585~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_FETCH_1~regout ));

cycloneii_lcell_comb \U0|U1|comb~14 (
// Equation(s):
// \U0|U1|comb~14_combout  = ((!\U0|U1|current_state.S_FETCH_1~regout  & ((\U0|U1|current_state.S_FETCH_2~regout ) # (\U0|U1|next_state.S_STA_DIR_6~2_combout )))) # (!\U0|U1|current_state.S_FETCH_0~regout )

	.dataa(\U0|U1|current_state.S_FETCH_2~regout ),
	.datab(\U0|U1|next_state.S_STA_DIR_6~2_combout ),
	.datac(\U0|U1|current_state.S_FETCH_1~regout ),
	.datad(\U0|U1|current_state.S_FETCH_0~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~14_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~14 .lut_mask = 16'h0EFF;
defparam \U0|U1|comb~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_FETCH_2_4530 (
// Equation(s):
// \U0|U1|next_state.S_FETCH_2_4530~combout  = (!\U0|U1|comb~14_combout  & ((\U0|U1|next_state.S_FETCH_2_4530~combout ) # (\U0|U1|current_state.S_FETCH_1~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_FETCH_2_4530~combout ),
	.datac(\U0|U1|current_state.S_FETCH_1~regout ),
	.datad(\U0|U1|comb~14_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_FETCH_2_4530~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_FETCH_2_4530 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_FETCH_2_4530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_FETCH_2 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_FETCH_2_4530~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_FETCH_2~regout ));

cycloneii_lcell_comb \U0|U2|PC_uns[1]~11 (
// Equation(s):
// \U0|U2|PC_uns[1]~11_combout  = (\U0|U2|PC_uns [1] & (!\U0|U2|PC_uns[0]~9 )) # (!\U0|U2|PC_uns [1] & ((\U0|U2|PC_uns[0]~9 ) # (GND)))
// \U0|U2|PC_uns[1]~12  = CARRY((!\U0|U2|PC_uns[0]~9 ) # (!\U0|U2|PC_uns [1]))

	.dataa(\U0|U2|PC_uns [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[0]~9 ),
	.combout(\U0|U2|PC_uns[1]~11_combout ),
	.cout(\U0|U2|PC_uns[1]~12 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[1]~11 .lut_mask = 16'h5A5F;
defparam \U0|U2|PC_uns[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BRA_4_3049 (
// Equation(s):
// \U0|U1|next_state.S_BRA_4_3049~combout  = (!\U0|U1|next_state.S_ADD_AB_4~0_combout  & ((GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & (\U0|U1|next_state.S_BRA_4~0_combout )) # (!GLOBAL(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ) & 
// ((\U0|U1|next_state.S_BRA_4_3049~combout )))))

	.dataa(\U0|U1|next_state.S_BRA_4~0_combout ),
	.datab(\U0|U1|next_state.S_BRA_4_3049~combout ),
	.datac(\U0|U1|next_state.S_STA_DIR_6~2clkctrl_outclk ),
	.datad(\U0|U1|next_state.S_ADD_AB_4~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BRA_4_3049~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BRA_4_3049 .lut_mask = 16'h00AC;
defparam \U0|U1|next_state.S_BRA_4_3049 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_BRA_4 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_BRA_4_3049~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_BRA_4~regout ));

cycloneii_lcell_comb \U0|U1|comb~19 (
// Equation(s):
// \U0|U1|comb~19_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_BRA_4~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_BRA_4~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~19_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~19 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BRA_5_2995 (
// Equation(s):
// \U0|U1|next_state.S_BRA_5_2995~combout  = (!\U0|U1|comb~19_combout  & ((\U0|U1|next_state.S_BRA_5_2995~combout ) # (\U0|U1|current_state.S_BRA_4~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_BRA_5_2995~combout ),
	.datac(\U0|U1|current_state.S_BRA_4~regout ),
	.datad(\U0|U1|comb~19_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BRA_5_2995~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BRA_5_2995 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_BRA_5_2995 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_BRA_5 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_BRA_5_2995~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_BRA_5~regout ));

cycloneii_lcell_comb \U0|U1|comb~11 (
// Equation(s):
// \U0|U1|comb~11_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_BRA_5~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_BRA_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~11_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~11 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_BRA_6_2940 (
// Equation(s):
// \U0|U1|next_state.S_BRA_6_2940~combout  = (!\U0|U1|comb~11_combout  & ((\U0|U1|next_state.S_BRA_6_2940~combout ) # (\U0|U1|current_state.S_BRA_5~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_BRA_6_2940~combout ),
	.datac(\U0|U1|current_state.S_BRA_5~regout ),
	.datad(\U0|U1|comb~11_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_BRA_6_2940~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_BRA_6_2940 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_BRA_6_2940 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_BRA_6 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_BRA_6_2940~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_BRA_6~regout ));

cycloneii_lcell_comb \U0|U1|PC_Load~0 (
// Equation(s):
// \U0|U1|PC_Load~0_combout  = (\U0|U1|current_state.S_BEQ_6~regout ) # (\U0|U1|current_state.S_BRA_6~regout )

	.dataa(\U0|U1|current_state.S_BEQ_6~regout ),
	.datab(\U0|U1|current_state.S_BRA_6~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|PC_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|PC_Load~0 .lut_mask = 16'hEEEE;
defparam \U0|U1|PC_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|PC_Load (
// Equation(s):
// \U0|U1|PC_Load~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|PC_Load~0_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|PC_Load~combout )))

	.dataa(vcc),
	.datab(\U0|U1|PC_Load~0_combout ),
	.datac(\U0|U1|PC_Load~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|PC_Load~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|PC_Load .lut_mask = 16'hCCF0;
defparam \U0|U1|PC_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~8 (
// Equation(s):
// \U0|U1|comb~8_combout  = (!\U0|U1|current_state.S_FETCH_2~regout  & ((\U0|U1|current_state.S_FETCH_1~regout ) # ((\U0|U1|next_state.S_STA_DIR_6~2_combout ) # (!\U0|U1|current_state.S_FETCH_0~regout ))))

	.dataa(\U0|U1|current_state.S_FETCH_1~regout ),
	.datab(\U0|U1|next_state.S_STA_DIR_6~2_combout ),
	.datac(\U0|U1|current_state.S_FETCH_0~regout ),
	.datad(\U0|U1|current_state.S_FETCH_2~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~8 .lut_mask = 16'h00EF;
defparam \U0|U1|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_DECODE_3_4475 (
// Equation(s):
// \U0|U1|next_state.S_DECODE_3_4475~combout  = (!\U0|U1|comb~8_combout  & ((\U0|U1|next_state.S_DECODE_3_4475~combout ) # (\U0|U1|current_state.S_FETCH_2~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_DECODE_3_4475~combout ),
	.datac(\U0|U1|current_state.S_FETCH_2~regout ),
	.datad(\U0|U1|comb~8_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_DECODE_3_4475~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_DECODE_3_4475 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_DECODE_3_4475 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_DECODE_3 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_DECODE_3_4475~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_DECODE_3~regout ));

cycloneii_lcell_comb \U0|U2|U0|Add1~0 (
// Equation(s):
// \U0|U2|U0|Add1~0_combout  = (\U0|U2|Mux7~0_combout  & (\U0|U2|B [0] $ (VCC))) # (!\U0|U2|Mux7~0_combout  & ((\U0|U2|B [0]) # (GND)))
// \U0|U2|U0|Add1~1  = CARRY((\U0|U2|B [0]) # (!\U0|U2|Mux7~0_combout ))

	.dataa(\U0|U2|Mux7~0_combout ),
	.datab(\U0|U2|B [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|U0|Add1~0_combout ),
	.cout(\U0|U2|U0|Add1~1 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~0 .lut_mask = 16'h66DD;
defparam \U0|U2|U0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|B[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux14~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [1]));

cycloneii_lcell_comb \U0|U2|U0|Add1~2 (
// Equation(s):
// \U0|U2|U0|Add1~2_combout  = (\U0|U2|Mux6~0_combout  & ((\U0|U2|B [1] & (!\U0|U2|U0|Add1~1 )) # (!\U0|U2|B [1] & ((\U0|U2|U0|Add1~1 ) # (GND))))) # (!\U0|U2|Mux6~0_combout  & ((\U0|U2|B [1] & (\U0|U2|U0|Add1~1  & VCC)) # (!\U0|U2|B [1] & (!\U0|U2|U0|Add1~1 
// ))))
// \U0|U2|U0|Add1~3  = CARRY((\U0|U2|Mux6~0_combout  & ((!\U0|U2|U0|Add1~1 ) # (!\U0|U2|B [1]))) # (!\U0|U2|Mux6~0_combout  & (!\U0|U2|B [1] & !\U0|U2|U0|Add1~1 )))

	.dataa(\U0|U2|Mux6~0_combout ),
	.datab(\U0|U2|B [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~1 ),
	.combout(\U0|U2|U0|Add1~2_combout ),
	.cout(\U0|U2|U0|Add1~3 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~2 .lut_mask = 16'h692B;
defparam \U0|U2|U0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[2]~13 (
// Equation(s):
// \U0|U2|PC_uns[2]~13_combout  = (\U0|U2|PC_uns [2] & (\U0|U2|PC_uns[1]~12  $ (GND))) # (!\U0|U2|PC_uns [2] & (!\U0|U2|PC_uns[1]~12  & VCC))
// \U0|U2|PC_uns[2]~14  = CARRY((\U0|U2|PC_uns [2] & !\U0|U2|PC_uns[1]~12 ))

	.dataa(\U0|U2|PC_uns [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[1]~12 ),
	.combout(\U0|U2|PC_uns[2]~13_combout ),
	.cout(\U0|U2|PC_uns[2]~14 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[2]~13 .lut_mask = 16'hA50A;
defparam \U0|U2|PC_uns[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|PC_uns[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[2]~13_combout ),
	.sdata(\U0|U2|Mux13~13_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [2]));

cycloneii_lcell_comb \U0|U2|PC_uns[3]~15 (
// Equation(s):
// \U0|U2|PC_uns[3]~15_combout  = (\U0|U2|PC_uns [3] & (!\U0|U2|PC_uns[2]~14 )) # (!\U0|U2|PC_uns [3] & ((\U0|U2|PC_uns[2]~14 ) # (GND)))
// \U0|U2|PC_uns[3]~16  = CARRY((!\U0|U2|PC_uns[2]~14 ) # (!\U0|U2|PC_uns [3]))

	.dataa(\U0|U2|PC_uns [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[2]~14 ),
	.combout(\U0|U2|PC_uns[3]~15_combout ),
	.cout(\U0|U2|PC_uns[3]~16 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[3]~15 .lut_mask = 16'h5A5F;
defparam \U0|U2|PC_uns[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[4]~17 (
// Equation(s):
// \U0|U2|PC_uns[4]~17_combout  = (\U0|U2|PC_uns [4] & (\U0|U2|PC_uns[3]~16  $ (GND))) # (!\U0|U2|PC_uns [4] & (!\U0|U2|PC_uns[3]~16  & VCC))
// \U0|U2|PC_uns[4]~18  = CARRY((\U0|U2|PC_uns [4] & !\U0|U2|PC_uns[3]~16 ))

	.dataa(\U0|U2|PC_uns [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[3]~16 ),
	.combout(\U0|U2|PC_uns[4]~17_combout ),
	.cout(\U0|U2|PC_uns[4]~18 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[4]~17 .lut_mask = 16'hA50A;
defparam \U0|U2|PC_uns[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[5]~19 (
// Equation(s):
// \U0|U2|PC_uns[5]~19_combout  = (\U0|U2|PC_uns [5] & (!\U0|U2|PC_uns[4]~18 )) # (!\U0|U2|PC_uns [5] & ((\U0|U2|PC_uns[4]~18 ) # (GND)))
// \U0|U2|PC_uns[5]~20  = CARRY((!\U0|U2|PC_uns[4]~18 ) # (!\U0|U2|PC_uns [5]))

	.dataa(\U0|U2|PC_uns [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[4]~18 ),
	.combout(\U0|U2|PC_uns[5]~19_combout ),
	.cout(\U0|U2|PC_uns[5]~20 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[5]~19 .lut_mask = 16'h5A5F;
defparam \U0|U2|PC_uns[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[6]~21 (
// Equation(s):
// \U0|U2|PC_uns[6]~21_combout  = (\U0|U2|PC_uns [6] & (\U0|U2|PC_uns[5]~20  $ (GND))) # (!\U0|U2|PC_uns [6] & (!\U0|U2|PC_uns[5]~20  & VCC))
// \U0|U2|PC_uns[6]~22  = CARRY((\U0|U2|PC_uns [6] & !\U0|U2|PC_uns[5]~20 ))

	.dataa(\U0|U2|PC_uns [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[5]~20 ),
	.combout(\U0|U2|PC_uns[6]~21_combout ),
	.cout(\U0|U2|PC_uns[6]~22 ));
// synopsys translate_off
defparam \U0|U2|PC_uns[6]~21 .lut_mask = 16'hA50A;
defparam \U0|U2|PC_uns[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[7]~23 (
// Equation(s):
// \U0|U2|PC_uns[7]~23_combout  = \U0|U2|PC_uns [7] $ (\U0|U2|PC_uns[6]~22 )

	.dataa(\U0|U2|PC_uns [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|PC_uns[6]~22 ),
	.combout(\U0|U2|PC_uns[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|PC_uns[7]~23 .lut_mask = 16'h5A5A;
defparam \U0|U2|PC_uns[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|PC_uns[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[7]~23_combout ),
	.sdata(\U0|U2|Mux8~16_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [7]));

cycloneii_lcell_comb \U0|U2|Mux0~0 (
// Equation(s):
// \U0|U2|Mux0~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [7])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [7])))

	.dataa(\U0|U2|A [7]),
	.datab(\U0|U2|PC_uns [7]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux0~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector5~2 (
// Equation(s):
// \U0|U1|Selector5~2_combout  = (((\U0|U1|current_state.S_DECODE_3~regout  & !\U0|U1|CCR_Load~1_combout )) # (!\U0|U1|Selector5~1_combout )) # (!\U0|U1|current_state.S_FETCH_0~regout )

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|CCR_Load~1_combout ),
	.datac(\U0|U1|current_state.S_FETCH_0~regout ),
	.datad(\U0|U1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector5~2 .lut_mask = 16'h2FFF;
defparam \U0|U1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Bus2_Sel[0] (
// Equation(s):
// \U0|U1|Bus2_Sel [0] = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|Selector5~2_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|Bus2_Sel [0])))

	.dataa(vcc),
	.datab(\U0|U1|Selector5~2_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|Bus2_Sel [0]),
	.cout());
// synopsys translate_off
defparam \U0|U1|Bus2_Sel[0] .lut_mask = 16'hCCF0;
defparam \U0|U1|Bus2_Sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~20 (
// Equation(s):
// \U0|U1|comb~20_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_LDA_IMM_4~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_LDA_IMM_4~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~20_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~20 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_IMM_5_4366 (
// Equation(s):
// \U0|U1|next_state.S_LDA_IMM_5_4366~combout  = (!\U0|U1|comb~20_combout  & ((\U0|U1|next_state.S_LDA_IMM_5_4366~combout ) # (\U0|U1|current_state.S_LDA_IMM_4~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_LDA_IMM_5_4366~combout ),
	.datac(\U0|U1|current_state.S_LDA_IMM_4~regout ),
	.datad(\U0|U1|comb~20_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_IMM_5_4366~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_IMM_5_4366 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_LDA_IMM_5_4366 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_IMM_5 (
	.clk(\Clock~combout ),
	.datain(\U0|U1|next_state.S_LDA_IMM_5_4366~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_IMM_5~regout ));

cycloneii_lcell_comb \U0|U1|comb~12 (
// Equation(s):
// \U0|U1|comb~12_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_LDA_IMM_5~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_LDA_IMM_5~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~12_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~12 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_IMM_6_4311 (
// Equation(s):
// \U0|U1|next_state.S_LDA_IMM_6_4311~combout  = (!\U0|U1|comb~12_combout  & ((\U0|U1|next_state.S_LDA_IMM_6_4311~combout ) # (\U0|U1|current_state.S_LDA_IMM_5~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_LDA_IMM_6_4311~combout ),
	.datac(\U0|U1|current_state.S_LDA_IMM_5~regout ),
	.datad(\U0|U1|comb~12_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_IMM_6_4311~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_IMM_6_4311 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_LDA_IMM_6_4311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_IMM_6 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_LDA_IMM_6_4311~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_IMM_6~regout ));

cycloneii_lcell_comb \U0|U1|comb~13 (
// Equation(s):
// \U0|U1|comb~13_combout  = (\U0|U1|next_state.S_STA_DIR_6~3_combout  & !\U0|U1|current_state.S_LDA_DIR_7~regout )

	.dataa(\U0|U1|next_state.S_STA_DIR_6~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U1|current_state.S_LDA_DIR_7~regout ),
	.cin(gnd),
	.combout(\U0|U1|comb~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~13 .lut_mask = 16'h00AA;
defparam \U0|U1|comb~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|next_state.S_LDA_DIR_8_4037 (
// Equation(s):
// \U0|U1|next_state.S_LDA_DIR_8_4037~combout  = (!\U0|U1|comb~13_combout  & ((\U0|U1|next_state.S_LDA_DIR_8_4037~combout ) # (\U0|U1|current_state.S_LDA_DIR_7~regout )))

	.dataa(vcc),
	.datab(\U0|U1|next_state.S_LDA_DIR_8_4037~combout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_7~regout ),
	.datad(\U0|U1|comb~13_combout ),
	.cin(gnd),
	.combout(\U0|U1|next_state.S_LDA_DIR_8_4037~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|next_state.S_LDA_DIR_8_4037 .lut_mask = 16'h00FC;
defparam \U0|U1|next_state.S_LDA_DIR_8_4037 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U1|current_state.S_LDA_DIR_8 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U1|next_state.S_LDA_DIR_8_4037~combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U1|current_state.S_LDA_DIR_8~regout ));

cycloneii_lcell_comb \U0|U1|WideOr11~0 (
// Equation(s):
// \U0|U1|WideOr11~0_combout  = (\U0|U1|current_state.S_STA_DIR_7~regout ) # ((\U0|U1|current_state.S_LDA_IMM_6~regout ) # ((\U0|U1|current_state.S_LDA_DIR_8~regout ) # (\U0|U1|current_state.S_FETCH_2~regout )))

	.dataa(\U0|U1|current_state.S_STA_DIR_7~regout ),
	.datab(\U0|U1|current_state.S_LDA_IMM_6~regout ),
	.datac(\U0|U1|current_state.S_LDA_DIR_8~regout ),
	.datad(\U0|U1|current_state.S_FETCH_2~regout ),
	.cin(gnd),
	.combout(\U0|U1|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|WideOr11~0 .lut_mask = 16'hFFFE;
defparam \U0|U1|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|WideOr11~2 (
// Equation(s):
// \U0|U1|WideOr11~2_combout  = (\U0|U1|current_state.S_BRA_6~regout ) # ((\U0|U1|WideOr11~0_combout ) # (!\U0|U1|WideOr11~1_combout ))

	.dataa(\U0|U1|current_state.S_BRA_6~regout ),
	.datab(\U0|U1|WideOr11~0_combout ),
	.datac(vcc),
	.datad(\U0|U1|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|WideOr11~2 .lut_mask = 16'hEEFF;
defparam \U0|U1|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Bus2_Sel[1] (
// Equation(s):
// \U0|U1|Bus2_Sel [1] = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|WideOr11~2_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|Bus2_Sel [1])))

	.dataa(vcc),
	.datab(\U0|U1|WideOr11~2_combout ),
	.datac(\U0|U1|Bus2_Sel [1]),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|Bus2_Sel [1]),
	.cout());
// synopsys translate_off
defparam \U0|U1|Bus2_Sel[1] .lut_mask = 16'hCCF0;
defparam \U0|U1|Bus2_Sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~16 (
// Equation(s):
// \U0|U2|Mux8~16_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux8~15_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux0~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux8~15_combout ))

	.dataa(\U0|U2|Mux8~15_combout ),
	.datab(\U0|U2|Mux0~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~16 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[7] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux8~16_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [7]));

cycloneii_lcell_ff \U0|U2|PC_uns[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[4]~17_combout ),
	.sdata(\U0|U2|Mux11~13_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [4]));

cycloneii_lcell_comb \U0|U2|Mux3~0 (
// Equation(s):
// \U0|U2|Mux3~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [4])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [4])))

	.dataa(\U0|U2|A [4]),
	.datab(\U0|U2|PC_uns [4]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux3~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux11~13 (
// Equation(s):
// \U0|U2|Mux11~13_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux11~12_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux3~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux11~12_combout ))

	.dataa(\U0|U2|Mux11~12_combout ),
	.datab(\U0|U2|Mux3~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux11~13 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[4] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux11~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [4]));

cycloneii_lcell_ff \U0|U2|PC_uns[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[6]~21_combout ),
	.sdata(\U0|U2|Mux9~13_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [6]));

cycloneii_lcell_comb \U0|U2|Mux1~0 (
// Equation(s):
// \U0|U2|Mux1~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [6])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [6])))

	.dataa(\U0|U2|A [6]),
	.datab(\U0|U2|PC_uns [6]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux1~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux9~13 (
// Equation(s):
// \U0|U2|Mux9~13_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux9~12_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux1~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux9~12_combout ))

	.dataa(\U0|U2|Mux9~12_combout ),
	.datab(\U0|U2|Mux1~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux9~13 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[6] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux9~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [6]));

cycloneii_lcell_comb \U0|U1|Equal6~1 (
// Equation(s):
// \U0|U1|Equal6~1_combout  = (\U0|U2|IR [5] & (!\U0|U2|IR [7] & (!\U0|U2|IR [4] & !\U0|U2|IR [6])))

	.dataa(\U0|U2|IR [5]),
	.datab(\U0|U2|IR [7]),
	.datac(\U0|U2|IR [4]),
	.datad(\U0|U2|IR [6]),
	.cin(gnd),
	.combout(\U0|U1|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal6~1 .lut_mask = 16'h0002;
defparam \U0|U1|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|PC_uns[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[3]~15_combout ),
	.sdata(\U0|U2|Mux12~13_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [3]));

cycloneii_lcell_comb \U0|U2|Mux4~0 (
// Equation(s):
// \U0|U2|Mux4~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [3])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [3])))

	.dataa(\U0|U2|A [3]),
	.datab(\U0|U2|PC_uns [3]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux4~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux12~13 (
// Equation(s):
// \U0|U2|Mux12~13_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux12~12_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux4~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux12~12_combout ))

	.dataa(\U0|U2|Mux12~12_combout ),
	.datab(\U0|U2|Mux4~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux12~13 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[3] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux12~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [3]));

cycloneii_lcell_comb \U0|U1|Equal7~1 (
// Equation(s):
// \U0|U1|Equal7~1_combout  = (\U0|U2|IR [0] & (\U0|U1|Equal6~1_combout  & !\U0|U2|IR [3]))

	.dataa(\U0|U2|IR [0]),
	.datab(\U0|U1|Equal6~1_combout ),
	.datac(vcc),
	.datad(\U0|U2|IR [3]),
	.cin(gnd),
	.combout(\U0|U1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal7~1 .lut_mask = 16'h0088;
defparam \U0|U1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[2] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux13~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [2]));

cycloneii_lcell_comb \U0|U1|Equal6~0 (
// Equation(s):
// \U0|U1|Equal6~0_combout  = (!\U0|U2|IR [2] & !\U0|U2|IR [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|U2|IR [2]),
	.datad(\U0|U2|IR [1]),
	.cin(gnd),
	.combout(\U0|U1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal6~0 .lut_mask = 16'h000F;
defparam \U0|U1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal7~0 (
// Equation(s):
// \U0|U1|Equal7~0_combout  = (\U0|U2|IR [0] & (\U0|U1|Equal6~1_combout  & (\U0|U2|IR [1] & !\U0|U2|IR [3])))

	.dataa(\U0|U2|IR [0]),
	.datab(\U0|U1|Equal6~1_combout ),
	.datac(\U0|U2|IR [1]),
	.datad(\U0|U2|IR [3]),
	.cin(gnd),
	.combout(\U0|U1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal7~0 .lut_mask = 16'h0080;
defparam \U0|U1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|B[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux8~16_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [7]));

cycloneii_lcell_ff \U0|U2|B[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux9~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [6]));

cycloneii_lcell_ff \U0|U2|PC_uns[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[5]~19_combout ),
	.sdata(\U0|U2|Mux10~13_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [5]));

cycloneii_lcell_comb \U0|U2|Mux2~0 (
// Equation(s):
// \U0|U2|Mux2~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [5])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [5])))

	.dataa(\U0|U2|A [5]),
	.datab(\U0|U2|PC_uns [5]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux2~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux10~13 (
// Equation(s):
// \U0|U2|Mux10~13_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux10~12_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux2~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux10~12_combout ))

	.dataa(\U0|U2|Mux10~12_combout ),
	.datab(\U0|U2|Mux2~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux10~13 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|B[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux10~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [5]));

cycloneii_lcell_ff \U0|U2|B[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux11~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [4]));

cycloneii_lcell_ff \U0|U2|B[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux12~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [3]));

cycloneii_lcell_comb \U0|U2|U0|Add0~0 (
// Equation(s):
// \U0|U2|U0|Add0~0_combout  = (\U0|U2|Mux7~0_combout  & (\U0|U2|B [0] $ (VCC))) # (!\U0|U2|Mux7~0_combout  & (\U0|U2|B [0] & VCC))
// \U0|U2|U0|Add0~1  = CARRY((\U0|U2|Mux7~0_combout  & \U0|U2|B [0]))

	.dataa(\U0|U2|Mux7~0_combout ),
	.datab(\U0|U2|B [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|U0|Add0~0_combout ),
	.cout(\U0|U2|U0|Add0~1 ));
// synopsys translate_off
defparam \U0|U2|U0|Add0~0 .lut_mask = 16'h6688;
defparam \U0|U2|U0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add0~14 (
// Equation(s):
// \U0|U2|U0|Add0~14_combout  = \U0|U2|Mux0~0_combout  $ (\U0|U2|B [7] $ (\U0|U2|U0|Add0~13 ))

	.dataa(\U0|U2|Mux0~0_combout ),
	.datab(\U0|U2|B [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add0~13 ),
	.combout(\U0|U2|U0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|Add0~14 .lut_mask = 16'h9696;
defparam \U0|U2|U0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal16~1 (
// Equation(s):
// \U0|U1|Equal16~1_combout  = (\U0|U1|Equal16~0_combout  & !\U0|U2|IR [0])

	.dataa(\U0|U1|Equal16~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U2|IR [0]),
	.cin(gnd),
	.combout(\U0|U1|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal16~1 .lut_mask = 16'h00AA;
defparam \U0|U1|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[5] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux10~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [5]));

cycloneii_lcell_comb \U0|U1|Equal11~0 (
// Equation(s):
// \U0|U1|Equal11~0_combout  = (\U0|U2|IR [6] & (!\U0|U2|IR [7] & (!\U0|U2|IR [4] & !\U0|U2|IR [5])))

	.dataa(\U0|U2|IR [6]),
	.datab(\U0|U2|IR [7]),
	.datac(\U0|U2|IR [4]),
	.datad(\U0|U2|IR [5]),
	.cin(gnd),
	.combout(\U0|U1|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal11~0 .lut_mask = 16'h0002;
defparam \U0|U1|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal14~0 (
// Equation(s):
// \U0|U1|Equal14~0_combout  = (\U0|U2|IR [2] & (\U0|U1|Equal11~0_combout  & (!\U0|U2|IR [3] & !\U0|U2|IR [1])))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U1|Equal11~0_combout ),
	.datac(\U0|U2|IR [3]),
	.datad(\U0|U2|IR [1]),
	.cin(gnd),
	.combout(\U0|U1|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal14~0 .lut_mask = 16'h0008;
defparam \U0|U1|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[0]~0 (
// Equation(s):
// \U0|U1|ALU_Sel[0]~0_combout  = (\U0|U2|IR [0] & (\U0|U1|Equal11~1_combout )) # (!\U0|U2|IR [0] & ((\U0|U1|Equal14~0_combout )))

	.dataa(\U0|U1|Equal11~1_combout ),
	.datab(\U0|U1|Equal14~0_combout ),
	.datac(vcc),
	.datad(\U0|U2|IR [0]),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[0]~0 .lut_mask = 16'hAACC;
defparam \U0|U1|ALU_Sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal11~1 (
// Equation(s):
// \U0|U1|Equal11~1_combout  = (\U0|U2|IR [1] & (\U0|U1|Equal11~0_combout  & (!\U0|U2|IR [3] & !\U0|U2|IR [2])))

	.dataa(\U0|U2|IR [1]),
	.datab(\U0|U1|Equal11~0_combout ),
	.datac(\U0|U2|IR [3]),
	.datad(\U0|U2|IR [2]),
	.cin(gnd),
	.combout(\U0|U1|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal11~1 .lut_mask = 16'h0008;
defparam \U0|U1|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal15~0 (
// Equation(s):
// \U0|U1|Equal15~0_combout  = (\U0|U2|IR [3] & (\U0|U1|Equal6~0_combout  & (\U0|U1|Equal11~0_combout  & !\U0|U2|IR [0])))

	.dataa(\U0|U2|IR [3]),
	.datab(\U0|U1|Equal6~0_combout ),
	.datac(\U0|U1|Equal11~0_combout ),
	.datad(\U0|U2|IR [0]),
	.cin(gnd),
	.combout(\U0|U1|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal15~0 .lut_mask = 16'h0080;
defparam \U0|U1|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~6 (
// Equation(s):
// \U0|U1|A_Load~6_combout  = (!\U0|U1|Equal11~1_combout  & (!\U0|U1|Equal14~0_combout  & !\U0|U1|Equal15~0_combout ))

	.dataa(vcc),
	.datab(\U0|U1|Equal11~1_combout ),
	.datac(\U0|U1|Equal14~0_combout ),
	.datad(\U0|U1|Equal15~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~6 .lut_mask = 16'h0003;
defparam \U0|U1|A_Load~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[7]~2 (
// Equation(s):
// \U0|U2|U0|ALU_Result[7]~2_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~14_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~14_combout )))

	.dataa(\U0|U2|U0|Add1~14_combout ),
	.datab(\U0|U2|U0|Add0~14_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[7]~2 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector7~5 (
// Equation(s):
// \U0|U1|Selector7~5_combout  = (\U0|U1|A_Load~7_combout  & ((\U0|U2|IR [0]) # (!\U0|U1|Equal16~0_combout )))

	.dataa(\U0|U1|Equal16~0_combout ),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|A_Load~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector7~5 .lut_mask = 16'hD0D0;
defparam \U0|U1|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~4 (
// Equation(s):
// \U0|U1|comb~4_combout  = (((\U0|U1|comb~2_combout  & !\U0|U1|Selector7~5_combout )) # (!\U0|U1|Selector0~0_combout )) # (!\U0|U1|current_state.S_DECODE_3~regout )

	.dataa(\U0|U1|comb~2_combout ),
	.datab(\U0|U1|Selector7~5_combout ),
	.datac(\U0|U1|current_state.S_DECODE_3~regout ),
	.datad(\U0|U1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~4 .lut_mask = 16'h2FFF;
defparam \U0|U1|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~2 (
// Equation(s):
// \U0|U1|comb~2_combout  = (!\U0|U1|Equal15~0_combout  & ((!\U0|U1|Equal11~1_combout ) # (!\U0|U2|IR [0])))

	.dataa(vcc),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|Equal11~1_combout ),
	.datad(\U0|U1|Equal15~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~2 .lut_mask = 16'h003F;
defparam \U0|U1|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~3 (
// Equation(s):
// \U0|U1|comb~3_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & ((\U0|U1|Selector7~5_combout ) # (!\U0|U1|comb~2_combout )))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|Selector7~5_combout ),
	.datac(vcc),
	.datad(\U0|U1|comb~2_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~3 .lut_mask = 16'h88AA;
defparam \U0|U1|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[2] (
// Equation(s):
// \U0|U1|ALU_Sel [2] = (\U0|U1|comb~3_combout  & ((\U0|U1|ALU_Sel [2]) # (!\U0|U1|comb~4_combout )))

	.dataa(vcc),
	.datab(\U0|U1|ALU_Sel [2]),
	.datac(\U0|U1|comb~4_combout ),
	.datad(\U0|U1|comb~3_combout ),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel [2]),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[2] .lut_mask = 16'hCF00;
defparam \U0|U1|ALU_Sel[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[1]~2 (
// Equation(s):
// \U0|U1|ALU_Sel[1]~2_combout  = ((!\U0|U1|Equal11~1_combout  & !\U0|U1|Equal14~0_combout )) # (!\U0|U2|IR [0])

	.dataa(vcc),
	.datab(\U0|U1|Equal11~1_combout ),
	.datac(\U0|U1|Equal14~0_combout ),
	.datad(\U0|U2|IR [0]),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[1]~2 .lut_mask = 16'h03FF;
defparam \U0|U1|ALU_Sel[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[1]~3 (
// Equation(s):
// \U0|U1|ALU_Sel[1]~3_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & ((\U0|U1|A_Load~7_combout  & (\U0|U1|Equal16~1_combout )) # (!\U0|U1|A_Load~7_combout  & ((!\U0|U1|ALU_Sel[1]~2_combout )))))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|Equal16~1_combout ),
	.datac(\U0|U1|A_Load~7_combout ),
	.datad(\U0|U1|ALU_Sel[1]~2_combout ),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[1]~3 .lut_mask = 16'h808A;
defparam \U0|U1|ALU_Sel[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal17~0 (
// Equation(s):
// \U0|U1|Equal17~0_combout  = (\U0|U2|IR [0] & (\U0|U2|IR [3] & (\U0|U1|Equal6~0_combout  & \U0|U1|Equal11~0_combout )))

	.dataa(\U0|U2|IR [0]),
	.datab(\U0|U2|IR [3]),
	.datac(\U0|U1|Equal6~0_combout ),
	.datad(\U0|U1|Equal11~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal17~0 .lut_mask = 16'h8000;
defparam \U0|U1|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~6 (
// Equation(s):
// \U0|U1|comb~6_combout  = (\U0|U1|Selector0~0_combout  & ((\U0|U1|ALU_Sel[1]~3_combout ) # ((\U0|U1|Equal17~0_combout  & \U0|U1|Selector7~4_combout ))))

	.dataa(\U0|U1|Selector0~0_combout ),
	.datab(\U0|U1|ALU_Sel[1]~3_combout ),
	.datac(\U0|U1|Equal17~0_combout ),
	.datad(\U0|U1|Selector7~4_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~6 .lut_mask = 16'hA888;
defparam \U0|U1|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~5 (
// Equation(s):
// \U0|U1|comb~5_combout  = (\U0|U1|Selector0~0_combout  & (!\U0|U1|ALU_Sel[1]~3_combout  & ((!\U0|U1|Selector7~4_combout ) # (!\U0|U1|Equal17~0_combout ))))

	.dataa(\U0|U1|Selector0~0_combout ),
	.datab(\U0|U1|Equal17~0_combout ),
	.datac(\U0|U1|Selector7~4_combout ),
	.datad(\U0|U1|ALU_Sel[1]~3_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~5 .lut_mask = 16'h002A;
defparam \U0|U1|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[1] (
// Equation(s):
// \U0|U1|ALU_Sel [1] = (!\U0|U1|comb~5_combout  & ((\U0|U1|ALU_Sel [1]) # (\U0|U1|comb~6_combout )))

	.dataa(vcc),
	.datab(\U0|U1|ALU_Sel [1]),
	.datac(\U0|U1|comb~6_combout ),
	.datad(\U0|U1|comb~5_combout ),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel [1]),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[1] .lut_mask = 16'h00FC;
defparam \U0|U1|ALU_Sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Equal0~0 (
// Equation(s):
// \U0|U2|U0|Equal0~0_combout  = (!\U0|U1|ALU_Sel [2] & !\U0|U1|ALU_Sel [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|U1|ALU_Sel [2]),
	.datad(\U0|U1|ALU_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|U0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|Equal0~0 .lut_mask = 16'h000F;
defparam \U0|U2|U0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_clkctrl \U0|U2|U0|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\U0|U2|U0|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|U2|U0|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \U0|U2|U0|Equal0~0clkctrl .clock_type = "global clock";
defparam \U0|U2|U0|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[7] (
// Equation(s):
// \U0|U2|U0|ALU_Result [7] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[7]~2_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [7])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[7]~2_combout ),
	.datac(\U0|U2|U0|ALU_Result [7]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [7]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[7] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~10 (
// Equation(s):
// \U0|U1|comb~10_combout  = ((!\U0|U1|Selector0~0_combout ) # (!\U0|U1|CCR_Load~1_combout )) # (!\U0|U1|current_state.S_DECODE_3~regout )

	.dataa(vcc),
	.datab(\U0|U1|current_state.S_DECODE_3~regout ),
	.datac(\U0|U1|CCR_Load~1_combout ),
	.datad(\U0|U1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~10 .lut_mask = 16'h3FFF;
defparam \U0|U1|comb~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~9 (
// Equation(s):
// \U0|U1|comb~9_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & ((\U0|U1|CCR_Load~1_combout ) # ((\U0|U1|Selector7~5_combout  & !\U0|U1|IR_Load~0_combout ))))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|CCR_Load~1_combout ),
	.datac(\U0|U1|Selector7~5_combout ),
	.datad(\U0|U1|IR_Load~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~9 .lut_mask = 16'h88A8;
defparam \U0|U1|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|CCR_Load (
// Equation(s):
// \U0|U1|CCR_Load~combout  = (\U0|U1|comb~9_combout  & ((\U0|U1|CCR_Load~combout ) # (!\U0|U1|comb~10_combout )))

	.dataa(vcc),
	.datab(\U0|U1|CCR_Load~combout ),
	.datac(\U0|U1|comb~10_combout ),
	.datad(\U0|U1|comb~9_combout ),
	.cin(gnd),
	.combout(\U0|U1|CCR_Load~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|CCR_Load .lut_mask = 16'hCF00;
defparam \U0|U1|CCR_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|CCR_Result[3] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|U0|ALU_Result [7]),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|CCR_Result [3]));

cycloneii_lcell_comb \U0|U1|OUTPUT_LOGIC~5 (
// Equation(s):
// \U0|U1|OUTPUT_LOGIC~5_combout  = (!\U0|U2|IR [2] & (!\U0|U2|IR [1] & (\U0|U2|CCR_Result [3] & \U0|U1|Equal7~1_combout )))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U2|IR [1]),
	.datac(\U0|U2|CCR_Result [3]),
	.datad(\U0|U1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|OUTPUT_LOGIC~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|OUTPUT_LOGIC~5 .lut_mask = 16'h1000;
defparam \U0|U1|OUTPUT_LOGIC~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~7 (
// Equation(s):
// \U0|U1|A_Load~7_combout  = (\U0|U1|A_Load~5_combout  & (\U0|U1|CCR_Load~0_combout  & (\U0|U1|A_Load~6_combout  & !\U0|U1|OUTPUT_LOGIC~5_combout )))

	.dataa(\U0|U1|A_Load~5_combout ),
	.datab(\U0|U1|CCR_Load~0_combout ),
	.datac(\U0|U1|A_Load~6_combout ),
	.datad(\U0|U1|OUTPUT_LOGIC~5_combout ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~7 .lut_mask = 16'h0080;
defparam \U0|U1|A_Load~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[0]~1 (
// Equation(s):
// \U0|U1|ALU_Sel[0]~1_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & ((\U0|U1|A_Load~7_combout  & (\U0|U1|Equal16~1_combout )) # (!\U0|U1|A_Load~7_combout  & ((\U0|U1|ALU_Sel[0]~0_combout )))))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|Equal16~1_combout ),
	.datac(\U0|U1|ALU_Sel[0]~0_combout ),
	.datad(\U0|U1|A_Load~7_combout ),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[0]~1 .lut_mask = 16'h88A0;
defparam \U0|U1|ALU_Sel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~1 (
// Equation(s):
// \U0|U1|comb~1_combout  = (\U0|U1|Selector0~0_combout  & ((\U0|U1|ALU_Sel[0]~1_combout ) # ((\U0|U1|Selector7~4_combout  & !\U0|U1|Equal17~0_combout ))))

	.dataa(\U0|U1|Selector0~0_combout ),
	.datab(\U0|U1|ALU_Sel[0]~1_combout ),
	.datac(\U0|U1|Selector7~4_combout ),
	.datad(\U0|U1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~1 .lut_mask = 16'h88A8;
defparam \U0|U1|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|comb~0 (
// Equation(s):
// \U0|U1|comb~0_combout  = (\U0|U1|Selector0~0_combout  & (!\U0|U1|ALU_Sel[0]~1_combout  & ((\U0|U1|Equal17~0_combout ) # (!\U0|U1|Selector7~4_combout ))))

	.dataa(\U0|U1|Selector0~0_combout ),
	.datab(\U0|U1|Equal17~0_combout ),
	.datac(\U0|U1|Selector7~4_combout ),
	.datad(\U0|U1|ALU_Sel[0]~1_combout ),
	.cin(gnd),
	.combout(\U0|U1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|comb~0 .lut_mask = 16'h008A;
defparam \U0|U1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|ALU_Sel[0] (
// Equation(s):
// \U0|U1|ALU_Sel [0] = (!\U0|U1|comb~0_combout  & ((\U0|U1|ALU_Sel [0]) # (\U0|U1|comb~1_combout )))

	.dataa(vcc),
	.datab(\U0|U1|ALU_Sel [0]),
	.datac(\U0|U1|comb~1_combout ),
	.datad(\U0|U1|comb~0_combout ),
	.cin(gnd),
	.combout(\U0|U1|ALU_Sel [0]),
	.cout());
// synopsys translate_off
defparam \U0|U1|ALU_Sel[0] .lut_mask = 16'h00FC;
defparam \U0|U1|ALU_Sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[0]~9 (
// Equation(s):
// \U0|U2|U0|NZVC[0]~9_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~16_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~14_combout )))

	.dataa(\U0|U2|U0|Add1~16_combout ),
	.datab(\U0|U2|U0|Add0~14_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[0]~9 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|NZVC[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[0] (
// Equation(s):
// \U0|U2|U0|NZVC [0] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|NZVC[0]~9_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|NZVC [0])))

	.dataa(vcc),
	.datab(\U0|U2|U0|NZVC[0]~9_combout ),
	.datac(\U0|U2|U0|NZVC [0]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC [0]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[0] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|NZVC[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|CCR_Result[0] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|U0|NZVC [0]),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|CCR_Result [0]));

cycloneii_lcell_comb \U0|U1|OUTPUT_LOGIC~4 (
// Equation(s):
// \U0|U1|OUTPUT_LOGIC~4_combout  = (\U0|U2|IR [2] & (\U0|U1|Equal7~0_combout  & \U0|U2|CCR_Result [0]))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U1|Equal7~0_combout ),
	.datac(\U0|U2|CCR_Result [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|OUTPUT_LOGIC~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|OUTPUT_LOGIC~4 .lut_mask = 16'h8080;
defparam \U0|U1|OUTPUT_LOGIC~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|CCR_Load~0 (
// Equation(s):
// \U0|U1|CCR_Load~0_combout  = (!\U0|U1|OUTPUT_LOGIC~4_combout  & ((\U0|U2|CCR_Result [3]) # ((!\U0|U1|Equal6~0_combout ) # (!\U0|U1|Equal7~1_combout ))))

	.dataa(\U0|U2|CCR_Result [3]),
	.datab(\U0|U1|Equal7~1_combout ),
	.datac(\U0|U1|Equal6~0_combout ),
	.datad(\U0|U1|OUTPUT_LOGIC~4_combout ),
	.cin(gnd),
	.combout(\U0|U1|CCR_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|CCR_Load~0 .lut_mask = 16'h00BF;
defparam \U0|U1|CCR_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|CCR_Load~1 (
// Equation(s):
// \U0|U1|CCR_Load~1_combout  = (\U0|U1|A_Load~5_combout  & (\U0|U1|CCR_Load~0_combout  & !\U0|U1|OUTPUT_LOGIC~5_combout ))

	.dataa(\U0|U1|A_Load~5_combout ),
	.datab(\U0|U1|CCR_Load~0_combout ),
	.datac(vcc),
	.datad(\U0|U1|OUTPUT_LOGIC~5_combout ),
	.cin(gnd),
	.combout(\U0|U1|CCR_Load~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|CCR_Load~1 .lut_mask = 16'h0088;
defparam \U0|U1|CCR_Load~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector1~0 (
// Equation(s):
// \U0|U1|Selector1~0_combout  = (\U0|U1|current_state.S_STA_DIR_7~regout ) # ((\U0|U1|current_state.S_DECODE_3~regout  & \U0|U1|CCR_Load~1_combout ))

	.dataa(\U0|U1|current_state.S_STA_DIR_7~regout ),
	.datab(\U0|U1|current_state.S_DECODE_3~regout ),
	.datac(\U0|U1|CCR_Load~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector1~0 .lut_mask = 16'hEAEA;
defparam \U0|U1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Bus1_Sel[0] (
// Equation(s):
// \U0|U1|Bus1_Sel [0] = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|Selector1~0_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|Bus1_Sel [0])))

	.dataa(vcc),
	.datab(\U0|U1|Selector1~0_combout ),
	.datac(\U0|U1|Bus1_Sel [0]),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|Bus1_Sel [0]),
	.cout());
// synopsys translate_off
defparam \U0|U1|Bus1_Sel[0] .lut_mask = 16'hCCF0;
defparam \U0|U1|Bus1_Sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux5~0 (
// Equation(s):
// \U0|U2|Mux5~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [2])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [2])))

	.dataa(\U0|U2|A [2]),
	.datab(\U0|U2|PC_uns [2]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux5~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux13~13 (
// Equation(s):
// \U0|U2|Mux13~13_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux13~12_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux5~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux13~12_combout ))

	.dataa(\U0|U2|Mux13~12_combout ),
	.datab(\U0|U2|Mux5~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux13~13 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|B[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux13~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [2]));

cycloneii_lcell_comb \U0|U2|U0|Add1~4 (
// Equation(s):
// \U0|U2|U0|Add1~4_combout  = ((\U0|U2|Mux5~0_combout  $ (\U0|U2|B [2] $ (\U0|U2|U0|Add1~3 )))) # (GND)
// \U0|U2|U0|Add1~5  = CARRY((\U0|U2|Mux5~0_combout  & (\U0|U2|B [2] & !\U0|U2|U0|Add1~3 )) # (!\U0|U2|Mux5~0_combout  & ((\U0|U2|B [2]) # (!\U0|U2|U0|Add1~3 ))))

	.dataa(\U0|U2|Mux5~0_combout ),
	.datab(\U0|U2|B [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~3 ),
	.combout(\U0|U2|U0|Add1~4_combout ),
	.cout(\U0|U2|U0|Add1~5 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~4 .lut_mask = 16'h964D;
defparam \U0|U2|U0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2]~3 (
// Equation(s):
// \U0|U2|U0|NZVC[2]~3_combout  = (\U0|U1|ALU_Sel [0] & (!\U0|U2|U0|Add1~0_combout  & (!\U0|U2|U0|Add1~2_combout  & !\U0|U2|U0|Add1~4_combout )))

	.dataa(\U0|U1|ALU_Sel [0]),
	.datab(\U0|U2|U0|Add1~0_combout ),
	.datac(\U0|U2|U0|Add1~2_combout ),
	.datad(\U0|U2|U0|Add1~4_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2]~3 .lut_mask = 16'h0002;
defparam \U0|U2|U0|NZVC[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add1~8 (
// Equation(s):
// \U0|U2|U0|Add1~8_combout  = ((\U0|U2|Mux3~0_combout  $ (\U0|U2|B [4] $ (\U0|U2|U0|Add1~7 )))) # (GND)
// \U0|U2|U0|Add1~9  = CARRY((\U0|U2|Mux3~0_combout  & (\U0|U2|B [4] & !\U0|U2|U0|Add1~7 )) # (!\U0|U2|Mux3~0_combout  & ((\U0|U2|B [4]) # (!\U0|U2|U0|Add1~7 ))))

	.dataa(\U0|U2|Mux3~0_combout ),
	.datab(\U0|U2|B [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~7 ),
	.combout(\U0|U2|U0|Add1~8_combout ),
	.cout(\U0|U2|U0|Add1~9 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~8 .lut_mask = 16'h964D;
defparam \U0|U2|U0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add1~10 (
// Equation(s):
// \U0|U2|U0|Add1~10_combout  = (\U0|U2|Mux2~0_combout  & ((\U0|U2|B [5] & (!\U0|U2|U0|Add1~9 )) # (!\U0|U2|B [5] & ((\U0|U2|U0|Add1~9 ) # (GND))))) # (!\U0|U2|Mux2~0_combout  & ((\U0|U2|B [5] & (\U0|U2|U0|Add1~9  & VCC)) # (!\U0|U2|B [5] & 
// (!\U0|U2|U0|Add1~9 ))))
// \U0|U2|U0|Add1~11  = CARRY((\U0|U2|Mux2~0_combout  & ((!\U0|U2|U0|Add1~9 ) # (!\U0|U2|B [5]))) # (!\U0|U2|Mux2~0_combout  & (!\U0|U2|B [5] & !\U0|U2|U0|Add1~9 )))

	.dataa(\U0|U2|Mux2~0_combout ),
	.datab(\U0|U2|B [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~9 ),
	.combout(\U0|U2|U0|Add1~10_combout ),
	.cout(\U0|U2|U0|Add1~11 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~10 .lut_mask = 16'h692B;
defparam \U0|U2|U0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|Add1~12 (
// Equation(s):
// \U0|U2|U0|Add1~12_combout  = ((\U0|U2|Mux1~0_combout  $ (\U0|U2|B [6] $ (\U0|U2|U0|Add1~11 )))) # (GND)
// \U0|U2|U0|Add1~13  = CARRY((\U0|U2|Mux1~0_combout  & (\U0|U2|B [6] & !\U0|U2|U0|Add1~11 )) # (!\U0|U2|Mux1~0_combout  & ((\U0|U2|B [6]) # (!\U0|U2|U0|Add1~11 ))))

	.dataa(\U0|U2|Mux1~0_combout ),
	.datab(\U0|U2|B [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|Add1~11 ),
	.combout(\U0|U2|U0|Add1~12_combout ),
	.cout(\U0|U2|U0|Add1~13 ));
// synopsys translate_off
defparam \U0|U2|U0|Add1~12 .lut_mask = 16'h964D;
defparam \U0|U2|U0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2]~4 (
// Equation(s):
// \U0|U2|U0|NZVC[2]~4_combout  = (!\U0|U2|U0|Add1~6_combout  & (!\U0|U2|U0|Add1~8_combout  & (!\U0|U2|U0|Add1~10_combout  & !\U0|U2|U0|Add1~12_combout )))

	.dataa(\U0|U2|U0|Add1~6_combout ),
	.datab(\U0|U2|U0|Add1~8_combout ),
	.datac(\U0|U2|U0|Add1~10_combout ),
	.datad(\U0|U2|U0|Add1~12_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2]~4 .lut_mask = 16'h0001;
defparam \U0|U2|U0|NZVC[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2]~5 (
// Equation(s):
// \U0|U2|U0|NZVC[2]~5_combout  = (\U0|U2|U0|NZVC[2]~2_combout ) # ((\U0|U2|U0|NZVC[2]~3_combout  & (\U0|U2|U0|NZVC[2]~4_combout  & !\U0|U2|U0|Add1~14_combout )))

	.dataa(\U0|U2|U0|NZVC[2]~2_combout ),
	.datab(\U0|U2|U0|NZVC[2]~3_combout ),
	.datac(\U0|U2|U0|NZVC[2]~4_combout ),
	.datad(\U0|U2|U0|Add1~14_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2]~5 .lut_mask = 16'hAAEA;
defparam \U0|U2|U0|NZVC[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[2] (
// Equation(s):
// \U0|U2|U0|NZVC [2] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|NZVC[2]~5_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|NZVC [2])))

	.dataa(vcc),
	.datab(\U0|U2|U0|NZVC[2]~5_combout ),
	.datac(\U0|U2|U0|NZVC [2]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC [2]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[2] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|NZVC[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|CCR_Result[2] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|U0|NZVC [2]),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|CCR_Result [2]));

cycloneii_lcell_comb \U0|U2|U0|LessThan0~1 (
// Equation(s):
// \U0|U2|U0|LessThan0~1_cout  = CARRY((!\U0|U2|B [0] & \U0|U2|Mux7~0_combout ))

	.dataa(\U0|U2|B [0]),
	.datab(\U0|U2|Mux7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~1_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~1 .lut_mask = 16'h0044;
defparam \U0|U2|U0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~3 (
// Equation(s):
// \U0|U2|U0|LessThan0~3_cout  = CARRY((\U0|U2|B [1] & ((!\U0|U2|U0|LessThan0~1_cout ) # (!\U0|U2|Mux6~0_combout ))) # (!\U0|U2|B [1] & (!\U0|U2|Mux6~0_combout  & !\U0|U2|U0|LessThan0~1_cout )))

	.dataa(\U0|U2|B [1]),
	.datab(\U0|U2|Mux6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~1_cout ),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~3_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~3 .lut_mask = 16'h002B;
defparam \U0|U2|U0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~5 (
// Equation(s):
// \U0|U2|U0|LessThan0~5_cout  = CARRY((\U0|U2|B [2] & (\U0|U2|Mux5~0_combout  & !\U0|U2|U0|LessThan0~3_cout )) # (!\U0|U2|B [2] & ((\U0|U2|Mux5~0_combout ) # (!\U0|U2|U0|LessThan0~3_cout ))))

	.dataa(\U0|U2|B [2]),
	.datab(\U0|U2|Mux5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~3_cout ),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~5_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~5 .lut_mask = 16'h004D;
defparam \U0|U2|U0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~7 (
// Equation(s):
// \U0|U2|U0|LessThan0~7_cout  = CARRY((\U0|U2|B [3] & ((!\U0|U2|U0|LessThan0~5_cout ) # (!\U0|U2|Mux4~0_combout ))) # (!\U0|U2|B [3] & (!\U0|U2|Mux4~0_combout  & !\U0|U2|U0|LessThan0~5_cout )))

	.dataa(\U0|U2|B [3]),
	.datab(\U0|U2|Mux4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~5_cout ),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~7_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~7 .lut_mask = 16'h002B;
defparam \U0|U2|U0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~9 (
// Equation(s):
// \U0|U2|U0|LessThan0~9_cout  = CARRY((\U0|U2|B [4] & (\U0|U2|Mux3~0_combout  & !\U0|U2|U0|LessThan0~7_cout )) # (!\U0|U2|B [4] & ((\U0|U2|Mux3~0_combout ) # (!\U0|U2|U0|LessThan0~7_cout ))))

	.dataa(\U0|U2|B [4]),
	.datab(\U0|U2|Mux3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~7_cout ),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~9_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~9 .lut_mask = 16'h004D;
defparam \U0|U2|U0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~11 (
// Equation(s):
// \U0|U2|U0|LessThan0~11_cout  = CARRY((\U0|U2|B [5] & ((!\U0|U2|U0|LessThan0~9_cout ) # (!\U0|U2|Mux2~0_combout ))) # (!\U0|U2|B [5] & (!\U0|U2|Mux2~0_combout  & !\U0|U2|U0|LessThan0~9_cout )))

	.dataa(\U0|U2|B [5]),
	.datab(\U0|U2|Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~9_cout ),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~11_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~11 .lut_mask = 16'h002B;
defparam \U0|U2|U0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~13 (
// Equation(s):
// \U0|U2|U0|LessThan0~13_cout  = CARRY((\U0|U2|B [6] & (\U0|U2|Mux1~0_combout  & !\U0|U2|U0|LessThan0~11_cout )) # (!\U0|U2|B [6] & ((\U0|U2|Mux1~0_combout ) # (!\U0|U2|U0|LessThan0~11_cout ))))

	.dataa(\U0|U2|B [6]),
	.datab(\U0|U2|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~11_cout ),
	.combout(),
	.cout(\U0|U2|U0|LessThan0~13_cout ));
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~13 .lut_mask = 16'h004D;
defparam \U0|U2|U0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|LessThan0~14 (
// Equation(s):
// \U0|U2|U0|LessThan0~14_combout  = (\U0|U2|B [7] & (\U0|U2|Mux0~0_combout  & \U0|U2|U0|LessThan0~13_cout )) # (!\U0|U2|B [7] & ((\U0|U2|Mux0~0_combout ) # (\U0|U2|U0|LessThan0~13_cout )))

	.dataa(\U0|U2|B [7]),
	.datab(\U0|U2|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\U0|U2|U0|LessThan0~13_cout ),
	.combout(\U0|U2|U0|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|LessThan0~14 .lut_mask = 16'hD4D4;
defparam \U0|U2|U0|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[1]~7 (
// Equation(s):
// \U0|U2|U0|NZVC[1]~7_combout  = (\U0|U2|U0|Add1~14_combout  & (!\U0|U2|B [7] & (\U0|U2|Mux0~0_combout  $ (\U0|U2|U0|LessThan0~14_combout )))) # (!\U0|U2|U0|Add1~14_combout  & (\U0|U2|B [7] & (\U0|U2|Mux0~0_combout  $ (!\U0|U2|U0|LessThan0~14_combout ))))

	.dataa(\U0|U2|U0|Add1~14_combout ),
	.datab(\U0|U2|Mux0~0_combout ),
	.datac(\U0|U2|B [7]),
	.datad(\U0|U2|U0|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[1]~7 .lut_mask = 16'h4218;
defparam \U0|U2|U0|NZVC[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[1]~8 (
// Equation(s):
// \U0|U2|U0|NZVC[1]~8_combout  = (\U0|U2|U0|NZVC[1]~6_combout ) # ((\U0|U1|ALU_Sel [0] & \U0|U2|U0|NZVC[1]~7_combout ))

	.dataa(\U0|U2|U0|NZVC[1]~6_combout ),
	.datab(\U0|U1|ALU_Sel [0]),
	.datac(\U0|U2|U0|NZVC[1]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[1]~8 .lut_mask = 16'hEAEA;
defparam \U0|U2|U0|NZVC[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|NZVC[1] (
// Equation(s):
// \U0|U2|U0|NZVC [1] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|NZVC[1]~8_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|NZVC [1])))

	.dataa(vcc),
	.datab(\U0|U2|U0|NZVC[1]~8_combout ),
	.datac(\U0|U2|U0|NZVC [1]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|NZVC [1]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|NZVC[1] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|NZVC[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|CCR_Result[1] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|U0|NZVC [1]),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|CCR_Result [1]));

cycloneii_lcell_comb \U0|U1|OUTPUT_LOGIC~2 (
// Equation(s):
// \U0|U1|OUTPUT_LOGIC~2_combout  = (!\U0|U2|IR [1] & (\U0|U2|IR [0] & !\U0|U2|IR [3]))

	.dataa(\U0|U2|IR [1]),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U2|IR [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|OUTPUT_LOGIC~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|OUTPUT_LOGIC~2 .lut_mask = 16'h0404;
defparam \U0|U1|OUTPUT_LOGIC~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|OUTPUT_LOGIC~3 (
// Equation(s):
// \U0|U1|OUTPUT_LOGIC~3_combout  = (\U0|U2|IR [2] & (\U0|U2|CCR_Result [1] & (\U0|U1|Equal6~1_combout  & \U0|U1|OUTPUT_LOGIC~2_combout )))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U2|CCR_Result [1]),
	.datac(\U0|U1|Equal6~1_combout ),
	.datad(\U0|U1|OUTPUT_LOGIC~2_combout ),
	.cin(gnd),
	.combout(\U0|U1|OUTPUT_LOGIC~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|OUTPUT_LOGIC~3 .lut_mask = 16'h8000;
defparam \U0|U1|OUTPUT_LOGIC~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector15~0 (
// Equation(s):
// \U0|U1|Selector15~0_combout  = (!\U0|U1|OUTPUT_LOGIC~3_combout  & ((\U0|U2|IR [2]) # ((!\U0|U1|Equal7~0_combout ) # (!\U0|U2|CCR_Result [2]))))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U2|CCR_Result [2]),
	.datac(\U0|U1|Equal7~0_combout ),
	.datad(\U0|U1|OUTPUT_LOGIC~3_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector15~0 .lut_mask = 16'h00BF;
defparam \U0|U1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal0~0 (
// Equation(s):
// \U0|U1|Equal0~0_combout  = (\U0|U2|IR [7] & (!\U0|U2|IR [6] & !\U0|U2|IR [5]))

	.dataa(\U0|U2|IR [7]),
	.datab(vcc),
	.datac(\U0|U2|IR [6]),
	.datad(\U0|U2|IR [5]),
	.cin(gnd),
	.combout(\U0|U1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal0~0 .lut_mask = 16'h000A;
defparam \U0|U1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal0~1 (
// Equation(s):
// \U0|U1|Equal0~1_combout  = (\U0|U2|IR [2] & (\U0|U2|IR [1] & (\U0|U1|Equal0~0_combout  & !\U0|U2|IR [3])))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U2|IR [1]),
	.datac(\U0|U1|Equal0~0_combout ),
	.datad(\U0|U2|IR [3]),
	.cin(gnd),
	.combout(\U0|U1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal0~1 .lut_mask = 16'h0080;
defparam \U0|U1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Equal6~2 (
// Equation(s):
// \U0|U1|Equal6~2_combout  = (\U0|U1|Equal6~1_combout  & (\U0|U1|Equal6~0_combout  & (!\U0|U2|IR [0] & !\U0|U2|IR [3])))

	.dataa(\U0|U1|Equal6~1_combout ),
	.datab(\U0|U1|Equal6~0_combout ),
	.datac(\U0|U2|IR [0]),
	.datad(\U0|U2|IR [3]),
	.cin(gnd),
	.combout(\U0|U1|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal6~2 .lut_mask = 16'h0008;
defparam \U0|U1|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~1 (
// Equation(s):
// \U0|U1|A_Load~1_combout  = (!\U0|U1|Equal6~2_combout  & (((\U0|U2|IR [0] & \U0|U2|IR [4])) # (!\U0|U1|Equal0~1_combout )))

	.dataa(\U0|U2|IR [0]),
	.datab(\U0|U2|IR [4]),
	.datac(\U0|U1|Equal0~1_combout ),
	.datad(\U0|U1|Equal6~2_combout ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~1 .lut_mask = 16'h008F;
defparam \U0|U1|A_Load~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~2 (
// Equation(s):
// \U0|U1|A_Load~2_combout  = (!\U0|U2|IR [3] & (\U0|U2|IR [0] & \U0|U1|Equal6~1_combout ))

	.dataa(\U0|U2|IR [3]),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|Equal6~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|A_Load~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~2 .lut_mask = 16'h4040;
defparam \U0|U1|A_Load~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~3 (
// Equation(s):
// \U0|U1|A_Load~3_combout  = (\U0|U2|IR [2] & ((\U0|U2|IR [1] & (\U0|U2|CCR_Result [0])) # (!\U0|U2|IR [1] & ((\U0|U2|CCR_Result [1]))))) # (!\U0|U2|IR [2] & (((\U0|U2|IR [1]))))

	.dataa(\U0|U2|CCR_Result [0]),
	.datab(\U0|U2|IR [2]),
	.datac(\U0|U2|IR [1]),
	.datad(\U0|U2|CCR_Result [1]),
	.cin(gnd),
	.combout(\U0|U1|A_Load~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~3 .lut_mask = 16'hBCB0;
defparam \U0|U1|A_Load~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~4 (
// Equation(s):
// \U0|U1|A_Load~4_combout  = ((\U0|U2|IR [2] & ((\U0|U1|A_Load~3_combout ))) # (!\U0|U2|IR [2] & ((\U0|U2|CCR_Result [2]) # (!\U0|U1|A_Load~3_combout )))) # (!\U0|U1|A_Load~2_combout )

	.dataa(\U0|U2|CCR_Result [2]),
	.datab(\U0|U1|A_Load~2_combout ),
	.datac(\U0|U2|IR [2]),
	.datad(\U0|U1|A_Load~3_combout ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~4 .lut_mask = 16'hFB3F;
defparam \U0|U1|A_Load~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|A_Load~5 (
// Equation(s):
// \U0|U1|A_Load~5_combout  = (\U0|U1|A_Load~0_combout  & (\U0|U1|Selector15~0_combout  & (\U0|U1|A_Load~1_combout  & \U0|U1|A_Load~4_combout )))

	.dataa(\U0|U1|A_Load~0_combout ),
	.datab(\U0|U1|Selector15~0_combout ),
	.datac(\U0|U1|A_Load~1_combout ),
	.datad(\U0|U1|A_Load~4_combout ),
	.cin(gnd),
	.combout(\U0|U1|A_Load~5_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|A_Load~5 .lut_mask = 16'h8000;
defparam \U0|U1|A_Load~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector11~2 (
// Equation(s):
// \U0|U1|Selector11~2_combout  = (\U0|U1|OUTPUT_LOGIC~5_combout  & (\U0|U1|A_Load~5_combout  & \U0|U1|CCR_Load~0_combout ))

	.dataa(\U0|U1|OUTPUT_LOGIC~5_combout ),
	.datab(\U0|U1|A_Load~5_combout ),
	.datac(\U0|U1|CCR_Load~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector11~2 .lut_mask = 16'h8080;
defparam \U0|U1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|PC_Inc~19 (
// Equation(s):
// \U0|U1|PC_Inc~19_combout  = (\U0|U1|PC_Inc~3_combout  & (\U0|U2|IR [2] & (!\U0|U2|IR [4] & \U0|U2|IR [0])))

	.dataa(\U0|U1|PC_Inc~3_combout ),
	.datab(\U0|U2|IR [2]),
	.datac(\U0|U2|IR [4]),
	.datad(\U0|U2|IR [0]),
	.cin(gnd),
	.combout(\U0|U1|PC_Inc~19_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|PC_Inc~19 .lut_mask = 16'h0800;
defparam \U0|U1|PC_Inc~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector11~3 (
// Equation(s):
// \U0|U1|Selector11~3_combout  = (\U0|U1|Selector11~1_combout ) # ((\U0|U1|current_state.S_DECODE_3~regout  & ((\U0|U1|Selector11~2_combout ) # (\U0|U1|PC_Inc~19_combout ))))

	.dataa(\U0|U1|Selector11~1_combout ),
	.datab(\U0|U1|current_state.S_DECODE_3~regout ),
	.datac(\U0|U1|Selector11~2_combout ),
	.datad(\U0|U1|PC_Inc~19_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector11~3 .lut_mask = 16'hEEEA;
defparam \U0|U1|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|PC_Inc (
// Equation(s):
// \U0|U1|PC_Inc~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|Selector11~3_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|PC_Inc~combout )))

	.dataa(vcc),
	.datab(\U0|U1|Selector11~3_combout ),
	.datac(\U0|U1|PC_Inc~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|PC_Inc~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|PC_Inc .lut_mask = 16'hCCF0;
defparam \U0|U1|PC_Inc .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|PC_uns[3]~10 (
// Equation(s):
// \U0|U2|PC_uns[3]~10_combout  = (\U0|U1|PC_Load~combout ) # (\U0|U1|PC_Inc~combout )

	.dataa(\U0|U1|PC_Load~combout ),
	.datab(\U0|U1|PC_Inc~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|PC_uns[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|PC_uns[3]~10 .lut_mask = 16'hEEEE;
defparam \U0|U2|PC_uns[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|PC_uns[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[1]~11_combout ),
	.sdata(\U0|U2|Mux14~13_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [1]));

cycloneii_lcell_comb \U0|U2|Mux6~0 (
// Equation(s):
// \U0|U2|Mux6~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [1])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [1])))

	.dataa(\U0|U2|A [1]),
	.datab(\U0|U2|PC_uns [1]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux6~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux14~13 (
// Equation(s):
// \U0|U2|Mux14~13_combout  = (\U0|U1|Bus2_Sel [0] & ((\U0|U1|Bus2_Sel [1] & (\U0|U2|Mux14~12_combout )) # (!\U0|U1|Bus2_Sel [1] & ((\U0|U2|Mux6~0_combout ))))) # (!\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux14~12_combout ))

	.dataa(\U0|U2|Mux14~12_combout ),
	.datab(\U0|U2|Mux6~0_combout ),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux14~13 .lut_mask = 16'hAACA;
defparam \U0|U2|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[1] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux14~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [1]));

cycloneii_lcell_comb \U0|U1|Equal16~0 (
// Equation(s):
// \U0|U1|Equal16~0_combout  = (\U0|U2|IR [2] & (\U0|U2|IR [1] & (\U0|U1|Equal11~0_combout  & !\U0|U2|IR [3])))

	.dataa(\U0|U2|IR [2]),
	.datab(\U0|U2|IR [1]),
	.datac(\U0|U1|Equal11~0_combout ),
	.datad(\U0|U2|IR [3]),
	.cin(gnd),
	.combout(\U0|U1|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Equal16~0 .lut_mask = 16'h0080;
defparam \U0|U1|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|IR_Load~0 (
// Equation(s):
// \U0|U1|IR_Load~0_combout  = (\U0|U1|Equal17~0_combout ) # ((\U0|U2|IR [0] & \U0|U1|Equal16~0_combout ))

	.dataa(\U0|U1|Equal17~0_combout ),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|Equal16~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U1|IR_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|IR_Load~0 .lut_mask = 16'hEAEA;
defparam \U0|U1|IR_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector0~0 (
// Equation(s):
// \U0|U1|Selector0~0_combout  = (\U0|U1|Equal16~1_combout ) # ((\U0|U1|IR_Load~0_combout ) # ((!\U0|U1|A_Load~7_combout ) # (!\U0|U1|current_state.S_DECODE_3~regout )))

	.dataa(\U0|U1|Equal16~1_combout ),
	.datab(\U0|U1|IR_Load~0_combout ),
	.datac(\U0|U1|current_state.S_DECODE_3~regout ),
	.datad(\U0|U1|A_Load~7_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector0~0 .lut_mask = 16'hEFFF;
defparam \U0|U1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_clkctrl \U0|U1|Selector0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\U0|U1|Selector0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|U1|Selector0~0clkctrl_outclk ));
// synopsys translate_off
defparam \U0|U1|Selector0~0clkctrl .clock_type = "global clock";
defparam \U0|U1|Selector0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|IR_Load (
// Equation(s):
// \U0|U1|IR_Load~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|current_state.S_FETCH_2~regout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|IR_Load~combout )))

	.dataa(vcc),
	.datab(\U0|U1|current_state.S_FETCH_2~regout ),
	.datac(\U0|U1|IR_Load~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|IR_Load~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|IR_Load .lut_mask = 16'hCCF0;
defparam \U0|U1|IR_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|IR[0] (
	.clk(\Clock~combout ),
	.datain(\U0|U2|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|IR [0]));

cycloneii_lcell_comb \U0|U1|Selector7~4 (
// Equation(s):
// \U0|U1|Selector7~4_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & (\U0|U1|A_Load~7_combout  & ((\U0|U2|IR [0]) # (!\U0|U1|Equal16~0_combout ))))

	.dataa(\U0|U1|Equal16~0_combout ),
	.datab(\U0|U2|IR [0]),
	.datac(\U0|U1|current_state.S_DECODE_3~regout ),
	.datad(\U0|U1|A_Load~7_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector7~4 .lut_mask = 16'hD000;
defparam \U0|U1|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|B_Load (
// Equation(s):
// \U0|U1|B_Load~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|Selector7~4_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|B_Load~combout )))

	.dataa(vcc),
	.datab(\U0|U1|Selector7~4_combout ),
	.datac(\U0|U1|B_Load~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|B_Load~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|B_Load .lut_mask = 16'hCCF0;
defparam \U0|U1|B_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|B[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|B [0]));

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[0]~0 (
// Equation(s):
// \U0|U2|U0|ALU_Result[0]~0_combout  = (\U0|U1|ALU_Sel [0] & (\U0|U2|U0|Add1~0_combout )) # (!\U0|U1|ALU_Sel [0] & ((\U0|U2|U0|Add0~0_combout )))

	.dataa(\U0|U2|U0|Add1~0_combout ),
	.datab(\U0|U2|U0|Add0~0_combout ),
	.datac(vcc),
	.datad(\U0|U1|ALU_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[0]~0 .lut_mask = 16'hAACC;
defparam \U0|U2|U0|ALU_Result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|U0|ALU_Result[0] (
// Equation(s):
// \U0|U2|U0|ALU_Result [0] = (GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & (\U0|U2|U0|ALU_Result[0]~0_combout )) # (!GLOBAL(\U0|U2|U0|Equal0~0clkctrl_outclk ) & ((\U0|U2|U0|ALU_Result [0])))

	.dataa(vcc),
	.datab(\U0|U2|U0|ALU_Result[0]~0_combout ),
	.datac(\U0|U2|U0|ALU_Result [0]),
	.datad(\U0|U2|U0|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U2|U0|ALU_Result [0]),
	.cout());
// synopsys translate_off
defparam \U0|U2|U0|ALU_Result[0] .lut_mask = 16'hCCF0;
defparam \U0|U2|U0|ALU_Result[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux15~1 (
// Equation(s):
// \U0|U2|Mux15~1_combout  = (!\U0|U1|Bus2_Sel [1] & ((\U0|U1|Bus2_Sel [0] & (\U0|U2|Mux7~0_combout )) # (!\U0|U1|Bus2_Sel [0] & ((\U0|U2|U0|ALU_Result [0])))))

	.dataa(\U0|U2|Mux7~0_combout ),
	.datab(\U0|U2|U0|ALU_Result [0]),
	.datac(\U0|U1|Bus2_Sel [0]),
	.datad(\U0|U1|Bus2_Sel [1]),
	.cin(gnd),
	.combout(\U0|U2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux15~1 .lut_mask = 16'h00AC;
defparam \U0|U2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector15~1 (
// Equation(s):
// \U0|U1|Selector15~1_combout  = (\U0|U1|current_state.S_DECODE_3~regout  & (\U0|U1|Selector15~0_combout  & (!\U0|U1|Selector11~2_combout  & !\U0|U1|PC_Inc~19_combout )))

	.dataa(\U0|U1|current_state.S_DECODE_3~regout ),
	.datab(\U0|U1|Selector15~0_combout ),
	.datac(\U0|U1|Selector11~2_combout ),
	.datad(\U0|U1|PC_Inc~19_combout ),
	.cin(gnd),
	.combout(\U0|U1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector15~1 .lut_mask = 16'h0008;
defparam \U0|U1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|Selector15~2 (
// Equation(s):
// \U0|U1|Selector15~2_combout  = (\U0|U1|current_state.S_LDA_DIR_6~regout ) # ((\U0|U1|current_state.S_STA_DIR_6~regout ) # ((\U0|U1|Selector15~1_combout ) # (!\U0|U1|current_state.S_FETCH_0~regout )))

	.dataa(\U0|U1|current_state.S_LDA_DIR_6~regout ),
	.datab(\U0|U1|current_state.S_STA_DIR_6~regout ),
	.datac(\U0|U1|Selector15~1_combout ),
	.datad(\U0|U1|current_state.S_FETCH_0~regout ),
	.cin(gnd),
	.combout(\U0|U1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|Selector15~2 .lut_mask = 16'hFEFF;
defparam \U0|U1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U1|MAR_Load (
// Equation(s):
// \U0|U1|MAR_Load~combout  = (GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & (\U0|U1|Selector15~2_combout )) # (!GLOBAL(\U0|U1|Selector0~0clkctrl_outclk ) & ((\U0|U1|MAR_Load~combout )))

	.dataa(vcc),
	.datab(\U0|U1|Selector15~2_combout ),
	.datac(\U0|U1|MAR_Load~combout ),
	.datad(\U0|U1|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\U0|U1|MAR_Load~combout ),
	.cout());
// synopsys translate_off
defparam \U0|U1|MAR_Load .lut_mask = 16'hCCF0;
defparam \U0|U1|MAR_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|MAR[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux10~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [5]));

cycloneii_lcell_comb \U1|U3|LessThan3~0 (
// Equation(s):
// \U1|U3|LessThan3~0_combout  = (\U0|U2|MAR [6] & \U0|U2|MAR [5])

	.dataa(\U0|U2|MAR [6]),
	.datab(\U0|U2|MAR [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U3|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|LessThan3~0 .lut_mask = 16'h8888;
defparam \U1|U3|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux8~0 (
// Equation(s):
// \U0|U2|Mux8~0_combout  = (\U0|U2|MAR [7] & (\U0|U1|Bus2_Sel [1] & !\U0|U1|Bus2_Sel [0]))

	.dataa(\U0|U2|MAR [7]),
	.datab(\U0|U1|Bus2_Sel [1]),
	.datac(vcc),
	.datad(\U0|U1|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux8~0 .lut_mask = 16'h0088;
defparam \U0|U2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|MAR[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [0]));

cycloneii_lcell_ff \U0|U2|MAR[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux12~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [3]));

cycloneii_io \port_in_06[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_06~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_06[0]));
// synopsys translate_off
defparam \port_in_06[0]~I .input_async_reset = "none";
defparam \port_in_06[0]~I .input_power_up = "low";
defparam \port_in_06[0]~I .input_register_mode = "none";
defparam \port_in_06[0]~I .input_sync_reset = "none";
defparam \port_in_06[0]~I .oe_async_reset = "none";
defparam \port_in_06[0]~I .oe_power_up = "low";
defparam \port_in_06[0]~I .oe_register_mode = "none";
defparam \port_in_06[0]~I .oe_sync_reset = "none";
defparam \port_in_06[0]~I .operation_mode = "input";
defparam \port_in_06[0]~I .output_async_reset = "none";
defparam \port_in_06[0]~I .output_power_up = "low";
defparam \port_in_06[0]~I .output_register_mode = "none";
defparam \port_in_06[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|MAR[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux13~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [2]));

cycloneii_io \port_in_02[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_02~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_02[0]));
// synopsys translate_off
defparam \port_in_02[0]~I .input_async_reset = "none";
defparam \port_in_02[0]~I .input_power_up = "low";
defparam \port_in_02[0]~I .input_register_mode = "none";
defparam \port_in_02[0]~I .input_sync_reset = "none";
defparam \port_in_02[0]~I .oe_async_reset = "none";
defparam \port_in_02[0]~I .oe_power_up = "low";
defparam \port_in_02[0]~I .oe_register_mode = "none";
defparam \port_in_02[0]~I .oe_sync_reset = "none";
defparam \port_in_02[0]~I .operation_mode = "input";
defparam \port_in_02[0]~I .output_async_reset = "none";
defparam \port_in_02[0]~I .output_power_up = "low";
defparam \port_in_02[0]~I .output_register_mode = "none";
defparam \port_in_02[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~2 (
// Equation(s):
// \U1|U3|data_out[0]~2_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_06~combout [0])) # (!\U0|U2|MAR [2] & ((\port_in_02~combout [0])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_06~combout [0]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_02~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~2 .lut_mask = 16'hE5E0;
defparam \U1|U3|data_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \port_in_14[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_14~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_14[0]));
// synopsys translate_off
defparam \port_in_14[0]~I .input_async_reset = "none";
defparam \port_in_14[0]~I .input_power_up = "low";
defparam \port_in_14[0]~I .input_register_mode = "none";
defparam \port_in_14[0]~I .input_sync_reset = "none";
defparam \port_in_14[0]~I .oe_async_reset = "none";
defparam \port_in_14[0]~I .oe_power_up = "low";
defparam \port_in_14[0]~I .oe_register_mode = "none";
defparam \port_in_14[0]~I .oe_sync_reset = "none";
defparam \port_in_14[0]~I .operation_mode = "input";
defparam \port_in_14[0]~I .output_async_reset = "none";
defparam \port_in_14[0]~I .output_power_up = "low";
defparam \port_in_14[0]~I .output_register_mode = "none";
defparam \port_in_14[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~3 (
// Equation(s):
// \U1|U3|data_out[0]~3_combout  = (\U0|U2|MAR [3] & ((\U1|U3|data_out[0]~2_combout  & ((\port_in_14~combout [0]))) # (!\U1|U3|data_out[0]~2_combout  & (\port_in_10~combout [0])))) # (!\U0|U2|MAR [3] & (((\U1|U3|data_out[0]~2_combout ))))

	.dataa(\port_in_10~combout [0]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U1|U3|data_out[0]~2_combout ),
	.datad(\port_in_14~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~3 .lut_mask = 16'hF838;
defparam \U1|U3|data_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|MAR[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux14~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [1]));

cycloneii_io \port_in_08[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_08~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_08[0]));
// synopsys translate_off
defparam \port_in_08[0]~I .input_async_reset = "none";
defparam \port_in_08[0]~I .input_power_up = "low";
defparam \port_in_08[0]~I .input_register_mode = "none";
defparam \port_in_08[0]~I .input_sync_reset = "none";
defparam \port_in_08[0]~I .oe_async_reset = "none";
defparam \port_in_08[0]~I .oe_power_up = "low";
defparam \port_in_08[0]~I .oe_register_mode = "none";
defparam \port_in_08[0]~I .oe_sync_reset = "none";
defparam \port_in_08[0]~I .operation_mode = "input";
defparam \port_in_08[0]~I .output_async_reset = "none";
defparam \port_in_08[0]~I .output_power_up = "low";
defparam \port_in_08[0]~I .output_register_mode = "none";
defparam \port_in_08[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_00[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_00~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_00[0]));
// synopsys translate_off
defparam \port_in_00[0]~I .input_async_reset = "none";
defparam \port_in_00[0]~I .input_power_up = "low";
defparam \port_in_00[0]~I .input_register_mode = "none";
defparam \port_in_00[0]~I .input_sync_reset = "none";
defparam \port_in_00[0]~I .oe_async_reset = "none";
defparam \port_in_00[0]~I .oe_power_up = "low";
defparam \port_in_00[0]~I .oe_register_mode = "none";
defparam \port_in_00[0]~I .oe_sync_reset = "none";
defparam \port_in_00[0]~I .operation_mode = "input";
defparam \port_in_00[0]~I .output_async_reset = "none";
defparam \port_in_00[0]~I .output_power_up = "low";
defparam \port_in_00[0]~I .output_register_mode = "none";
defparam \port_in_00[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~4 (
// Equation(s):
// \U1|U3|data_out[0]~4_combout  = (\U0|U2|MAR [2] & (((\U0|U2|MAR [3])))) # (!\U0|U2|MAR [2] & ((\U0|U2|MAR [3] & (\port_in_08~combout [0])) # (!\U0|U2|MAR [3] & ((\port_in_00~combout [0])))))

	.dataa(\U0|U2|MAR [2]),
	.datab(\port_in_08~combout [0]),
	.datac(\U0|U2|MAR [3]),
	.datad(\port_in_00~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~4 .lut_mask = 16'hE5E0;
defparam \U1|U3|data_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \port_in_12[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_12~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_12[0]));
// synopsys translate_off
defparam \port_in_12[0]~I .input_async_reset = "none";
defparam \port_in_12[0]~I .input_power_up = "low";
defparam \port_in_12[0]~I .input_register_mode = "none";
defparam \port_in_12[0]~I .input_sync_reset = "none";
defparam \port_in_12[0]~I .oe_async_reset = "none";
defparam \port_in_12[0]~I .oe_power_up = "low";
defparam \port_in_12[0]~I .oe_register_mode = "none";
defparam \port_in_12[0]~I .oe_sync_reset = "none";
defparam \port_in_12[0]~I .operation_mode = "input";
defparam \port_in_12[0]~I .output_async_reset = "none";
defparam \port_in_12[0]~I .output_power_up = "low";
defparam \port_in_12[0]~I .output_register_mode = "none";
defparam \port_in_12[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~5 (
// Equation(s):
// \U1|U3|data_out[0]~5_combout  = (\U0|U2|MAR [2] & ((\U1|U3|data_out[0]~4_combout  & ((\port_in_12~combout [0]))) # (!\U1|U3|data_out[0]~4_combout  & (\port_in_04~combout [0])))) # (!\U0|U2|MAR [2] & (((\U1|U3|data_out[0]~4_combout ))))

	.dataa(\port_in_04~combout [0]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U1|U3|data_out[0]~4_combout ),
	.datad(\port_in_12~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~5 .lut_mask = 16'hF838;
defparam \U1|U3|data_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~6 (
// Equation(s):
// \U1|U3|data_out[0]~6_combout  = (\U0|U2|MAR [0] & (((\U0|U2|MAR [1])))) # (!\U0|U2|MAR [0] & ((\U0|U2|MAR [1] & (\U1|U3|data_out[0]~3_combout )) # (!\U0|U2|MAR [1] & ((\U1|U3|data_out[0]~5_combout )))))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U1|U3|data_out[0]~3_combout ),
	.datac(\U0|U2|MAR [1]),
	.datad(\U1|U3|data_out[0]~5_combout ),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~6 .lut_mask = 16'hE5E0;
defparam \U1|U3|data_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \port_in_07[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_07~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_07[0]));
// synopsys translate_off
defparam \port_in_07[0]~I .input_async_reset = "none";
defparam \port_in_07[0]~I .input_power_up = "low";
defparam \port_in_07[0]~I .input_register_mode = "none";
defparam \port_in_07[0]~I .input_sync_reset = "none";
defparam \port_in_07[0]~I .oe_async_reset = "none";
defparam \port_in_07[0]~I .oe_power_up = "low";
defparam \port_in_07[0]~I .oe_register_mode = "none";
defparam \port_in_07[0]~I .oe_sync_reset = "none";
defparam \port_in_07[0]~I .operation_mode = "input";
defparam \port_in_07[0]~I .output_async_reset = "none";
defparam \port_in_07[0]~I .output_power_up = "low";
defparam \port_in_07[0]~I .output_register_mode = "none";
defparam \port_in_07[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_in_03[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_03~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_03[0]));
// synopsys translate_off
defparam \port_in_03[0]~I .input_async_reset = "none";
defparam \port_in_03[0]~I .input_power_up = "low";
defparam \port_in_03[0]~I .input_register_mode = "none";
defparam \port_in_03[0]~I .input_sync_reset = "none";
defparam \port_in_03[0]~I .oe_async_reset = "none";
defparam \port_in_03[0]~I .oe_power_up = "low";
defparam \port_in_03[0]~I .oe_register_mode = "none";
defparam \port_in_03[0]~I .oe_sync_reset = "none";
defparam \port_in_03[0]~I .operation_mode = "input";
defparam \port_in_03[0]~I .output_async_reset = "none";
defparam \port_in_03[0]~I .output_power_up = "low";
defparam \port_in_03[0]~I .output_register_mode = "none";
defparam \port_in_03[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~7 (
// Equation(s):
// \U1|U3|data_out[0]~7_combout  = (\U0|U2|MAR [3] & (((\U0|U2|MAR [2])))) # (!\U0|U2|MAR [3] & ((\U0|U2|MAR [2] & (\port_in_07~combout [0])) # (!\U0|U2|MAR [2] & ((\port_in_03~combout [0])))))

	.dataa(\U0|U2|MAR [3]),
	.datab(\port_in_07~combout [0]),
	.datac(\U0|U2|MAR [2]),
	.datad(\port_in_03~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~7 .lut_mask = 16'hE5E0;
defparam \U1|U3|data_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \port_in_15[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\port_in_15~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_in_15[0]));
// synopsys translate_off
defparam \port_in_15[0]~I .input_async_reset = "none";
defparam \port_in_15[0]~I .input_power_up = "low";
defparam \port_in_15[0]~I .input_register_mode = "none";
defparam \port_in_15[0]~I .input_sync_reset = "none";
defparam \port_in_15[0]~I .oe_async_reset = "none";
defparam \port_in_15[0]~I .oe_power_up = "low";
defparam \port_in_15[0]~I .oe_register_mode = "none";
defparam \port_in_15[0]~I .oe_sync_reset = "none";
defparam \port_in_15[0]~I .operation_mode = "input";
defparam \port_in_15[0]~I .output_async_reset = "none";
defparam \port_in_15[0]~I .output_power_up = "low";
defparam \port_in_15[0]~I .output_register_mode = "none";
defparam \port_in_15[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~8 (
// Equation(s):
// \U1|U3|data_out[0]~8_combout  = (\U0|U2|MAR [3] & ((\U1|U3|data_out[0]~7_combout  & ((\port_in_15~combout [0]))) # (!\U1|U3|data_out[0]~7_combout  & (\port_in_11~combout [0])))) # (!\U0|U2|MAR [3] & (((\U1|U3|data_out[0]~7_combout ))))

	.dataa(\port_in_11~combout [0]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U1|U3|data_out[0]~7_combout ),
	.datad(\port_in_15~combout [0]),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~8 .lut_mask = 16'hF838;
defparam \U1|U3|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U3|data_out[0]~9 (
// Equation(s):
// \U1|U3|data_out[0]~9_combout  = (\U0|U2|MAR [0] & ((\U1|U3|data_out[0]~6_combout  & ((\U1|U3|data_out[0]~8_combout ))) # (!\U1|U3|data_out[0]~6_combout  & (\U1|U3|data_out[0]~1_combout )))) # (!\U0|U2|MAR [0] & (((\U1|U3|data_out[0]~6_combout ))))

	.dataa(\U1|U3|data_out[0]~1_combout ),
	.datab(\U0|U2|MAR [0]),
	.datac(\U1|U3|data_out[0]~6_combout ),
	.datad(\U1|U3|data_out[0]~8_combout ),
	.cin(gnd),
	.combout(\U1|U3|data_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U3|data_out[0]~9 .lut_mask = 16'hF838;
defparam \U1|U3|data_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux15~2 (
// Equation(s):
// \U0|U2|Mux15~2_combout  = (\U0|U2|MAR [4] & (\U1|U3|LessThan3~0_combout  & (\U0|U2|Mux8~0_combout  & \U1|U3|data_out[0]~9_combout )))

	.dataa(\U0|U2|MAR [4]),
	.datab(\U1|U3|LessThan3~0_combout ),
	.datac(\U0|U2|Mux8~0_combout ),
	.datad(\U1|U3|data_out[0]~9_combout ),
	.cin(gnd),
	.combout(\U0|U2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux15~2 .lut_mask = 16'h8000;
defparam \U0|U2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U0|U2|Mux15~3 (
// Equation(s):
// \U0|U2|Mux15~3_combout  = (\U0|U2|Mux15~0_combout ) # ((\U0|U2|Mux15~1_combout ) # (\U0|U2|Mux15~2_combout ))

	.dataa(\U0|U2|Mux15~0_combout ),
	.datab(\U0|U2|Mux15~1_combout ),
	.datac(\U0|U2|Mux15~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\U0|U2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux15~3 .lut_mask = 16'hFEFE;
defparam \U0|U2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|PC_uns[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|PC_uns[0]~8_combout ),
	.sdata(\U0|U2|Mux15~3_combout ),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\U0|U1|PC_Load~combout ),
	.ena(\U0|U2|PC_uns[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|PC_uns [0]));

cycloneii_lcell_comb \U0|U2|Mux7~0 (
// Equation(s):
// \U0|U2|Mux7~0_combout  = (\U0|U1|Bus1_Sel [0] & (\U0|U2|A [0])) # (!\U0|U1|Bus1_Sel [0] & ((\U0|U2|PC_uns [0])))

	.dataa(\U0|U2|A [0]),
	.datab(\U0|U2|PC_uns [0]),
	.datac(vcc),
	.datad(\U0|U1|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\U0|U2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U0|U2|Mux7~0 .lut_mask = 16'hAACC;
defparam \U0|U2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U0|U2|MAR[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux8~16_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [7]));

cycloneii_lcell_ff \U0|U2|MAR[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux11~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [4]));

cycloneii_lcell_comb \U1|U2|U0~0 (
// Equation(s):
// \U1|U2|U0~0_combout  = (\U0|U1|write~combout  & (\U0|U2|MAR [7] & (\U0|U2|MAR [5] & !\U0|U2|MAR [4])))

	.dataa(\U0|U1|write~combout ),
	.datab(\U0|U2|MAR [7]),
	.datac(\U0|U2|MAR [5]),
	.datad(\U0|U2|MAR [4]),
	.cin(gnd),
	.combout(\U1|U2|U0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U0~0 .lut_mask = 16'h0080;
defparam \U1|U2|U0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U0~1 (
// Equation(s):
// \U1|U2|U0~1_combout  = (!\U0|U2|MAR [0] & (!\U0|U2|MAR [2] & !\U0|U2|MAR [1]))

	.dataa(vcc),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U2|U0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U0~1 .lut_mask = 16'h0003;
defparam \U1|U2|U0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U0~2 (
// Equation(s):
// \U1|U2|U0~2_combout  = (\U0|U2|MAR [6] & (\U1|U2|U0~0_combout  & (\U1|U2|U0~1_combout  & !\U0|U2|MAR [3])))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U1|U2|U0~0_combout ),
	.datac(\U1|U2|U0~1_combout ),
	.datad(\U0|U2|MAR [3]),
	.cin(gnd),
	.combout(\U1|U2|U0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U0~2 .lut_mask = 16'h0080;
defparam \U1|U2|U0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_00[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_00[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_00[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_00[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_00[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_00[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_00[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_00[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_00 [7]));

cycloneii_lcell_comb \U1|U2|U0~3 (
// Equation(s):
// \U1|U2|U0~3_combout  = (\U0|U2|MAR [6] & (\U1|U2|U0~0_combout  & !\U0|U2|MAR [3]))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U1|U2|U0~0_combout ),
	.datac(vcc),
	.datad(\U0|U2|MAR [3]),
	.cin(gnd),
	.combout(\U1|U2|U0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U0~3 .lut_mask = 16'h0088;
defparam \U1|U2|U0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U1~3 (
// Equation(s):
// \U1|U2|U1~3_combout  = (!\U0|U2|MAR [2] & (!\U0|U2|MAR [1] & (\U1|U2|U0~3_combout  & \U0|U2|MAR [0])))

	.dataa(\U0|U2|MAR [2]),
	.datab(\U0|U2|MAR [1]),
	.datac(\U1|U2|U0~3_combout ),
	.datad(\U0|U2|MAR [0]),
	.cin(gnd),
	.combout(\U1|U2|U1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U1~3 .lut_mask = 16'h1000;
defparam \U1|U2|U1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_01[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_01[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_01[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_01[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_01[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_01[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_01[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_01[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_01 [7]));

cycloneii_lcell_comb \U1|U2|U2~0 (
// Equation(s):
// \U1|U2|U2~0_combout  = (\U1|U2|U0~3_combout  & (\U0|U2|MAR [1] & (!\U0|U2|MAR [0] & !\U0|U2|MAR [2])))

	.dataa(\U1|U2|U0~3_combout ),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|MAR [0]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U2|U2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U2~0 .lut_mask = 16'h0008;
defparam \U1|U2|U2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_02[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_02[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_02[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_02[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_02[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_02[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_02[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_02[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_02 [7]));

cycloneii_lcell_comb \U1|U2|U3~0 (
// Equation(s):
// \U1|U2|U3~0_combout  = (\U1|U2|U0~3_combout  & (\U0|U2|MAR [0] & (\U0|U2|MAR [1] & !\U0|U2|MAR [2])))

	.dataa(\U1|U2|U0~3_combout ),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|MAR [1]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U2|U3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U3~0 .lut_mask = 16'h0080;
defparam \U1|U2|U3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_03[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_03[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_03[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_03[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_03[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_03[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_03[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_03[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_03 [7]));

cycloneii_lcell_comb \U1|U2|U4~0 (
// Equation(s):
// \U1|U2|U4~0_combout  = (\U1|U2|U0~3_combout  & (\U0|U2|MAR [2] & (!\U0|U2|MAR [0] & !\U0|U2|MAR [1])))

	.dataa(\U1|U2|U0~3_combout ),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|MAR [0]),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U2|U4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U4~0 .lut_mask = 16'h0008;
defparam \U1|U2|U4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_04[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_04[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_04[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_04[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_04[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_04[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_04[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_04[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_04 [7]));

cycloneii_lcell_comb \U1|U2|U5~0 (
// Equation(s):
// \U1|U2|U5~0_combout  = (\U1|U2|U0~3_combout  & (\U0|U2|MAR [0] & (\U0|U2|MAR [2] & !\U0|U2|MAR [1])))

	.dataa(\U1|U2|U0~3_combout ),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U2|U5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U5~0 .lut_mask = 16'h0080;
defparam \U1|U2|U5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_05[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_05[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_05[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_05[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_05[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_05[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_05[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_05[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_05 [7]));

cycloneii_lcell_comb \U1|U2|U6~0 (
// Equation(s):
// \U1|U2|U6~0_combout  = (\U1|U2|U0~3_combout  & (\U0|U2|MAR [2] & (\U0|U2|MAR [1] & !\U0|U2|MAR [0])))

	.dataa(\U1|U2|U0~3_combout ),
	.datab(\U0|U2|MAR [2]),
	.datac(\U0|U2|MAR [1]),
	.datad(\U0|U2|MAR [0]),
	.cin(gnd),
	.combout(\U1|U2|U6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U6~0 .lut_mask = 16'h0080;
defparam \U1|U2|U6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_06[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_06[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_06[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_06[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_06[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_06[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_06[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_06[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_06 [7]));

cycloneii_lcell_comb \U1|U2|U7~0 (
// Equation(s):
// \U1|U2|U7~0_combout  = (\U1|U2|U0~3_combout  & (\U0|U2|MAR [0] & (\U0|U2|MAR [2] & \U0|U2|MAR [1])))

	.dataa(\U1|U2|U0~3_combout ),
	.datab(\U0|U2|MAR [0]),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U2|U7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U7~0 .lut_mask = 16'h8000;
defparam \U1|U2|U7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_07[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_07[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_07[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_07[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_07[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_07[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_07[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_07[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_07 [7]));

cycloneii_lcell_comb \U1|U2|U8~1 (
// Equation(s):
// \U1|U2|U8~1_combout  = (\U1|U2|U8~0_combout  & !\U0|U2|MAR [0])

	.dataa(\U1|U2|U8~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\U0|U2|MAR [0]),
	.cin(gnd),
	.combout(\U1|U2|U8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U8~1 .lut_mask = 16'h00AA;
defparam \U1|U2|U8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_08[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_08[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_08[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_08[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_08[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_08[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_08[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_08[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_08 [7]));

cycloneii_lcell_comb \U1|U2|U1~2 (
// Equation(s):
// \U1|U2|U1~2_combout  = (!\U0|U2|MAR [2] & !\U0|U2|MAR [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\U0|U2|MAR [2]),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U2|U1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U1~2 .lut_mask = 16'h000F;
defparam \U1|U2|U1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U8~0 (
// Equation(s):
// \U1|U2|U8~0_combout  = (\U0|U2|MAR [6] & (\U0|U2|MAR [3] & (\U1|U2|U0~0_combout  & \U1|U2|U1~2_combout )))

	.dataa(\U0|U2|MAR [6]),
	.datab(\U0|U2|MAR [3]),
	.datac(\U1|U2|U0~0_combout ),
	.datad(\U1|U2|U1~2_combout ),
	.cin(gnd),
	.combout(\U1|U2|U8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U8~0 .lut_mask = 16'h8000;
defparam \U1|U2|U8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U9~0 (
// Equation(s):
// \U1|U2|U9~0_combout  = (\U0|U2|MAR [0] & \U1|U2|U8~0_combout )

	.dataa(\U0|U2|MAR [0]),
	.datab(\U1|U2|U8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|U2|U9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U9~0 .lut_mask = 16'h8888;
defparam \U1|U2|U9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_09[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_09[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_09[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_09[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_09[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_09[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_09[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_09[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_09 [7]));

cycloneii_lcell_ff \U0|U2|MAR[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux9~13_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|U1|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U0|U2|MAR [6]));

cycloneii_lcell_comb \U1|U2|U10~0 (
// Equation(s):
// \U1|U2|U10~0_combout  = (\U1|U2|U11~0_combout  & (!\U0|U2|MAR [6] & (!\U0|U2|MAR [0] & !\U0|U2|MAR [2])))

	.dataa(\U1|U2|U11~0_combout ),
	.datab(\U0|U2|MAR [6]),
	.datac(\U0|U2|MAR [0]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U2|U10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U10~0 .lut_mask = 16'h0002;
defparam \U1|U2|U10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_10[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_10[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_10[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_10[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_10[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_10[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_10[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_10[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_10 [7]));

cycloneii_lcell_comb \U1|U2|U11~0 (
// Equation(s):
// \U1|U2|U11~0_combout  = (\U1|U2|U0~0_combout  & (!\U0|U2|MAR [3] & !\U0|U2|MAR [1]))

	.dataa(\U1|U2|U0~0_combout ),
	.datab(vcc),
	.datac(\U0|U2|MAR [3]),
	.datad(\U0|U2|MAR [1]),
	.cin(gnd),
	.combout(\U1|U2|U11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U11~0 .lut_mask = 16'h000A;
defparam \U1|U2|U11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U11~1 (
// Equation(s):
// \U1|U2|U11~1_combout  = (\U0|U2|MAR [0] & (\U1|U2|U11~0_combout  & (!\U0|U2|MAR [6] & !\U0|U2|MAR [2])))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U1|U2|U11~0_combout ),
	.datac(\U0|U2|MAR [6]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U2|U11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U11~1 .lut_mask = 16'h0008;
defparam \U1|U2|U11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_11[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_11[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_11[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_11[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_11[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_11[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_11[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_11[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_11 [7]));

cycloneii_lcell_comb \U1|U2|U12~1 (
// Equation(s):
// \U1|U2|U12~1_combout  = (\U1|U2|U12~0_combout  & (!\U0|U2|MAR [6] & !\U0|U2|MAR [0]))

	.dataa(\U1|U2|U12~0_combout ),
	.datab(vcc),
	.datac(\U0|U2|MAR [6]),
	.datad(\U0|U2|MAR [0]),
	.cin(gnd),
	.combout(\U1|U2|U12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U12~1 .lut_mask = 16'h000A;
defparam \U1|U2|U12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_12[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_12[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_12[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_12[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_12[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_12[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_12[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_12[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_12 [7]));

cycloneii_lcell_comb \U1|U2|U12~0 (
// Equation(s):
// \U1|U2|U12~0_combout  = (\U1|U2|U0~0_combout  & (\U0|U2|MAR [1] & (!\U0|U2|MAR [3] & !\U0|U2|MAR [2])))

	.dataa(\U1|U2|U0~0_combout ),
	.datab(\U0|U2|MAR [1]),
	.datac(\U0|U2|MAR [3]),
	.datad(\U0|U2|MAR [2]),
	.cin(gnd),
	.combout(\U1|U2|U12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U12~0 .lut_mask = 16'h0008;
defparam \U1|U2|U12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \U1|U2|U13~0 (
// Equation(s):
// \U1|U2|U13~0_combout  = (\U0|U2|MAR [0] & (\U1|U2|U12~0_combout  & !\U0|U2|MAR [6]))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U1|U2|U12~0_combout ),
	.datac(vcc),
	.datad(\U0|U2|MAR [6]),
	.cin(gnd),
	.combout(\U1|U2|U13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U13~0 .lut_mask = 16'h0088;
defparam \U1|U2|U13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_13[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_13[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_13[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_13[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_13[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_13[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_13[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_13[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_13 [7]));

cycloneii_lcell_comb \U1|U2|U14~0 (
// Equation(s):
// \U1|U2|U14~0_combout  = (\U0|U2|MAR [2] & (\U1|U2|U11~0_combout  & (!\U0|U2|MAR [6] & !\U0|U2|MAR [0])))

	.dataa(\U0|U2|MAR [2]),
	.datab(\U1|U2|U11~0_combout ),
	.datac(\U0|U2|MAR [6]),
	.datad(\U0|U2|MAR [0]),
	.cin(gnd),
	.combout(\U1|U2|U14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U14~0 .lut_mask = 16'h0008;
defparam \U1|U2|U14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_14[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_14[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_14[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_14[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_14[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_14[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_14[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_14[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_14 [7]));

cycloneii_lcell_comb \U1|U2|U15~0 (
// Equation(s):
// \U1|U2|U15~0_combout  = (\U0|U2|MAR [0] & (\U0|U2|MAR [2] & (\U1|U2|U11~0_combout  & !\U0|U2|MAR [6])))

	.dataa(\U0|U2|MAR [0]),
	.datab(\U0|U2|MAR [2]),
	.datac(\U1|U2|U11~0_combout ),
	.datad(\U0|U2|MAR [6]),
	.cin(gnd),
	.combout(\U1|U2|U15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|U2|U15~0 .lut_mask = 16'h0080;
defparam \U1|U2|U15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \U1|U2|port_Out_15[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [0]));

cycloneii_lcell_ff \U1|U2|port_Out_15[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [1]));

cycloneii_lcell_ff \U1|U2|port_Out_15[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [2]));

cycloneii_lcell_ff \U1|U2|port_Out_15[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [3]));

cycloneii_lcell_ff \U1|U2|port_Out_15[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [4]));

cycloneii_lcell_ff \U1|U2|port_Out_15[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [5]));

cycloneii_lcell_ff \U1|U2|port_Out_15[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [6]));

cycloneii_lcell_ff \U1|U2|port_Out_15[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\U0|U2|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|U2|U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\U1|U2|port_Out_15 [7]));

cycloneii_io \port_out_00[0]~I (
	.datain(\U1|U2|port_Out_00 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[0]));
// synopsys translate_off
defparam \port_out_00[0]~I .input_async_reset = "none";
defparam \port_out_00[0]~I .input_power_up = "low";
defparam \port_out_00[0]~I .input_register_mode = "none";
defparam \port_out_00[0]~I .input_sync_reset = "none";
defparam \port_out_00[0]~I .oe_async_reset = "none";
defparam \port_out_00[0]~I .oe_power_up = "low";
defparam \port_out_00[0]~I .oe_register_mode = "none";
defparam \port_out_00[0]~I .oe_sync_reset = "none";
defparam \port_out_00[0]~I .operation_mode = "output";
defparam \port_out_00[0]~I .output_async_reset = "none";
defparam \port_out_00[0]~I .output_power_up = "low";
defparam \port_out_00[0]~I .output_register_mode = "none";
defparam \port_out_00[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[1]~I (
	.datain(\U1|U2|port_Out_00 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[1]));
// synopsys translate_off
defparam \port_out_00[1]~I .input_async_reset = "none";
defparam \port_out_00[1]~I .input_power_up = "low";
defparam \port_out_00[1]~I .input_register_mode = "none";
defparam \port_out_00[1]~I .input_sync_reset = "none";
defparam \port_out_00[1]~I .oe_async_reset = "none";
defparam \port_out_00[1]~I .oe_power_up = "low";
defparam \port_out_00[1]~I .oe_register_mode = "none";
defparam \port_out_00[1]~I .oe_sync_reset = "none";
defparam \port_out_00[1]~I .operation_mode = "output";
defparam \port_out_00[1]~I .output_async_reset = "none";
defparam \port_out_00[1]~I .output_power_up = "low";
defparam \port_out_00[1]~I .output_register_mode = "none";
defparam \port_out_00[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[2]~I (
	.datain(\U1|U2|port_Out_00 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[2]));
// synopsys translate_off
defparam \port_out_00[2]~I .input_async_reset = "none";
defparam \port_out_00[2]~I .input_power_up = "low";
defparam \port_out_00[2]~I .input_register_mode = "none";
defparam \port_out_00[2]~I .input_sync_reset = "none";
defparam \port_out_00[2]~I .oe_async_reset = "none";
defparam \port_out_00[2]~I .oe_power_up = "low";
defparam \port_out_00[2]~I .oe_register_mode = "none";
defparam \port_out_00[2]~I .oe_sync_reset = "none";
defparam \port_out_00[2]~I .operation_mode = "output";
defparam \port_out_00[2]~I .output_async_reset = "none";
defparam \port_out_00[2]~I .output_power_up = "low";
defparam \port_out_00[2]~I .output_register_mode = "none";
defparam \port_out_00[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[3]~I (
	.datain(\U1|U2|port_Out_00 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[3]));
// synopsys translate_off
defparam \port_out_00[3]~I .input_async_reset = "none";
defparam \port_out_00[3]~I .input_power_up = "low";
defparam \port_out_00[3]~I .input_register_mode = "none";
defparam \port_out_00[3]~I .input_sync_reset = "none";
defparam \port_out_00[3]~I .oe_async_reset = "none";
defparam \port_out_00[3]~I .oe_power_up = "low";
defparam \port_out_00[3]~I .oe_register_mode = "none";
defparam \port_out_00[3]~I .oe_sync_reset = "none";
defparam \port_out_00[3]~I .operation_mode = "output";
defparam \port_out_00[3]~I .output_async_reset = "none";
defparam \port_out_00[3]~I .output_power_up = "low";
defparam \port_out_00[3]~I .output_register_mode = "none";
defparam \port_out_00[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[4]~I (
	.datain(\U1|U2|port_Out_00 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[4]));
// synopsys translate_off
defparam \port_out_00[4]~I .input_async_reset = "none";
defparam \port_out_00[4]~I .input_power_up = "low";
defparam \port_out_00[4]~I .input_register_mode = "none";
defparam \port_out_00[4]~I .input_sync_reset = "none";
defparam \port_out_00[4]~I .oe_async_reset = "none";
defparam \port_out_00[4]~I .oe_power_up = "low";
defparam \port_out_00[4]~I .oe_register_mode = "none";
defparam \port_out_00[4]~I .oe_sync_reset = "none";
defparam \port_out_00[4]~I .operation_mode = "output";
defparam \port_out_00[4]~I .output_async_reset = "none";
defparam \port_out_00[4]~I .output_power_up = "low";
defparam \port_out_00[4]~I .output_register_mode = "none";
defparam \port_out_00[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[5]~I (
	.datain(\U1|U2|port_Out_00 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[5]));
// synopsys translate_off
defparam \port_out_00[5]~I .input_async_reset = "none";
defparam \port_out_00[5]~I .input_power_up = "low";
defparam \port_out_00[5]~I .input_register_mode = "none";
defparam \port_out_00[5]~I .input_sync_reset = "none";
defparam \port_out_00[5]~I .oe_async_reset = "none";
defparam \port_out_00[5]~I .oe_power_up = "low";
defparam \port_out_00[5]~I .oe_register_mode = "none";
defparam \port_out_00[5]~I .oe_sync_reset = "none";
defparam \port_out_00[5]~I .operation_mode = "output";
defparam \port_out_00[5]~I .output_async_reset = "none";
defparam \port_out_00[5]~I .output_power_up = "low";
defparam \port_out_00[5]~I .output_register_mode = "none";
defparam \port_out_00[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[6]~I (
	.datain(\U1|U2|port_Out_00 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[6]));
// synopsys translate_off
defparam \port_out_00[6]~I .input_async_reset = "none";
defparam \port_out_00[6]~I .input_power_up = "low";
defparam \port_out_00[6]~I .input_register_mode = "none";
defparam \port_out_00[6]~I .input_sync_reset = "none";
defparam \port_out_00[6]~I .oe_async_reset = "none";
defparam \port_out_00[6]~I .oe_power_up = "low";
defparam \port_out_00[6]~I .oe_register_mode = "none";
defparam \port_out_00[6]~I .oe_sync_reset = "none";
defparam \port_out_00[6]~I .operation_mode = "output";
defparam \port_out_00[6]~I .output_async_reset = "none";
defparam \port_out_00[6]~I .output_power_up = "low";
defparam \port_out_00[6]~I .output_register_mode = "none";
defparam \port_out_00[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_00[7]~I (
	.datain(\U1|U2|port_Out_00 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_00[7]));
// synopsys translate_off
defparam \port_out_00[7]~I .input_async_reset = "none";
defparam \port_out_00[7]~I .input_power_up = "low";
defparam \port_out_00[7]~I .input_register_mode = "none";
defparam \port_out_00[7]~I .input_sync_reset = "none";
defparam \port_out_00[7]~I .oe_async_reset = "none";
defparam \port_out_00[7]~I .oe_power_up = "low";
defparam \port_out_00[7]~I .oe_register_mode = "none";
defparam \port_out_00[7]~I .oe_sync_reset = "none";
defparam \port_out_00[7]~I .operation_mode = "output";
defparam \port_out_00[7]~I .output_async_reset = "none";
defparam \port_out_00[7]~I .output_power_up = "low";
defparam \port_out_00[7]~I .output_register_mode = "none";
defparam \port_out_00[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[0]~I (
	.datain(\U1|U2|port_Out_01 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[0]));
// synopsys translate_off
defparam \port_out_01[0]~I .input_async_reset = "none";
defparam \port_out_01[0]~I .input_power_up = "low";
defparam \port_out_01[0]~I .input_register_mode = "none";
defparam \port_out_01[0]~I .input_sync_reset = "none";
defparam \port_out_01[0]~I .oe_async_reset = "none";
defparam \port_out_01[0]~I .oe_power_up = "low";
defparam \port_out_01[0]~I .oe_register_mode = "none";
defparam \port_out_01[0]~I .oe_sync_reset = "none";
defparam \port_out_01[0]~I .operation_mode = "output";
defparam \port_out_01[0]~I .output_async_reset = "none";
defparam \port_out_01[0]~I .output_power_up = "low";
defparam \port_out_01[0]~I .output_register_mode = "none";
defparam \port_out_01[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[1]~I (
	.datain(\U1|U2|port_Out_01 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[1]));
// synopsys translate_off
defparam \port_out_01[1]~I .input_async_reset = "none";
defparam \port_out_01[1]~I .input_power_up = "low";
defparam \port_out_01[1]~I .input_register_mode = "none";
defparam \port_out_01[1]~I .input_sync_reset = "none";
defparam \port_out_01[1]~I .oe_async_reset = "none";
defparam \port_out_01[1]~I .oe_power_up = "low";
defparam \port_out_01[1]~I .oe_register_mode = "none";
defparam \port_out_01[1]~I .oe_sync_reset = "none";
defparam \port_out_01[1]~I .operation_mode = "output";
defparam \port_out_01[1]~I .output_async_reset = "none";
defparam \port_out_01[1]~I .output_power_up = "low";
defparam \port_out_01[1]~I .output_register_mode = "none";
defparam \port_out_01[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[2]~I (
	.datain(\U1|U2|port_Out_01 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[2]));
// synopsys translate_off
defparam \port_out_01[2]~I .input_async_reset = "none";
defparam \port_out_01[2]~I .input_power_up = "low";
defparam \port_out_01[2]~I .input_register_mode = "none";
defparam \port_out_01[2]~I .input_sync_reset = "none";
defparam \port_out_01[2]~I .oe_async_reset = "none";
defparam \port_out_01[2]~I .oe_power_up = "low";
defparam \port_out_01[2]~I .oe_register_mode = "none";
defparam \port_out_01[2]~I .oe_sync_reset = "none";
defparam \port_out_01[2]~I .operation_mode = "output";
defparam \port_out_01[2]~I .output_async_reset = "none";
defparam \port_out_01[2]~I .output_power_up = "low";
defparam \port_out_01[2]~I .output_register_mode = "none";
defparam \port_out_01[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[3]~I (
	.datain(\U1|U2|port_Out_01 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[3]));
// synopsys translate_off
defparam \port_out_01[3]~I .input_async_reset = "none";
defparam \port_out_01[3]~I .input_power_up = "low";
defparam \port_out_01[3]~I .input_register_mode = "none";
defparam \port_out_01[3]~I .input_sync_reset = "none";
defparam \port_out_01[3]~I .oe_async_reset = "none";
defparam \port_out_01[3]~I .oe_power_up = "low";
defparam \port_out_01[3]~I .oe_register_mode = "none";
defparam \port_out_01[3]~I .oe_sync_reset = "none";
defparam \port_out_01[3]~I .operation_mode = "output";
defparam \port_out_01[3]~I .output_async_reset = "none";
defparam \port_out_01[3]~I .output_power_up = "low";
defparam \port_out_01[3]~I .output_register_mode = "none";
defparam \port_out_01[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[4]~I (
	.datain(\U1|U2|port_Out_01 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[4]));
// synopsys translate_off
defparam \port_out_01[4]~I .input_async_reset = "none";
defparam \port_out_01[4]~I .input_power_up = "low";
defparam \port_out_01[4]~I .input_register_mode = "none";
defparam \port_out_01[4]~I .input_sync_reset = "none";
defparam \port_out_01[4]~I .oe_async_reset = "none";
defparam \port_out_01[4]~I .oe_power_up = "low";
defparam \port_out_01[4]~I .oe_register_mode = "none";
defparam \port_out_01[4]~I .oe_sync_reset = "none";
defparam \port_out_01[4]~I .operation_mode = "output";
defparam \port_out_01[4]~I .output_async_reset = "none";
defparam \port_out_01[4]~I .output_power_up = "low";
defparam \port_out_01[4]~I .output_register_mode = "none";
defparam \port_out_01[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[5]~I (
	.datain(\U1|U2|port_Out_01 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[5]));
// synopsys translate_off
defparam \port_out_01[5]~I .input_async_reset = "none";
defparam \port_out_01[5]~I .input_power_up = "low";
defparam \port_out_01[5]~I .input_register_mode = "none";
defparam \port_out_01[5]~I .input_sync_reset = "none";
defparam \port_out_01[5]~I .oe_async_reset = "none";
defparam \port_out_01[5]~I .oe_power_up = "low";
defparam \port_out_01[5]~I .oe_register_mode = "none";
defparam \port_out_01[5]~I .oe_sync_reset = "none";
defparam \port_out_01[5]~I .operation_mode = "output";
defparam \port_out_01[5]~I .output_async_reset = "none";
defparam \port_out_01[5]~I .output_power_up = "low";
defparam \port_out_01[5]~I .output_register_mode = "none";
defparam \port_out_01[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[6]~I (
	.datain(\U1|U2|port_Out_01 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[6]));
// synopsys translate_off
defparam \port_out_01[6]~I .input_async_reset = "none";
defparam \port_out_01[6]~I .input_power_up = "low";
defparam \port_out_01[6]~I .input_register_mode = "none";
defparam \port_out_01[6]~I .input_sync_reset = "none";
defparam \port_out_01[6]~I .oe_async_reset = "none";
defparam \port_out_01[6]~I .oe_power_up = "low";
defparam \port_out_01[6]~I .oe_register_mode = "none";
defparam \port_out_01[6]~I .oe_sync_reset = "none";
defparam \port_out_01[6]~I .operation_mode = "output";
defparam \port_out_01[6]~I .output_async_reset = "none";
defparam \port_out_01[6]~I .output_power_up = "low";
defparam \port_out_01[6]~I .output_register_mode = "none";
defparam \port_out_01[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_01[7]~I (
	.datain(\U1|U2|port_Out_01 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_01[7]));
// synopsys translate_off
defparam \port_out_01[7]~I .input_async_reset = "none";
defparam \port_out_01[7]~I .input_power_up = "low";
defparam \port_out_01[7]~I .input_register_mode = "none";
defparam \port_out_01[7]~I .input_sync_reset = "none";
defparam \port_out_01[7]~I .oe_async_reset = "none";
defparam \port_out_01[7]~I .oe_power_up = "low";
defparam \port_out_01[7]~I .oe_register_mode = "none";
defparam \port_out_01[7]~I .oe_sync_reset = "none";
defparam \port_out_01[7]~I .operation_mode = "output";
defparam \port_out_01[7]~I .output_async_reset = "none";
defparam \port_out_01[7]~I .output_power_up = "low";
defparam \port_out_01[7]~I .output_register_mode = "none";
defparam \port_out_01[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[0]~I (
	.datain(\U1|U2|port_Out_02 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[0]));
// synopsys translate_off
defparam \port_out_02[0]~I .input_async_reset = "none";
defparam \port_out_02[0]~I .input_power_up = "low";
defparam \port_out_02[0]~I .input_register_mode = "none";
defparam \port_out_02[0]~I .input_sync_reset = "none";
defparam \port_out_02[0]~I .oe_async_reset = "none";
defparam \port_out_02[0]~I .oe_power_up = "low";
defparam \port_out_02[0]~I .oe_register_mode = "none";
defparam \port_out_02[0]~I .oe_sync_reset = "none";
defparam \port_out_02[0]~I .operation_mode = "output";
defparam \port_out_02[0]~I .output_async_reset = "none";
defparam \port_out_02[0]~I .output_power_up = "low";
defparam \port_out_02[0]~I .output_register_mode = "none";
defparam \port_out_02[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[1]~I (
	.datain(\U1|U2|port_Out_02 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[1]));
// synopsys translate_off
defparam \port_out_02[1]~I .input_async_reset = "none";
defparam \port_out_02[1]~I .input_power_up = "low";
defparam \port_out_02[1]~I .input_register_mode = "none";
defparam \port_out_02[1]~I .input_sync_reset = "none";
defparam \port_out_02[1]~I .oe_async_reset = "none";
defparam \port_out_02[1]~I .oe_power_up = "low";
defparam \port_out_02[1]~I .oe_register_mode = "none";
defparam \port_out_02[1]~I .oe_sync_reset = "none";
defparam \port_out_02[1]~I .operation_mode = "output";
defparam \port_out_02[1]~I .output_async_reset = "none";
defparam \port_out_02[1]~I .output_power_up = "low";
defparam \port_out_02[1]~I .output_register_mode = "none";
defparam \port_out_02[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[2]~I (
	.datain(\U1|U2|port_Out_02 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[2]));
// synopsys translate_off
defparam \port_out_02[2]~I .input_async_reset = "none";
defparam \port_out_02[2]~I .input_power_up = "low";
defparam \port_out_02[2]~I .input_register_mode = "none";
defparam \port_out_02[2]~I .input_sync_reset = "none";
defparam \port_out_02[2]~I .oe_async_reset = "none";
defparam \port_out_02[2]~I .oe_power_up = "low";
defparam \port_out_02[2]~I .oe_register_mode = "none";
defparam \port_out_02[2]~I .oe_sync_reset = "none";
defparam \port_out_02[2]~I .operation_mode = "output";
defparam \port_out_02[2]~I .output_async_reset = "none";
defparam \port_out_02[2]~I .output_power_up = "low";
defparam \port_out_02[2]~I .output_register_mode = "none";
defparam \port_out_02[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[3]~I (
	.datain(\U1|U2|port_Out_02 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[3]));
// synopsys translate_off
defparam \port_out_02[3]~I .input_async_reset = "none";
defparam \port_out_02[3]~I .input_power_up = "low";
defparam \port_out_02[3]~I .input_register_mode = "none";
defparam \port_out_02[3]~I .input_sync_reset = "none";
defparam \port_out_02[3]~I .oe_async_reset = "none";
defparam \port_out_02[3]~I .oe_power_up = "low";
defparam \port_out_02[3]~I .oe_register_mode = "none";
defparam \port_out_02[3]~I .oe_sync_reset = "none";
defparam \port_out_02[3]~I .operation_mode = "output";
defparam \port_out_02[3]~I .output_async_reset = "none";
defparam \port_out_02[3]~I .output_power_up = "low";
defparam \port_out_02[3]~I .output_register_mode = "none";
defparam \port_out_02[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[4]~I (
	.datain(\U1|U2|port_Out_02 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[4]));
// synopsys translate_off
defparam \port_out_02[4]~I .input_async_reset = "none";
defparam \port_out_02[4]~I .input_power_up = "low";
defparam \port_out_02[4]~I .input_register_mode = "none";
defparam \port_out_02[4]~I .input_sync_reset = "none";
defparam \port_out_02[4]~I .oe_async_reset = "none";
defparam \port_out_02[4]~I .oe_power_up = "low";
defparam \port_out_02[4]~I .oe_register_mode = "none";
defparam \port_out_02[4]~I .oe_sync_reset = "none";
defparam \port_out_02[4]~I .operation_mode = "output";
defparam \port_out_02[4]~I .output_async_reset = "none";
defparam \port_out_02[4]~I .output_power_up = "low";
defparam \port_out_02[4]~I .output_register_mode = "none";
defparam \port_out_02[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[5]~I (
	.datain(\U1|U2|port_Out_02 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[5]));
// synopsys translate_off
defparam \port_out_02[5]~I .input_async_reset = "none";
defparam \port_out_02[5]~I .input_power_up = "low";
defparam \port_out_02[5]~I .input_register_mode = "none";
defparam \port_out_02[5]~I .input_sync_reset = "none";
defparam \port_out_02[5]~I .oe_async_reset = "none";
defparam \port_out_02[5]~I .oe_power_up = "low";
defparam \port_out_02[5]~I .oe_register_mode = "none";
defparam \port_out_02[5]~I .oe_sync_reset = "none";
defparam \port_out_02[5]~I .operation_mode = "output";
defparam \port_out_02[5]~I .output_async_reset = "none";
defparam \port_out_02[5]~I .output_power_up = "low";
defparam \port_out_02[5]~I .output_register_mode = "none";
defparam \port_out_02[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[6]~I (
	.datain(\U1|U2|port_Out_02 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[6]));
// synopsys translate_off
defparam \port_out_02[6]~I .input_async_reset = "none";
defparam \port_out_02[6]~I .input_power_up = "low";
defparam \port_out_02[6]~I .input_register_mode = "none";
defparam \port_out_02[6]~I .input_sync_reset = "none";
defparam \port_out_02[6]~I .oe_async_reset = "none";
defparam \port_out_02[6]~I .oe_power_up = "low";
defparam \port_out_02[6]~I .oe_register_mode = "none";
defparam \port_out_02[6]~I .oe_sync_reset = "none";
defparam \port_out_02[6]~I .operation_mode = "output";
defparam \port_out_02[6]~I .output_async_reset = "none";
defparam \port_out_02[6]~I .output_power_up = "low";
defparam \port_out_02[6]~I .output_register_mode = "none";
defparam \port_out_02[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_02[7]~I (
	.datain(\U1|U2|port_Out_02 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_02[7]));
// synopsys translate_off
defparam \port_out_02[7]~I .input_async_reset = "none";
defparam \port_out_02[7]~I .input_power_up = "low";
defparam \port_out_02[7]~I .input_register_mode = "none";
defparam \port_out_02[7]~I .input_sync_reset = "none";
defparam \port_out_02[7]~I .oe_async_reset = "none";
defparam \port_out_02[7]~I .oe_power_up = "low";
defparam \port_out_02[7]~I .oe_register_mode = "none";
defparam \port_out_02[7]~I .oe_sync_reset = "none";
defparam \port_out_02[7]~I .operation_mode = "output";
defparam \port_out_02[7]~I .output_async_reset = "none";
defparam \port_out_02[7]~I .output_power_up = "low";
defparam \port_out_02[7]~I .output_register_mode = "none";
defparam \port_out_02[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[0]~I (
	.datain(\U1|U2|port_Out_03 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[0]));
// synopsys translate_off
defparam \port_out_03[0]~I .input_async_reset = "none";
defparam \port_out_03[0]~I .input_power_up = "low";
defparam \port_out_03[0]~I .input_register_mode = "none";
defparam \port_out_03[0]~I .input_sync_reset = "none";
defparam \port_out_03[0]~I .oe_async_reset = "none";
defparam \port_out_03[0]~I .oe_power_up = "low";
defparam \port_out_03[0]~I .oe_register_mode = "none";
defparam \port_out_03[0]~I .oe_sync_reset = "none";
defparam \port_out_03[0]~I .operation_mode = "output";
defparam \port_out_03[0]~I .output_async_reset = "none";
defparam \port_out_03[0]~I .output_power_up = "low";
defparam \port_out_03[0]~I .output_register_mode = "none";
defparam \port_out_03[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[1]~I (
	.datain(\U1|U2|port_Out_03 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[1]));
// synopsys translate_off
defparam \port_out_03[1]~I .input_async_reset = "none";
defparam \port_out_03[1]~I .input_power_up = "low";
defparam \port_out_03[1]~I .input_register_mode = "none";
defparam \port_out_03[1]~I .input_sync_reset = "none";
defparam \port_out_03[1]~I .oe_async_reset = "none";
defparam \port_out_03[1]~I .oe_power_up = "low";
defparam \port_out_03[1]~I .oe_register_mode = "none";
defparam \port_out_03[1]~I .oe_sync_reset = "none";
defparam \port_out_03[1]~I .operation_mode = "output";
defparam \port_out_03[1]~I .output_async_reset = "none";
defparam \port_out_03[1]~I .output_power_up = "low";
defparam \port_out_03[1]~I .output_register_mode = "none";
defparam \port_out_03[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[2]~I (
	.datain(\U1|U2|port_Out_03 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[2]));
// synopsys translate_off
defparam \port_out_03[2]~I .input_async_reset = "none";
defparam \port_out_03[2]~I .input_power_up = "low";
defparam \port_out_03[2]~I .input_register_mode = "none";
defparam \port_out_03[2]~I .input_sync_reset = "none";
defparam \port_out_03[2]~I .oe_async_reset = "none";
defparam \port_out_03[2]~I .oe_power_up = "low";
defparam \port_out_03[2]~I .oe_register_mode = "none";
defparam \port_out_03[2]~I .oe_sync_reset = "none";
defparam \port_out_03[2]~I .operation_mode = "output";
defparam \port_out_03[2]~I .output_async_reset = "none";
defparam \port_out_03[2]~I .output_power_up = "low";
defparam \port_out_03[2]~I .output_register_mode = "none";
defparam \port_out_03[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[3]~I (
	.datain(\U1|U2|port_Out_03 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[3]));
// synopsys translate_off
defparam \port_out_03[3]~I .input_async_reset = "none";
defparam \port_out_03[3]~I .input_power_up = "low";
defparam \port_out_03[3]~I .input_register_mode = "none";
defparam \port_out_03[3]~I .input_sync_reset = "none";
defparam \port_out_03[3]~I .oe_async_reset = "none";
defparam \port_out_03[3]~I .oe_power_up = "low";
defparam \port_out_03[3]~I .oe_register_mode = "none";
defparam \port_out_03[3]~I .oe_sync_reset = "none";
defparam \port_out_03[3]~I .operation_mode = "output";
defparam \port_out_03[3]~I .output_async_reset = "none";
defparam \port_out_03[3]~I .output_power_up = "low";
defparam \port_out_03[3]~I .output_register_mode = "none";
defparam \port_out_03[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[4]~I (
	.datain(\U1|U2|port_Out_03 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[4]));
// synopsys translate_off
defparam \port_out_03[4]~I .input_async_reset = "none";
defparam \port_out_03[4]~I .input_power_up = "low";
defparam \port_out_03[4]~I .input_register_mode = "none";
defparam \port_out_03[4]~I .input_sync_reset = "none";
defparam \port_out_03[4]~I .oe_async_reset = "none";
defparam \port_out_03[4]~I .oe_power_up = "low";
defparam \port_out_03[4]~I .oe_register_mode = "none";
defparam \port_out_03[4]~I .oe_sync_reset = "none";
defparam \port_out_03[4]~I .operation_mode = "output";
defparam \port_out_03[4]~I .output_async_reset = "none";
defparam \port_out_03[4]~I .output_power_up = "low";
defparam \port_out_03[4]~I .output_register_mode = "none";
defparam \port_out_03[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[5]~I (
	.datain(\U1|U2|port_Out_03 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[5]));
// synopsys translate_off
defparam \port_out_03[5]~I .input_async_reset = "none";
defparam \port_out_03[5]~I .input_power_up = "low";
defparam \port_out_03[5]~I .input_register_mode = "none";
defparam \port_out_03[5]~I .input_sync_reset = "none";
defparam \port_out_03[5]~I .oe_async_reset = "none";
defparam \port_out_03[5]~I .oe_power_up = "low";
defparam \port_out_03[5]~I .oe_register_mode = "none";
defparam \port_out_03[5]~I .oe_sync_reset = "none";
defparam \port_out_03[5]~I .operation_mode = "output";
defparam \port_out_03[5]~I .output_async_reset = "none";
defparam \port_out_03[5]~I .output_power_up = "low";
defparam \port_out_03[5]~I .output_register_mode = "none";
defparam \port_out_03[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[6]~I (
	.datain(\U1|U2|port_Out_03 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[6]));
// synopsys translate_off
defparam \port_out_03[6]~I .input_async_reset = "none";
defparam \port_out_03[6]~I .input_power_up = "low";
defparam \port_out_03[6]~I .input_register_mode = "none";
defparam \port_out_03[6]~I .input_sync_reset = "none";
defparam \port_out_03[6]~I .oe_async_reset = "none";
defparam \port_out_03[6]~I .oe_power_up = "low";
defparam \port_out_03[6]~I .oe_register_mode = "none";
defparam \port_out_03[6]~I .oe_sync_reset = "none";
defparam \port_out_03[6]~I .operation_mode = "output";
defparam \port_out_03[6]~I .output_async_reset = "none";
defparam \port_out_03[6]~I .output_power_up = "low";
defparam \port_out_03[6]~I .output_register_mode = "none";
defparam \port_out_03[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_03[7]~I (
	.datain(\U1|U2|port_Out_03 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_03[7]));
// synopsys translate_off
defparam \port_out_03[7]~I .input_async_reset = "none";
defparam \port_out_03[7]~I .input_power_up = "low";
defparam \port_out_03[7]~I .input_register_mode = "none";
defparam \port_out_03[7]~I .input_sync_reset = "none";
defparam \port_out_03[7]~I .oe_async_reset = "none";
defparam \port_out_03[7]~I .oe_power_up = "low";
defparam \port_out_03[7]~I .oe_register_mode = "none";
defparam \port_out_03[7]~I .oe_sync_reset = "none";
defparam \port_out_03[7]~I .operation_mode = "output";
defparam \port_out_03[7]~I .output_async_reset = "none";
defparam \port_out_03[7]~I .output_power_up = "low";
defparam \port_out_03[7]~I .output_register_mode = "none";
defparam \port_out_03[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[0]~I (
	.datain(\U1|U2|port_Out_04 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[0]));
// synopsys translate_off
defparam \port_out_04[0]~I .input_async_reset = "none";
defparam \port_out_04[0]~I .input_power_up = "low";
defparam \port_out_04[0]~I .input_register_mode = "none";
defparam \port_out_04[0]~I .input_sync_reset = "none";
defparam \port_out_04[0]~I .oe_async_reset = "none";
defparam \port_out_04[0]~I .oe_power_up = "low";
defparam \port_out_04[0]~I .oe_register_mode = "none";
defparam \port_out_04[0]~I .oe_sync_reset = "none";
defparam \port_out_04[0]~I .operation_mode = "output";
defparam \port_out_04[0]~I .output_async_reset = "none";
defparam \port_out_04[0]~I .output_power_up = "low";
defparam \port_out_04[0]~I .output_register_mode = "none";
defparam \port_out_04[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[1]~I (
	.datain(\U1|U2|port_Out_04 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[1]));
// synopsys translate_off
defparam \port_out_04[1]~I .input_async_reset = "none";
defparam \port_out_04[1]~I .input_power_up = "low";
defparam \port_out_04[1]~I .input_register_mode = "none";
defparam \port_out_04[1]~I .input_sync_reset = "none";
defparam \port_out_04[1]~I .oe_async_reset = "none";
defparam \port_out_04[1]~I .oe_power_up = "low";
defparam \port_out_04[1]~I .oe_register_mode = "none";
defparam \port_out_04[1]~I .oe_sync_reset = "none";
defparam \port_out_04[1]~I .operation_mode = "output";
defparam \port_out_04[1]~I .output_async_reset = "none";
defparam \port_out_04[1]~I .output_power_up = "low";
defparam \port_out_04[1]~I .output_register_mode = "none";
defparam \port_out_04[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[2]~I (
	.datain(\U1|U2|port_Out_04 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[2]));
// synopsys translate_off
defparam \port_out_04[2]~I .input_async_reset = "none";
defparam \port_out_04[2]~I .input_power_up = "low";
defparam \port_out_04[2]~I .input_register_mode = "none";
defparam \port_out_04[2]~I .input_sync_reset = "none";
defparam \port_out_04[2]~I .oe_async_reset = "none";
defparam \port_out_04[2]~I .oe_power_up = "low";
defparam \port_out_04[2]~I .oe_register_mode = "none";
defparam \port_out_04[2]~I .oe_sync_reset = "none";
defparam \port_out_04[2]~I .operation_mode = "output";
defparam \port_out_04[2]~I .output_async_reset = "none";
defparam \port_out_04[2]~I .output_power_up = "low";
defparam \port_out_04[2]~I .output_register_mode = "none";
defparam \port_out_04[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[3]~I (
	.datain(\U1|U2|port_Out_04 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[3]));
// synopsys translate_off
defparam \port_out_04[3]~I .input_async_reset = "none";
defparam \port_out_04[3]~I .input_power_up = "low";
defparam \port_out_04[3]~I .input_register_mode = "none";
defparam \port_out_04[3]~I .input_sync_reset = "none";
defparam \port_out_04[3]~I .oe_async_reset = "none";
defparam \port_out_04[3]~I .oe_power_up = "low";
defparam \port_out_04[3]~I .oe_register_mode = "none";
defparam \port_out_04[3]~I .oe_sync_reset = "none";
defparam \port_out_04[3]~I .operation_mode = "output";
defparam \port_out_04[3]~I .output_async_reset = "none";
defparam \port_out_04[3]~I .output_power_up = "low";
defparam \port_out_04[3]~I .output_register_mode = "none";
defparam \port_out_04[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[4]~I (
	.datain(\U1|U2|port_Out_04 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[4]));
// synopsys translate_off
defparam \port_out_04[4]~I .input_async_reset = "none";
defparam \port_out_04[4]~I .input_power_up = "low";
defparam \port_out_04[4]~I .input_register_mode = "none";
defparam \port_out_04[4]~I .input_sync_reset = "none";
defparam \port_out_04[4]~I .oe_async_reset = "none";
defparam \port_out_04[4]~I .oe_power_up = "low";
defparam \port_out_04[4]~I .oe_register_mode = "none";
defparam \port_out_04[4]~I .oe_sync_reset = "none";
defparam \port_out_04[4]~I .operation_mode = "output";
defparam \port_out_04[4]~I .output_async_reset = "none";
defparam \port_out_04[4]~I .output_power_up = "low";
defparam \port_out_04[4]~I .output_register_mode = "none";
defparam \port_out_04[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[5]~I (
	.datain(\U1|U2|port_Out_04 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[5]));
// synopsys translate_off
defparam \port_out_04[5]~I .input_async_reset = "none";
defparam \port_out_04[5]~I .input_power_up = "low";
defparam \port_out_04[5]~I .input_register_mode = "none";
defparam \port_out_04[5]~I .input_sync_reset = "none";
defparam \port_out_04[5]~I .oe_async_reset = "none";
defparam \port_out_04[5]~I .oe_power_up = "low";
defparam \port_out_04[5]~I .oe_register_mode = "none";
defparam \port_out_04[5]~I .oe_sync_reset = "none";
defparam \port_out_04[5]~I .operation_mode = "output";
defparam \port_out_04[5]~I .output_async_reset = "none";
defparam \port_out_04[5]~I .output_power_up = "low";
defparam \port_out_04[5]~I .output_register_mode = "none";
defparam \port_out_04[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[6]~I (
	.datain(\U1|U2|port_Out_04 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[6]));
// synopsys translate_off
defparam \port_out_04[6]~I .input_async_reset = "none";
defparam \port_out_04[6]~I .input_power_up = "low";
defparam \port_out_04[6]~I .input_register_mode = "none";
defparam \port_out_04[6]~I .input_sync_reset = "none";
defparam \port_out_04[6]~I .oe_async_reset = "none";
defparam \port_out_04[6]~I .oe_power_up = "low";
defparam \port_out_04[6]~I .oe_register_mode = "none";
defparam \port_out_04[6]~I .oe_sync_reset = "none";
defparam \port_out_04[6]~I .operation_mode = "output";
defparam \port_out_04[6]~I .output_async_reset = "none";
defparam \port_out_04[6]~I .output_power_up = "low";
defparam \port_out_04[6]~I .output_register_mode = "none";
defparam \port_out_04[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_04[7]~I (
	.datain(\U1|U2|port_Out_04 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_04[7]));
// synopsys translate_off
defparam \port_out_04[7]~I .input_async_reset = "none";
defparam \port_out_04[7]~I .input_power_up = "low";
defparam \port_out_04[7]~I .input_register_mode = "none";
defparam \port_out_04[7]~I .input_sync_reset = "none";
defparam \port_out_04[7]~I .oe_async_reset = "none";
defparam \port_out_04[7]~I .oe_power_up = "low";
defparam \port_out_04[7]~I .oe_register_mode = "none";
defparam \port_out_04[7]~I .oe_sync_reset = "none";
defparam \port_out_04[7]~I .operation_mode = "output";
defparam \port_out_04[7]~I .output_async_reset = "none";
defparam \port_out_04[7]~I .output_power_up = "low";
defparam \port_out_04[7]~I .output_register_mode = "none";
defparam \port_out_04[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[0]~I (
	.datain(\U1|U2|port_Out_05 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[0]));
// synopsys translate_off
defparam \port_out_05[0]~I .input_async_reset = "none";
defparam \port_out_05[0]~I .input_power_up = "low";
defparam \port_out_05[0]~I .input_register_mode = "none";
defparam \port_out_05[0]~I .input_sync_reset = "none";
defparam \port_out_05[0]~I .oe_async_reset = "none";
defparam \port_out_05[0]~I .oe_power_up = "low";
defparam \port_out_05[0]~I .oe_register_mode = "none";
defparam \port_out_05[0]~I .oe_sync_reset = "none";
defparam \port_out_05[0]~I .operation_mode = "output";
defparam \port_out_05[0]~I .output_async_reset = "none";
defparam \port_out_05[0]~I .output_power_up = "low";
defparam \port_out_05[0]~I .output_register_mode = "none";
defparam \port_out_05[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[1]~I (
	.datain(\U1|U2|port_Out_05 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[1]));
// synopsys translate_off
defparam \port_out_05[1]~I .input_async_reset = "none";
defparam \port_out_05[1]~I .input_power_up = "low";
defparam \port_out_05[1]~I .input_register_mode = "none";
defparam \port_out_05[1]~I .input_sync_reset = "none";
defparam \port_out_05[1]~I .oe_async_reset = "none";
defparam \port_out_05[1]~I .oe_power_up = "low";
defparam \port_out_05[1]~I .oe_register_mode = "none";
defparam \port_out_05[1]~I .oe_sync_reset = "none";
defparam \port_out_05[1]~I .operation_mode = "output";
defparam \port_out_05[1]~I .output_async_reset = "none";
defparam \port_out_05[1]~I .output_power_up = "low";
defparam \port_out_05[1]~I .output_register_mode = "none";
defparam \port_out_05[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[2]~I (
	.datain(\U1|U2|port_Out_05 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[2]));
// synopsys translate_off
defparam \port_out_05[2]~I .input_async_reset = "none";
defparam \port_out_05[2]~I .input_power_up = "low";
defparam \port_out_05[2]~I .input_register_mode = "none";
defparam \port_out_05[2]~I .input_sync_reset = "none";
defparam \port_out_05[2]~I .oe_async_reset = "none";
defparam \port_out_05[2]~I .oe_power_up = "low";
defparam \port_out_05[2]~I .oe_register_mode = "none";
defparam \port_out_05[2]~I .oe_sync_reset = "none";
defparam \port_out_05[2]~I .operation_mode = "output";
defparam \port_out_05[2]~I .output_async_reset = "none";
defparam \port_out_05[2]~I .output_power_up = "low";
defparam \port_out_05[2]~I .output_register_mode = "none";
defparam \port_out_05[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[3]~I (
	.datain(\U1|U2|port_Out_05 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[3]));
// synopsys translate_off
defparam \port_out_05[3]~I .input_async_reset = "none";
defparam \port_out_05[3]~I .input_power_up = "low";
defparam \port_out_05[3]~I .input_register_mode = "none";
defparam \port_out_05[3]~I .input_sync_reset = "none";
defparam \port_out_05[3]~I .oe_async_reset = "none";
defparam \port_out_05[3]~I .oe_power_up = "low";
defparam \port_out_05[3]~I .oe_register_mode = "none";
defparam \port_out_05[3]~I .oe_sync_reset = "none";
defparam \port_out_05[3]~I .operation_mode = "output";
defparam \port_out_05[3]~I .output_async_reset = "none";
defparam \port_out_05[3]~I .output_power_up = "low";
defparam \port_out_05[3]~I .output_register_mode = "none";
defparam \port_out_05[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[4]~I (
	.datain(\U1|U2|port_Out_05 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[4]));
// synopsys translate_off
defparam \port_out_05[4]~I .input_async_reset = "none";
defparam \port_out_05[4]~I .input_power_up = "low";
defparam \port_out_05[4]~I .input_register_mode = "none";
defparam \port_out_05[4]~I .input_sync_reset = "none";
defparam \port_out_05[4]~I .oe_async_reset = "none";
defparam \port_out_05[4]~I .oe_power_up = "low";
defparam \port_out_05[4]~I .oe_register_mode = "none";
defparam \port_out_05[4]~I .oe_sync_reset = "none";
defparam \port_out_05[4]~I .operation_mode = "output";
defparam \port_out_05[4]~I .output_async_reset = "none";
defparam \port_out_05[4]~I .output_power_up = "low";
defparam \port_out_05[4]~I .output_register_mode = "none";
defparam \port_out_05[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[5]~I (
	.datain(\U1|U2|port_Out_05 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[5]));
// synopsys translate_off
defparam \port_out_05[5]~I .input_async_reset = "none";
defparam \port_out_05[5]~I .input_power_up = "low";
defparam \port_out_05[5]~I .input_register_mode = "none";
defparam \port_out_05[5]~I .input_sync_reset = "none";
defparam \port_out_05[5]~I .oe_async_reset = "none";
defparam \port_out_05[5]~I .oe_power_up = "low";
defparam \port_out_05[5]~I .oe_register_mode = "none";
defparam \port_out_05[5]~I .oe_sync_reset = "none";
defparam \port_out_05[5]~I .operation_mode = "output";
defparam \port_out_05[5]~I .output_async_reset = "none";
defparam \port_out_05[5]~I .output_power_up = "low";
defparam \port_out_05[5]~I .output_register_mode = "none";
defparam \port_out_05[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[6]~I (
	.datain(\U1|U2|port_Out_05 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[6]));
// synopsys translate_off
defparam \port_out_05[6]~I .input_async_reset = "none";
defparam \port_out_05[6]~I .input_power_up = "low";
defparam \port_out_05[6]~I .input_register_mode = "none";
defparam \port_out_05[6]~I .input_sync_reset = "none";
defparam \port_out_05[6]~I .oe_async_reset = "none";
defparam \port_out_05[6]~I .oe_power_up = "low";
defparam \port_out_05[6]~I .oe_register_mode = "none";
defparam \port_out_05[6]~I .oe_sync_reset = "none";
defparam \port_out_05[6]~I .operation_mode = "output";
defparam \port_out_05[6]~I .output_async_reset = "none";
defparam \port_out_05[6]~I .output_power_up = "low";
defparam \port_out_05[6]~I .output_register_mode = "none";
defparam \port_out_05[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_05[7]~I (
	.datain(\U1|U2|port_Out_05 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_05[7]));
// synopsys translate_off
defparam \port_out_05[7]~I .input_async_reset = "none";
defparam \port_out_05[7]~I .input_power_up = "low";
defparam \port_out_05[7]~I .input_register_mode = "none";
defparam \port_out_05[7]~I .input_sync_reset = "none";
defparam \port_out_05[7]~I .oe_async_reset = "none";
defparam \port_out_05[7]~I .oe_power_up = "low";
defparam \port_out_05[7]~I .oe_register_mode = "none";
defparam \port_out_05[7]~I .oe_sync_reset = "none";
defparam \port_out_05[7]~I .operation_mode = "output";
defparam \port_out_05[7]~I .output_async_reset = "none";
defparam \port_out_05[7]~I .output_power_up = "low";
defparam \port_out_05[7]~I .output_register_mode = "none";
defparam \port_out_05[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[0]~I (
	.datain(\U1|U2|port_Out_06 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[0]));
// synopsys translate_off
defparam \port_out_06[0]~I .input_async_reset = "none";
defparam \port_out_06[0]~I .input_power_up = "low";
defparam \port_out_06[0]~I .input_register_mode = "none";
defparam \port_out_06[0]~I .input_sync_reset = "none";
defparam \port_out_06[0]~I .oe_async_reset = "none";
defparam \port_out_06[0]~I .oe_power_up = "low";
defparam \port_out_06[0]~I .oe_register_mode = "none";
defparam \port_out_06[0]~I .oe_sync_reset = "none";
defparam \port_out_06[0]~I .operation_mode = "output";
defparam \port_out_06[0]~I .output_async_reset = "none";
defparam \port_out_06[0]~I .output_power_up = "low";
defparam \port_out_06[0]~I .output_register_mode = "none";
defparam \port_out_06[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[1]~I (
	.datain(\U1|U2|port_Out_06 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[1]));
// synopsys translate_off
defparam \port_out_06[1]~I .input_async_reset = "none";
defparam \port_out_06[1]~I .input_power_up = "low";
defparam \port_out_06[1]~I .input_register_mode = "none";
defparam \port_out_06[1]~I .input_sync_reset = "none";
defparam \port_out_06[1]~I .oe_async_reset = "none";
defparam \port_out_06[1]~I .oe_power_up = "low";
defparam \port_out_06[1]~I .oe_register_mode = "none";
defparam \port_out_06[1]~I .oe_sync_reset = "none";
defparam \port_out_06[1]~I .operation_mode = "output";
defparam \port_out_06[1]~I .output_async_reset = "none";
defparam \port_out_06[1]~I .output_power_up = "low";
defparam \port_out_06[1]~I .output_register_mode = "none";
defparam \port_out_06[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[2]~I (
	.datain(\U1|U2|port_Out_06 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[2]));
// synopsys translate_off
defparam \port_out_06[2]~I .input_async_reset = "none";
defparam \port_out_06[2]~I .input_power_up = "low";
defparam \port_out_06[2]~I .input_register_mode = "none";
defparam \port_out_06[2]~I .input_sync_reset = "none";
defparam \port_out_06[2]~I .oe_async_reset = "none";
defparam \port_out_06[2]~I .oe_power_up = "low";
defparam \port_out_06[2]~I .oe_register_mode = "none";
defparam \port_out_06[2]~I .oe_sync_reset = "none";
defparam \port_out_06[2]~I .operation_mode = "output";
defparam \port_out_06[2]~I .output_async_reset = "none";
defparam \port_out_06[2]~I .output_power_up = "low";
defparam \port_out_06[2]~I .output_register_mode = "none";
defparam \port_out_06[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[3]~I (
	.datain(\U1|U2|port_Out_06 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[3]));
// synopsys translate_off
defparam \port_out_06[3]~I .input_async_reset = "none";
defparam \port_out_06[3]~I .input_power_up = "low";
defparam \port_out_06[3]~I .input_register_mode = "none";
defparam \port_out_06[3]~I .input_sync_reset = "none";
defparam \port_out_06[3]~I .oe_async_reset = "none";
defparam \port_out_06[3]~I .oe_power_up = "low";
defparam \port_out_06[3]~I .oe_register_mode = "none";
defparam \port_out_06[3]~I .oe_sync_reset = "none";
defparam \port_out_06[3]~I .operation_mode = "output";
defparam \port_out_06[3]~I .output_async_reset = "none";
defparam \port_out_06[3]~I .output_power_up = "low";
defparam \port_out_06[3]~I .output_register_mode = "none";
defparam \port_out_06[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[4]~I (
	.datain(\U1|U2|port_Out_06 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[4]));
// synopsys translate_off
defparam \port_out_06[4]~I .input_async_reset = "none";
defparam \port_out_06[4]~I .input_power_up = "low";
defparam \port_out_06[4]~I .input_register_mode = "none";
defparam \port_out_06[4]~I .input_sync_reset = "none";
defparam \port_out_06[4]~I .oe_async_reset = "none";
defparam \port_out_06[4]~I .oe_power_up = "low";
defparam \port_out_06[4]~I .oe_register_mode = "none";
defparam \port_out_06[4]~I .oe_sync_reset = "none";
defparam \port_out_06[4]~I .operation_mode = "output";
defparam \port_out_06[4]~I .output_async_reset = "none";
defparam \port_out_06[4]~I .output_power_up = "low";
defparam \port_out_06[4]~I .output_register_mode = "none";
defparam \port_out_06[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[5]~I (
	.datain(\U1|U2|port_Out_06 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[5]));
// synopsys translate_off
defparam \port_out_06[5]~I .input_async_reset = "none";
defparam \port_out_06[5]~I .input_power_up = "low";
defparam \port_out_06[5]~I .input_register_mode = "none";
defparam \port_out_06[5]~I .input_sync_reset = "none";
defparam \port_out_06[5]~I .oe_async_reset = "none";
defparam \port_out_06[5]~I .oe_power_up = "low";
defparam \port_out_06[5]~I .oe_register_mode = "none";
defparam \port_out_06[5]~I .oe_sync_reset = "none";
defparam \port_out_06[5]~I .operation_mode = "output";
defparam \port_out_06[5]~I .output_async_reset = "none";
defparam \port_out_06[5]~I .output_power_up = "low";
defparam \port_out_06[5]~I .output_register_mode = "none";
defparam \port_out_06[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[6]~I (
	.datain(\U1|U2|port_Out_06 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[6]));
// synopsys translate_off
defparam \port_out_06[6]~I .input_async_reset = "none";
defparam \port_out_06[6]~I .input_power_up = "low";
defparam \port_out_06[6]~I .input_register_mode = "none";
defparam \port_out_06[6]~I .input_sync_reset = "none";
defparam \port_out_06[6]~I .oe_async_reset = "none";
defparam \port_out_06[6]~I .oe_power_up = "low";
defparam \port_out_06[6]~I .oe_register_mode = "none";
defparam \port_out_06[6]~I .oe_sync_reset = "none";
defparam \port_out_06[6]~I .operation_mode = "output";
defparam \port_out_06[6]~I .output_async_reset = "none";
defparam \port_out_06[6]~I .output_power_up = "low";
defparam \port_out_06[6]~I .output_register_mode = "none";
defparam \port_out_06[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_06[7]~I (
	.datain(\U1|U2|port_Out_06 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_06[7]));
// synopsys translate_off
defparam \port_out_06[7]~I .input_async_reset = "none";
defparam \port_out_06[7]~I .input_power_up = "low";
defparam \port_out_06[7]~I .input_register_mode = "none";
defparam \port_out_06[7]~I .input_sync_reset = "none";
defparam \port_out_06[7]~I .oe_async_reset = "none";
defparam \port_out_06[7]~I .oe_power_up = "low";
defparam \port_out_06[7]~I .oe_register_mode = "none";
defparam \port_out_06[7]~I .oe_sync_reset = "none";
defparam \port_out_06[7]~I .operation_mode = "output";
defparam \port_out_06[7]~I .output_async_reset = "none";
defparam \port_out_06[7]~I .output_power_up = "low";
defparam \port_out_06[7]~I .output_register_mode = "none";
defparam \port_out_06[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[0]~I (
	.datain(\U1|U2|port_Out_07 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[0]));
// synopsys translate_off
defparam \port_out_07[0]~I .input_async_reset = "none";
defparam \port_out_07[0]~I .input_power_up = "low";
defparam \port_out_07[0]~I .input_register_mode = "none";
defparam \port_out_07[0]~I .input_sync_reset = "none";
defparam \port_out_07[0]~I .oe_async_reset = "none";
defparam \port_out_07[0]~I .oe_power_up = "low";
defparam \port_out_07[0]~I .oe_register_mode = "none";
defparam \port_out_07[0]~I .oe_sync_reset = "none";
defparam \port_out_07[0]~I .operation_mode = "output";
defparam \port_out_07[0]~I .output_async_reset = "none";
defparam \port_out_07[0]~I .output_power_up = "low";
defparam \port_out_07[0]~I .output_register_mode = "none";
defparam \port_out_07[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[1]~I (
	.datain(\U1|U2|port_Out_07 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[1]));
// synopsys translate_off
defparam \port_out_07[1]~I .input_async_reset = "none";
defparam \port_out_07[1]~I .input_power_up = "low";
defparam \port_out_07[1]~I .input_register_mode = "none";
defparam \port_out_07[1]~I .input_sync_reset = "none";
defparam \port_out_07[1]~I .oe_async_reset = "none";
defparam \port_out_07[1]~I .oe_power_up = "low";
defparam \port_out_07[1]~I .oe_register_mode = "none";
defparam \port_out_07[1]~I .oe_sync_reset = "none";
defparam \port_out_07[1]~I .operation_mode = "output";
defparam \port_out_07[1]~I .output_async_reset = "none";
defparam \port_out_07[1]~I .output_power_up = "low";
defparam \port_out_07[1]~I .output_register_mode = "none";
defparam \port_out_07[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[2]~I (
	.datain(\U1|U2|port_Out_07 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[2]));
// synopsys translate_off
defparam \port_out_07[2]~I .input_async_reset = "none";
defparam \port_out_07[2]~I .input_power_up = "low";
defparam \port_out_07[2]~I .input_register_mode = "none";
defparam \port_out_07[2]~I .input_sync_reset = "none";
defparam \port_out_07[2]~I .oe_async_reset = "none";
defparam \port_out_07[2]~I .oe_power_up = "low";
defparam \port_out_07[2]~I .oe_register_mode = "none";
defparam \port_out_07[2]~I .oe_sync_reset = "none";
defparam \port_out_07[2]~I .operation_mode = "output";
defparam \port_out_07[2]~I .output_async_reset = "none";
defparam \port_out_07[2]~I .output_power_up = "low";
defparam \port_out_07[2]~I .output_register_mode = "none";
defparam \port_out_07[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[3]~I (
	.datain(\U1|U2|port_Out_07 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[3]));
// synopsys translate_off
defparam \port_out_07[3]~I .input_async_reset = "none";
defparam \port_out_07[3]~I .input_power_up = "low";
defparam \port_out_07[3]~I .input_register_mode = "none";
defparam \port_out_07[3]~I .input_sync_reset = "none";
defparam \port_out_07[3]~I .oe_async_reset = "none";
defparam \port_out_07[3]~I .oe_power_up = "low";
defparam \port_out_07[3]~I .oe_register_mode = "none";
defparam \port_out_07[3]~I .oe_sync_reset = "none";
defparam \port_out_07[3]~I .operation_mode = "output";
defparam \port_out_07[3]~I .output_async_reset = "none";
defparam \port_out_07[3]~I .output_power_up = "low";
defparam \port_out_07[3]~I .output_register_mode = "none";
defparam \port_out_07[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[4]~I (
	.datain(\U1|U2|port_Out_07 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[4]));
// synopsys translate_off
defparam \port_out_07[4]~I .input_async_reset = "none";
defparam \port_out_07[4]~I .input_power_up = "low";
defparam \port_out_07[4]~I .input_register_mode = "none";
defparam \port_out_07[4]~I .input_sync_reset = "none";
defparam \port_out_07[4]~I .oe_async_reset = "none";
defparam \port_out_07[4]~I .oe_power_up = "low";
defparam \port_out_07[4]~I .oe_register_mode = "none";
defparam \port_out_07[4]~I .oe_sync_reset = "none";
defparam \port_out_07[4]~I .operation_mode = "output";
defparam \port_out_07[4]~I .output_async_reset = "none";
defparam \port_out_07[4]~I .output_power_up = "low";
defparam \port_out_07[4]~I .output_register_mode = "none";
defparam \port_out_07[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[5]~I (
	.datain(\U1|U2|port_Out_07 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[5]));
// synopsys translate_off
defparam \port_out_07[5]~I .input_async_reset = "none";
defparam \port_out_07[5]~I .input_power_up = "low";
defparam \port_out_07[5]~I .input_register_mode = "none";
defparam \port_out_07[5]~I .input_sync_reset = "none";
defparam \port_out_07[5]~I .oe_async_reset = "none";
defparam \port_out_07[5]~I .oe_power_up = "low";
defparam \port_out_07[5]~I .oe_register_mode = "none";
defparam \port_out_07[5]~I .oe_sync_reset = "none";
defparam \port_out_07[5]~I .operation_mode = "output";
defparam \port_out_07[5]~I .output_async_reset = "none";
defparam \port_out_07[5]~I .output_power_up = "low";
defparam \port_out_07[5]~I .output_register_mode = "none";
defparam \port_out_07[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[6]~I (
	.datain(\U1|U2|port_Out_07 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[6]));
// synopsys translate_off
defparam \port_out_07[6]~I .input_async_reset = "none";
defparam \port_out_07[6]~I .input_power_up = "low";
defparam \port_out_07[6]~I .input_register_mode = "none";
defparam \port_out_07[6]~I .input_sync_reset = "none";
defparam \port_out_07[6]~I .oe_async_reset = "none";
defparam \port_out_07[6]~I .oe_power_up = "low";
defparam \port_out_07[6]~I .oe_register_mode = "none";
defparam \port_out_07[6]~I .oe_sync_reset = "none";
defparam \port_out_07[6]~I .operation_mode = "output";
defparam \port_out_07[6]~I .output_async_reset = "none";
defparam \port_out_07[6]~I .output_power_up = "low";
defparam \port_out_07[6]~I .output_register_mode = "none";
defparam \port_out_07[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_07[7]~I (
	.datain(\U1|U2|port_Out_07 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_07[7]));
// synopsys translate_off
defparam \port_out_07[7]~I .input_async_reset = "none";
defparam \port_out_07[7]~I .input_power_up = "low";
defparam \port_out_07[7]~I .input_register_mode = "none";
defparam \port_out_07[7]~I .input_sync_reset = "none";
defparam \port_out_07[7]~I .oe_async_reset = "none";
defparam \port_out_07[7]~I .oe_power_up = "low";
defparam \port_out_07[7]~I .oe_register_mode = "none";
defparam \port_out_07[7]~I .oe_sync_reset = "none";
defparam \port_out_07[7]~I .operation_mode = "output";
defparam \port_out_07[7]~I .output_async_reset = "none";
defparam \port_out_07[7]~I .output_power_up = "low";
defparam \port_out_07[7]~I .output_register_mode = "none";
defparam \port_out_07[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[0]~I (
	.datain(\U1|U2|port_Out_08 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[0]));
// synopsys translate_off
defparam \port_out_08[0]~I .input_async_reset = "none";
defparam \port_out_08[0]~I .input_power_up = "low";
defparam \port_out_08[0]~I .input_register_mode = "none";
defparam \port_out_08[0]~I .input_sync_reset = "none";
defparam \port_out_08[0]~I .oe_async_reset = "none";
defparam \port_out_08[0]~I .oe_power_up = "low";
defparam \port_out_08[0]~I .oe_register_mode = "none";
defparam \port_out_08[0]~I .oe_sync_reset = "none";
defparam \port_out_08[0]~I .operation_mode = "output";
defparam \port_out_08[0]~I .output_async_reset = "none";
defparam \port_out_08[0]~I .output_power_up = "low";
defparam \port_out_08[0]~I .output_register_mode = "none";
defparam \port_out_08[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[1]~I (
	.datain(\U1|U2|port_Out_08 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[1]));
// synopsys translate_off
defparam \port_out_08[1]~I .input_async_reset = "none";
defparam \port_out_08[1]~I .input_power_up = "low";
defparam \port_out_08[1]~I .input_register_mode = "none";
defparam \port_out_08[1]~I .input_sync_reset = "none";
defparam \port_out_08[1]~I .oe_async_reset = "none";
defparam \port_out_08[1]~I .oe_power_up = "low";
defparam \port_out_08[1]~I .oe_register_mode = "none";
defparam \port_out_08[1]~I .oe_sync_reset = "none";
defparam \port_out_08[1]~I .operation_mode = "output";
defparam \port_out_08[1]~I .output_async_reset = "none";
defparam \port_out_08[1]~I .output_power_up = "low";
defparam \port_out_08[1]~I .output_register_mode = "none";
defparam \port_out_08[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[2]~I (
	.datain(\U1|U2|port_Out_08 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[2]));
// synopsys translate_off
defparam \port_out_08[2]~I .input_async_reset = "none";
defparam \port_out_08[2]~I .input_power_up = "low";
defparam \port_out_08[2]~I .input_register_mode = "none";
defparam \port_out_08[2]~I .input_sync_reset = "none";
defparam \port_out_08[2]~I .oe_async_reset = "none";
defparam \port_out_08[2]~I .oe_power_up = "low";
defparam \port_out_08[2]~I .oe_register_mode = "none";
defparam \port_out_08[2]~I .oe_sync_reset = "none";
defparam \port_out_08[2]~I .operation_mode = "output";
defparam \port_out_08[2]~I .output_async_reset = "none";
defparam \port_out_08[2]~I .output_power_up = "low";
defparam \port_out_08[2]~I .output_register_mode = "none";
defparam \port_out_08[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[3]~I (
	.datain(\U1|U2|port_Out_08 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[3]));
// synopsys translate_off
defparam \port_out_08[3]~I .input_async_reset = "none";
defparam \port_out_08[3]~I .input_power_up = "low";
defparam \port_out_08[3]~I .input_register_mode = "none";
defparam \port_out_08[3]~I .input_sync_reset = "none";
defparam \port_out_08[3]~I .oe_async_reset = "none";
defparam \port_out_08[3]~I .oe_power_up = "low";
defparam \port_out_08[3]~I .oe_register_mode = "none";
defparam \port_out_08[3]~I .oe_sync_reset = "none";
defparam \port_out_08[3]~I .operation_mode = "output";
defparam \port_out_08[3]~I .output_async_reset = "none";
defparam \port_out_08[3]~I .output_power_up = "low";
defparam \port_out_08[3]~I .output_register_mode = "none";
defparam \port_out_08[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[4]~I (
	.datain(\U1|U2|port_Out_08 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[4]));
// synopsys translate_off
defparam \port_out_08[4]~I .input_async_reset = "none";
defparam \port_out_08[4]~I .input_power_up = "low";
defparam \port_out_08[4]~I .input_register_mode = "none";
defparam \port_out_08[4]~I .input_sync_reset = "none";
defparam \port_out_08[4]~I .oe_async_reset = "none";
defparam \port_out_08[4]~I .oe_power_up = "low";
defparam \port_out_08[4]~I .oe_register_mode = "none";
defparam \port_out_08[4]~I .oe_sync_reset = "none";
defparam \port_out_08[4]~I .operation_mode = "output";
defparam \port_out_08[4]~I .output_async_reset = "none";
defparam \port_out_08[4]~I .output_power_up = "low";
defparam \port_out_08[4]~I .output_register_mode = "none";
defparam \port_out_08[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[5]~I (
	.datain(\U1|U2|port_Out_08 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[5]));
// synopsys translate_off
defparam \port_out_08[5]~I .input_async_reset = "none";
defparam \port_out_08[5]~I .input_power_up = "low";
defparam \port_out_08[5]~I .input_register_mode = "none";
defparam \port_out_08[5]~I .input_sync_reset = "none";
defparam \port_out_08[5]~I .oe_async_reset = "none";
defparam \port_out_08[5]~I .oe_power_up = "low";
defparam \port_out_08[5]~I .oe_register_mode = "none";
defparam \port_out_08[5]~I .oe_sync_reset = "none";
defparam \port_out_08[5]~I .operation_mode = "output";
defparam \port_out_08[5]~I .output_async_reset = "none";
defparam \port_out_08[5]~I .output_power_up = "low";
defparam \port_out_08[5]~I .output_register_mode = "none";
defparam \port_out_08[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[6]~I (
	.datain(\U1|U2|port_Out_08 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[6]));
// synopsys translate_off
defparam \port_out_08[6]~I .input_async_reset = "none";
defparam \port_out_08[6]~I .input_power_up = "low";
defparam \port_out_08[6]~I .input_register_mode = "none";
defparam \port_out_08[6]~I .input_sync_reset = "none";
defparam \port_out_08[6]~I .oe_async_reset = "none";
defparam \port_out_08[6]~I .oe_power_up = "low";
defparam \port_out_08[6]~I .oe_register_mode = "none";
defparam \port_out_08[6]~I .oe_sync_reset = "none";
defparam \port_out_08[6]~I .operation_mode = "output";
defparam \port_out_08[6]~I .output_async_reset = "none";
defparam \port_out_08[6]~I .output_power_up = "low";
defparam \port_out_08[6]~I .output_register_mode = "none";
defparam \port_out_08[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_08[7]~I (
	.datain(\U1|U2|port_Out_08 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_08[7]));
// synopsys translate_off
defparam \port_out_08[7]~I .input_async_reset = "none";
defparam \port_out_08[7]~I .input_power_up = "low";
defparam \port_out_08[7]~I .input_register_mode = "none";
defparam \port_out_08[7]~I .input_sync_reset = "none";
defparam \port_out_08[7]~I .oe_async_reset = "none";
defparam \port_out_08[7]~I .oe_power_up = "low";
defparam \port_out_08[7]~I .oe_register_mode = "none";
defparam \port_out_08[7]~I .oe_sync_reset = "none";
defparam \port_out_08[7]~I .operation_mode = "output";
defparam \port_out_08[7]~I .output_async_reset = "none";
defparam \port_out_08[7]~I .output_power_up = "low";
defparam \port_out_08[7]~I .output_register_mode = "none";
defparam \port_out_08[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[0]~I (
	.datain(\U1|U2|port_Out_09 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[0]));
// synopsys translate_off
defparam \port_out_09[0]~I .input_async_reset = "none";
defparam \port_out_09[0]~I .input_power_up = "low";
defparam \port_out_09[0]~I .input_register_mode = "none";
defparam \port_out_09[0]~I .input_sync_reset = "none";
defparam \port_out_09[0]~I .oe_async_reset = "none";
defparam \port_out_09[0]~I .oe_power_up = "low";
defparam \port_out_09[0]~I .oe_register_mode = "none";
defparam \port_out_09[0]~I .oe_sync_reset = "none";
defparam \port_out_09[0]~I .operation_mode = "output";
defparam \port_out_09[0]~I .output_async_reset = "none";
defparam \port_out_09[0]~I .output_power_up = "low";
defparam \port_out_09[0]~I .output_register_mode = "none";
defparam \port_out_09[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[1]~I (
	.datain(\U1|U2|port_Out_09 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[1]));
// synopsys translate_off
defparam \port_out_09[1]~I .input_async_reset = "none";
defparam \port_out_09[1]~I .input_power_up = "low";
defparam \port_out_09[1]~I .input_register_mode = "none";
defparam \port_out_09[1]~I .input_sync_reset = "none";
defparam \port_out_09[1]~I .oe_async_reset = "none";
defparam \port_out_09[1]~I .oe_power_up = "low";
defparam \port_out_09[1]~I .oe_register_mode = "none";
defparam \port_out_09[1]~I .oe_sync_reset = "none";
defparam \port_out_09[1]~I .operation_mode = "output";
defparam \port_out_09[1]~I .output_async_reset = "none";
defparam \port_out_09[1]~I .output_power_up = "low";
defparam \port_out_09[1]~I .output_register_mode = "none";
defparam \port_out_09[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[2]~I (
	.datain(\U1|U2|port_Out_09 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[2]));
// synopsys translate_off
defparam \port_out_09[2]~I .input_async_reset = "none";
defparam \port_out_09[2]~I .input_power_up = "low";
defparam \port_out_09[2]~I .input_register_mode = "none";
defparam \port_out_09[2]~I .input_sync_reset = "none";
defparam \port_out_09[2]~I .oe_async_reset = "none";
defparam \port_out_09[2]~I .oe_power_up = "low";
defparam \port_out_09[2]~I .oe_register_mode = "none";
defparam \port_out_09[2]~I .oe_sync_reset = "none";
defparam \port_out_09[2]~I .operation_mode = "output";
defparam \port_out_09[2]~I .output_async_reset = "none";
defparam \port_out_09[2]~I .output_power_up = "low";
defparam \port_out_09[2]~I .output_register_mode = "none";
defparam \port_out_09[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[3]~I (
	.datain(\U1|U2|port_Out_09 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[3]));
// synopsys translate_off
defparam \port_out_09[3]~I .input_async_reset = "none";
defparam \port_out_09[3]~I .input_power_up = "low";
defparam \port_out_09[3]~I .input_register_mode = "none";
defparam \port_out_09[3]~I .input_sync_reset = "none";
defparam \port_out_09[3]~I .oe_async_reset = "none";
defparam \port_out_09[3]~I .oe_power_up = "low";
defparam \port_out_09[3]~I .oe_register_mode = "none";
defparam \port_out_09[3]~I .oe_sync_reset = "none";
defparam \port_out_09[3]~I .operation_mode = "output";
defparam \port_out_09[3]~I .output_async_reset = "none";
defparam \port_out_09[3]~I .output_power_up = "low";
defparam \port_out_09[3]~I .output_register_mode = "none";
defparam \port_out_09[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[4]~I (
	.datain(\U1|U2|port_Out_09 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[4]));
// synopsys translate_off
defparam \port_out_09[4]~I .input_async_reset = "none";
defparam \port_out_09[4]~I .input_power_up = "low";
defparam \port_out_09[4]~I .input_register_mode = "none";
defparam \port_out_09[4]~I .input_sync_reset = "none";
defparam \port_out_09[4]~I .oe_async_reset = "none";
defparam \port_out_09[4]~I .oe_power_up = "low";
defparam \port_out_09[4]~I .oe_register_mode = "none";
defparam \port_out_09[4]~I .oe_sync_reset = "none";
defparam \port_out_09[4]~I .operation_mode = "output";
defparam \port_out_09[4]~I .output_async_reset = "none";
defparam \port_out_09[4]~I .output_power_up = "low";
defparam \port_out_09[4]~I .output_register_mode = "none";
defparam \port_out_09[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[5]~I (
	.datain(\U1|U2|port_Out_09 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[5]));
// synopsys translate_off
defparam \port_out_09[5]~I .input_async_reset = "none";
defparam \port_out_09[5]~I .input_power_up = "low";
defparam \port_out_09[5]~I .input_register_mode = "none";
defparam \port_out_09[5]~I .input_sync_reset = "none";
defparam \port_out_09[5]~I .oe_async_reset = "none";
defparam \port_out_09[5]~I .oe_power_up = "low";
defparam \port_out_09[5]~I .oe_register_mode = "none";
defparam \port_out_09[5]~I .oe_sync_reset = "none";
defparam \port_out_09[5]~I .operation_mode = "output";
defparam \port_out_09[5]~I .output_async_reset = "none";
defparam \port_out_09[5]~I .output_power_up = "low";
defparam \port_out_09[5]~I .output_register_mode = "none";
defparam \port_out_09[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[6]~I (
	.datain(\U1|U2|port_Out_09 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[6]));
// synopsys translate_off
defparam \port_out_09[6]~I .input_async_reset = "none";
defparam \port_out_09[6]~I .input_power_up = "low";
defparam \port_out_09[6]~I .input_register_mode = "none";
defparam \port_out_09[6]~I .input_sync_reset = "none";
defparam \port_out_09[6]~I .oe_async_reset = "none";
defparam \port_out_09[6]~I .oe_power_up = "low";
defparam \port_out_09[6]~I .oe_register_mode = "none";
defparam \port_out_09[6]~I .oe_sync_reset = "none";
defparam \port_out_09[6]~I .operation_mode = "output";
defparam \port_out_09[6]~I .output_async_reset = "none";
defparam \port_out_09[6]~I .output_power_up = "low";
defparam \port_out_09[6]~I .output_register_mode = "none";
defparam \port_out_09[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_09[7]~I (
	.datain(\U1|U2|port_Out_09 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_09[7]));
// synopsys translate_off
defparam \port_out_09[7]~I .input_async_reset = "none";
defparam \port_out_09[7]~I .input_power_up = "low";
defparam \port_out_09[7]~I .input_register_mode = "none";
defparam \port_out_09[7]~I .input_sync_reset = "none";
defparam \port_out_09[7]~I .oe_async_reset = "none";
defparam \port_out_09[7]~I .oe_power_up = "low";
defparam \port_out_09[7]~I .oe_register_mode = "none";
defparam \port_out_09[7]~I .oe_sync_reset = "none";
defparam \port_out_09[7]~I .operation_mode = "output";
defparam \port_out_09[7]~I .output_async_reset = "none";
defparam \port_out_09[7]~I .output_power_up = "low";
defparam \port_out_09[7]~I .output_register_mode = "none";
defparam \port_out_09[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[0]~I (
	.datain(\U1|U2|port_Out_10 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[0]));
// synopsys translate_off
defparam \port_out_10[0]~I .input_async_reset = "none";
defparam \port_out_10[0]~I .input_power_up = "low";
defparam \port_out_10[0]~I .input_register_mode = "none";
defparam \port_out_10[0]~I .input_sync_reset = "none";
defparam \port_out_10[0]~I .oe_async_reset = "none";
defparam \port_out_10[0]~I .oe_power_up = "low";
defparam \port_out_10[0]~I .oe_register_mode = "none";
defparam \port_out_10[0]~I .oe_sync_reset = "none";
defparam \port_out_10[0]~I .operation_mode = "output";
defparam \port_out_10[0]~I .output_async_reset = "none";
defparam \port_out_10[0]~I .output_power_up = "low";
defparam \port_out_10[0]~I .output_register_mode = "none";
defparam \port_out_10[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[1]~I (
	.datain(\U1|U2|port_Out_10 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[1]));
// synopsys translate_off
defparam \port_out_10[1]~I .input_async_reset = "none";
defparam \port_out_10[1]~I .input_power_up = "low";
defparam \port_out_10[1]~I .input_register_mode = "none";
defparam \port_out_10[1]~I .input_sync_reset = "none";
defparam \port_out_10[1]~I .oe_async_reset = "none";
defparam \port_out_10[1]~I .oe_power_up = "low";
defparam \port_out_10[1]~I .oe_register_mode = "none";
defparam \port_out_10[1]~I .oe_sync_reset = "none";
defparam \port_out_10[1]~I .operation_mode = "output";
defparam \port_out_10[1]~I .output_async_reset = "none";
defparam \port_out_10[1]~I .output_power_up = "low";
defparam \port_out_10[1]~I .output_register_mode = "none";
defparam \port_out_10[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[2]~I (
	.datain(\U1|U2|port_Out_10 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[2]));
// synopsys translate_off
defparam \port_out_10[2]~I .input_async_reset = "none";
defparam \port_out_10[2]~I .input_power_up = "low";
defparam \port_out_10[2]~I .input_register_mode = "none";
defparam \port_out_10[2]~I .input_sync_reset = "none";
defparam \port_out_10[2]~I .oe_async_reset = "none";
defparam \port_out_10[2]~I .oe_power_up = "low";
defparam \port_out_10[2]~I .oe_register_mode = "none";
defparam \port_out_10[2]~I .oe_sync_reset = "none";
defparam \port_out_10[2]~I .operation_mode = "output";
defparam \port_out_10[2]~I .output_async_reset = "none";
defparam \port_out_10[2]~I .output_power_up = "low";
defparam \port_out_10[2]~I .output_register_mode = "none";
defparam \port_out_10[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[3]~I (
	.datain(\U1|U2|port_Out_10 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[3]));
// synopsys translate_off
defparam \port_out_10[3]~I .input_async_reset = "none";
defparam \port_out_10[3]~I .input_power_up = "low";
defparam \port_out_10[3]~I .input_register_mode = "none";
defparam \port_out_10[3]~I .input_sync_reset = "none";
defparam \port_out_10[3]~I .oe_async_reset = "none";
defparam \port_out_10[3]~I .oe_power_up = "low";
defparam \port_out_10[3]~I .oe_register_mode = "none";
defparam \port_out_10[3]~I .oe_sync_reset = "none";
defparam \port_out_10[3]~I .operation_mode = "output";
defparam \port_out_10[3]~I .output_async_reset = "none";
defparam \port_out_10[3]~I .output_power_up = "low";
defparam \port_out_10[3]~I .output_register_mode = "none";
defparam \port_out_10[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[4]~I (
	.datain(\U1|U2|port_Out_10 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[4]));
// synopsys translate_off
defparam \port_out_10[4]~I .input_async_reset = "none";
defparam \port_out_10[4]~I .input_power_up = "low";
defparam \port_out_10[4]~I .input_register_mode = "none";
defparam \port_out_10[4]~I .input_sync_reset = "none";
defparam \port_out_10[4]~I .oe_async_reset = "none";
defparam \port_out_10[4]~I .oe_power_up = "low";
defparam \port_out_10[4]~I .oe_register_mode = "none";
defparam \port_out_10[4]~I .oe_sync_reset = "none";
defparam \port_out_10[4]~I .operation_mode = "output";
defparam \port_out_10[4]~I .output_async_reset = "none";
defparam \port_out_10[4]~I .output_power_up = "low";
defparam \port_out_10[4]~I .output_register_mode = "none";
defparam \port_out_10[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[5]~I (
	.datain(\U1|U2|port_Out_10 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[5]));
// synopsys translate_off
defparam \port_out_10[5]~I .input_async_reset = "none";
defparam \port_out_10[5]~I .input_power_up = "low";
defparam \port_out_10[5]~I .input_register_mode = "none";
defparam \port_out_10[5]~I .input_sync_reset = "none";
defparam \port_out_10[5]~I .oe_async_reset = "none";
defparam \port_out_10[5]~I .oe_power_up = "low";
defparam \port_out_10[5]~I .oe_register_mode = "none";
defparam \port_out_10[5]~I .oe_sync_reset = "none";
defparam \port_out_10[5]~I .operation_mode = "output";
defparam \port_out_10[5]~I .output_async_reset = "none";
defparam \port_out_10[5]~I .output_power_up = "low";
defparam \port_out_10[5]~I .output_register_mode = "none";
defparam \port_out_10[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[6]~I (
	.datain(\U1|U2|port_Out_10 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[6]));
// synopsys translate_off
defparam \port_out_10[6]~I .input_async_reset = "none";
defparam \port_out_10[6]~I .input_power_up = "low";
defparam \port_out_10[6]~I .input_register_mode = "none";
defparam \port_out_10[6]~I .input_sync_reset = "none";
defparam \port_out_10[6]~I .oe_async_reset = "none";
defparam \port_out_10[6]~I .oe_power_up = "low";
defparam \port_out_10[6]~I .oe_register_mode = "none";
defparam \port_out_10[6]~I .oe_sync_reset = "none";
defparam \port_out_10[6]~I .operation_mode = "output";
defparam \port_out_10[6]~I .output_async_reset = "none";
defparam \port_out_10[6]~I .output_power_up = "low";
defparam \port_out_10[6]~I .output_register_mode = "none";
defparam \port_out_10[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_10[7]~I (
	.datain(\U1|U2|port_Out_10 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_10[7]));
// synopsys translate_off
defparam \port_out_10[7]~I .input_async_reset = "none";
defparam \port_out_10[7]~I .input_power_up = "low";
defparam \port_out_10[7]~I .input_register_mode = "none";
defparam \port_out_10[7]~I .input_sync_reset = "none";
defparam \port_out_10[7]~I .oe_async_reset = "none";
defparam \port_out_10[7]~I .oe_power_up = "low";
defparam \port_out_10[7]~I .oe_register_mode = "none";
defparam \port_out_10[7]~I .oe_sync_reset = "none";
defparam \port_out_10[7]~I .operation_mode = "output";
defparam \port_out_10[7]~I .output_async_reset = "none";
defparam \port_out_10[7]~I .output_power_up = "low";
defparam \port_out_10[7]~I .output_register_mode = "none";
defparam \port_out_10[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[0]~I (
	.datain(\U1|U2|port_Out_11 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[0]));
// synopsys translate_off
defparam \port_out_11[0]~I .input_async_reset = "none";
defparam \port_out_11[0]~I .input_power_up = "low";
defparam \port_out_11[0]~I .input_register_mode = "none";
defparam \port_out_11[0]~I .input_sync_reset = "none";
defparam \port_out_11[0]~I .oe_async_reset = "none";
defparam \port_out_11[0]~I .oe_power_up = "low";
defparam \port_out_11[0]~I .oe_register_mode = "none";
defparam \port_out_11[0]~I .oe_sync_reset = "none";
defparam \port_out_11[0]~I .operation_mode = "output";
defparam \port_out_11[0]~I .output_async_reset = "none";
defparam \port_out_11[0]~I .output_power_up = "low";
defparam \port_out_11[0]~I .output_register_mode = "none";
defparam \port_out_11[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[1]~I (
	.datain(\U1|U2|port_Out_11 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[1]));
// synopsys translate_off
defparam \port_out_11[1]~I .input_async_reset = "none";
defparam \port_out_11[1]~I .input_power_up = "low";
defparam \port_out_11[1]~I .input_register_mode = "none";
defparam \port_out_11[1]~I .input_sync_reset = "none";
defparam \port_out_11[1]~I .oe_async_reset = "none";
defparam \port_out_11[1]~I .oe_power_up = "low";
defparam \port_out_11[1]~I .oe_register_mode = "none";
defparam \port_out_11[1]~I .oe_sync_reset = "none";
defparam \port_out_11[1]~I .operation_mode = "output";
defparam \port_out_11[1]~I .output_async_reset = "none";
defparam \port_out_11[1]~I .output_power_up = "low";
defparam \port_out_11[1]~I .output_register_mode = "none";
defparam \port_out_11[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[2]~I (
	.datain(\U1|U2|port_Out_11 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[2]));
// synopsys translate_off
defparam \port_out_11[2]~I .input_async_reset = "none";
defparam \port_out_11[2]~I .input_power_up = "low";
defparam \port_out_11[2]~I .input_register_mode = "none";
defparam \port_out_11[2]~I .input_sync_reset = "none";
defparam \port_out_11[2]~I .oe_async_reset = "none";
defparam \port_out_11[2]~I .oe_power_up = "low";
defparam \port_out_11[2]~I .oe_register_mode = "none";
defparam \port_out_11[2]~I .oe_sync_reset = "none";
defparam \port_out_11[2]~I .operation_mode = "output";
defparam \port_out_11[2]~I .output_async_reset = "none";
defparam \port_out_11[2]~I .output_power_up = "low";
defparam \port_out_11[2]~I .output_register_mode = "none";
defparam \port_out_11[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[3]~I (
	.datain(\U1|U2|port_Out_11 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[3]));
// synopsys translate_off
defparam \port_out_11[3]~I .input_async_reset = "none";
defparam \port_out_11[3]~I .input_power_up = "low";
defparam \port_out_11[3]~I .input_register_mode = "none";
defparam \port_out_11[3]~I .input_sync_reset = "none";
defparam \port_out_11[3]~I .oe_async_reset = "none";
defparam \port_out_11[3]~I .oe_power_up = "low";
defparam \port_out_11[3]~I .oe_register_mode = "none";
defparam \port_out_11[3]~I .oe_sync_reset = "none";
defparam \port_out_11[3]~I .operation_mode = "output";
defparam \port_out_11[3]~I .output_async_reset = "none";
defparam \port_out_11[3]~I .output_power_up = "low";
defparam \port_out_11[3]~I .output_register_mode = "none";
defparam \port_out_11[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[4]~I (
	.datain(\U1|U2|port_Out_11 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[4]));
// synopsys translate_off
defparam \port_out_11[4]~I .input_async_reset = "none";
defparam \port_out_11[4]~I .input_power_up = "low";
defparam \port_out_11[4]~I .input_register_mode = "none";
defparam \port_out_11[4]~I .input_sync_reset = "none";
defparam \port_out_11[4]~I .oe_async_reset = "none";
defparam \port_out_11[4]~I .oe_power_up = "low";
defparam \port_out_11[4]~I .oe_register_mode = "none";
defparam \port_out_11[4]~I .oe_sync_reset = "none";
defparam \port_out_11[4]~I .operation_mode = "output";
defparam \port_out_11[4]~I .output_async_reset = "none";
defparam \port_out_11[4]~I .output_power_up = "low";
defparam \port_out_11[4]~I .output_register_mode = "none";
defparam \port_out_11[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[5]~I (
	.datain(\U1|U2|port_Out_11 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[5]));
// synopsys translate_off
defparam \port_out_11[5]~I .input_async_reset = "none";
defparam \port_out_11[5]~I .input_power_up = "low";
defparam \port_out_11[5]~I .input_register_mode = "none";
defparam \port_out_11[5]~I .input_sync_reset = "none";
defparam \port_out_11[5]~I .oe_async_reset = "none";
defparam \port_out_11[5]~I .oe_power_up = "low";
defparam \port_out_11[5]~I .oe_register_mode = "none";
defparam \port_out_11[5]~I .oe_sync_reset = "none";
defparam \port_out_11[5]~I .operation_mode = "output";
defparam \port_out_11[5]~I .output_async_reset = "none";
defparam \port_out_11[5]~I .output_power_up = "low";
defparam \port_out_11[5]~I .output_register_mode = "none";
defparam \port_out_11[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[6]~I (
	.datain(\U1|U2|port_Out_11 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[6]));
// synopsys translate_off
defparam \port_out_11[6]~I .input_async_reset = "none";
defparam \port_out_11[6]~I .input_power_up = "low";
defparam \port_out_11[6]~I .input_register_mode = "none";
defparam \port_out_11[6]~I .input_sync_reset = "none";
defparam \port_out_11[6]~I .oe_async_reset = "none";
defparam \port_out_11[6]~I .oe_power_up = "low";
defparam \port_out_11[6]~I .oe_register_mode = "none";
defparam \port_out_11[6]~I .oe_sync_reset = "none";
defparam \port_out_11[6]~I .operation_mode = "output";
defparam \port_out_11[6]~I .output_async_reset = "none";
defparam \port_out_11[6]~I .output_power_up = "low";
defparam \port_out_11[6]~I .output_register_mode = "none";
defparam \port_out_11[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_11[7]~I (
	.datain(\U1|U2|port_Out_11 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_11[7]));
// synopsys translate_off
defparam \port_out_11[7]~I .input_async_reset = "none";
defparam \port_out_11[7]~I .input_power_up = "low";
defparam \port_out_11[7]~I .input_register_mode = "none";
defparam \port_out_11[7]~I .input_sync_reset = "none";
defparam \port_out_11[7]~I .oe_async_reset = "none";
defparam \port_out_11[7]~I .oe_power_up = "low";
defparam \port_out_11[7]~I .oe_register_mode = "none";
defparam \port_out_11[7]~I .oe_sync_reset = "none";
defparam \port_out_11[7]~I .operation_mode = "output";
defparam \port_out_11[7]~I .output_async_reset = "none";
defparam \port_out_11[7]~I .output_power_up = "low";
defparam \port_out_11[7]~I .output_register_mode = "none";
defparam \port_out_11[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[0]~I (
	.datain(\U1|U2|port_Out_12 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[0]));
// synopsys translate_off
defparam \port_out_12[0]~I .input_async_reset = "none";
defparam \port_out_12[0]~I .input_power_up = "low";
defparam \port_out_12[0]~I .input_register_mode = "none";
defparam \port_out_12[0]~I .input_sync_reset = "none";
defparam \port_out_12[0]~I .oe_async_reset = "none";
defparam \port_out_12[0]~I .oe_power_up = "low";
defparam \port_out_12[0]~I .oe_register_mode = "none";
defparam \port_out_12[0]~I .oe_sync_reset = "none";
defparam \port_out_12[0]~I .operation_mode = "output";
defparam \port_out_12[0]~I .output_async_reset = "none";
defparam \port_out_12[0]~I .output_power_up = "low";
defparam \port_out_12[0]~I .output_register_mode = "none";
defparam \port_out_12[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[1]~I (
	.datain(\U1|U2|port_Out_12 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[1]));
// synopsys translate_off
defparam \port_out_12[1]~I .input_async_reset = "none";
defparam \port_out_12[1]~I .input_power_up = "low";
defparam \port_out_12[1]~I .input_register_mode = "none";
defparam \port_out_12[1]~I .input_sync_reset = "none";
defparam \port_out_12[1]~I .oe_async_reset = "none";
defparam \port_out_12[1]~I .oe_power_up = "low";
defparam \port_out_12[1]~I .oe_register_mode = "none";
defparam \port_out_12[1]~I .oe_sync_reset = "none";
defparam \port_out_12[1]~I .operation_mode = "output";
defparam \port_out_12[1]~I .output_async_reset = "none";
defparam \port_out_12[1]~I .output_power_up = "low";
defparam \port_out_12[1]~I .output_register_mode = "none";
defparam \port_out_12[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[2]~I (
	.datain(\U1|U2|port_Out_12 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[2]));
// synopsys translate_off
defparam \port_out_12[2]~I .input_async_reset = "none";
defparam \port_out_12[2]~I .input_power_up = "low";
defparam \port_out_12[2]~I .input_register_mode = "none";
defparam \port_out_12[2]~I .input_sync_reset = "none";
defparam \port_out_12[2]~I .oe_async_reset = "none";
defparam \port_out_12[2]~I .oe_power_up = "low";
defparam \port_out_12[2]~I .oe_register_mode = "none";
defparam \port_out_12[2]~I .oe_sync_reset = "none";
defparam \port_out_12[2]~I .operation_mode = "output";
defparam \port_out_12[2]~I .output_async_reset = "none";
defparam \port_out_12[2]~I .output_power_up = "low";
defparam \port_out_12[2]~I .output_register_mode = "none";
defparam \port_out_12[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[3]~I (
	.datain(\U1|U2|port_Out_12 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[3]));
// synopsys translate_off
defparam \port_out_12[3]~I .input_async_reset = "none";
defparam \port_out_12[3]~I .input_power_up = "low";
defparam \port_out_12[3]~I .input_register_mode = "none";
defparam \port_out_12[3]~I .input_sync_reset = "none";
defparam \port_out_12[3]~I .oe_async_reset = "none";
defparam \port_out_12[3]~I .oe_power_up = "low";
defparam \port_out_12[3]~I .oe_register_mode = "none";
defparam \port_out_12[3]~I .oe_sync_reset = "none";
defparam \port_out_12[3]~I .operation_mode = "output";
defparam \port_out_12[3]~I .output_async_reset = "none";
defparam \port_out_12[3]~I .output_power_up = "low";
defparam \port_out_12[3]~I .output_register_mode = "none";
defparam \port_out_12[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[4]~I (
	.datain(\U1|U2|port_Out_12 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[4]));
// synopsys translate_off
defparam \port_out_12[4]~I .input_async_reset = "none";
defparam \port_out_12[4]~I .input_power_up = "low";
defparam \port_out_12[4]~I .input_register_mode = "none";
defparam \port_out_12[4]~I .input_sync_reset = "none";
defparam \port_out_12[4]~I .oe_async_reset = "none";
defparam \port_out_12[4]~I .oe_power_up = "low";
defparam \port_out_12[4]~I .oe_register_mode = "none";
defparam \port_out_12[4]~I .oe_sync_reset = "none";
defparam \port_out_12[4]~I .operation_mode = "output";
defparam \port_out_12[4]~I .output_async_reset = "none";
defparam \port_out_12[4]~I .output_power_up = "low";
defparam \port_out_12[4]~I .output_register_mode = "none";
defparam \port_out_12[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[5]~I (
	.datain(\U1|U2|port_Out_12 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[5]));
// synopsys translate_off
defparam \port_out_12[5]~I .input_async_reset = "none";
defparam \port_out_12[5]~I .input_power_up = "low";
defparam \port_out_12[5]~I .input_register_mode = "none";
defparam \port_out_12[5]~I .input_sync_reset = "none";
defparam \port_out_12[5]~I .oe_async_reset = "none";
defparam \port_out_12[5]~I .oe_power_up = "low";
defparam \port_out_12[5]~I .oe_register_mode = "none";
defparam \port_out_12[5]~I .oe_sync_reset = "none";
defparam \port_out_12[5]~I .operation_mode = "output";
defparam \port_out_12[5]~I .output_async_reset = "none";
defparam \port_out_12[5]~I .output_power_up = "low";
defparam \port_out_12[5]~I .output_register_mode = "none";
defparam \port_out_12[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[6]~I (
	.datain(\U1|U2|port_Out_12 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[6]));
// synopsys translate_off
defparam \port_out_12[6]~I .input_async_reset = "none";
defparam \port_out_12[6]~I .input_power_up = "low";
defparam \port_out_12[6]~I .input_register_mode = "none";
defparam \port_out_12[6]~I .input_sync_reset = "none";
defparam \port_out_12[6]~I .oe_async_reset = "none";
defparam \port_out_12[6]~I .oe_power_up = "low";
defparam \port_out_12[6]~I .oe_register_mode = "none";
defparam \port_out_12[6]~I .oe_sync_reset = "none";
defparam \port_out_12[6]~I .operation_mode = "output";
defparam \port_out_12[6]~I .output_async_reset = "none";
defparam \port_out_12[6]~I .output_power_up = "low";
defparam \port_out_12[6]~I .output_register_mode = "none";
defparam \port_out_12[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_12[7]~I (
	.datain(\U1|U2|port_Out_12 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_12[7]));
// synopsys translate_off
defparam \port_out_12[7]~I .input_async_reset = "none";
defparam \port_out_12[7]~I .input_power_up = "low";
defparam \port_out_12[7]~I .input_register_mode = "none";
defparam \port_out_12[7]~I .input_sync_reset = "none";
defparam \port_out_12[7]~I .oe_async_reset = "none";
defparam \port_out_12[7]~I .oe_power_up = "low";
defparam \port_out_12[7]~I .oe_register_mode = "none";
defparam \port_out_12[7]~I .oe_sync_reset = "none";
defparam \port_out_12[7]~I .operation_mode = "output";
defparam \port_out_12[7]~I .output_async_reset = "none";
defparam \port_out_12[7]~I .output_power_up = "low";
defparam \port_out_12[7]~I .output_register_mode = "none";
defparam \port_out_12[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[0]~I (
	.datain(\U1|U2|port_Out_13 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[0]));
// synopsys translate_off
defparam \port_out_13[0]~I .input_async_reset = "none";
defparam \port_out_13[0]~I .input_power_up = "low";
defparam \port_out_13[0]~I .input_register_mode = "none";
defparam \port_out_13[0]~I .input_sync_reset = "none";
defparam \port_out_13[0]~I .oe_async_reset = "none";
defparam \port_out_13[0]~I .oe_power_up = "low";
defparam \port_out_13[0]~I .oe_register_mode = "none";
defparam \port_out_13[0]~I .oe_sync_reset = "none";
defparam \port_out_13[0]~I .operation_mode = "output";
defparam \port_out_13[0]~I .output_async_reset = "none";
defparam \port_out_13[0]~I .output_power_up = "low";
defparam \port_out_13[0]~I .output_register_mode = "none";
defparam \port_out_13[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[1]~I (
	.datain(\U1|U2|port_Out_13 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[1]));
// synopsys translate_off
defparam \port_out_13[1]~I .input_async_reset = "none";
defparam \port_out_13[1]~I .input_power_up = "low";
defparam \port_out_13[1]~I .input_register_mode = "none";
defparam \port_out_13[1]~I .input_sync_reset = "none";
defparam \port_out_13[1]~I .oe_async_reset = "none";
defparam \port_out_13[1]~I .oe_power_up = "low";
defparam \port_out_13[1]~I .oe_register_mode = "none";
defparam \port_out_13[1]~I .oe_sync_reset = "none";
defparam \port_out_13[1]~I .operation_mode = "output";
defparam \port_out_13[1]~I .output_async_reset = "none";
defparam \port_out_13[1]~I .output_power_up = "low";
defparam \port_out_13[1]~I .output_register_mode = "none";
defparam \port_out_13[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[2]~I (
	.datain(\U1|U2|port_Out_13 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[2]));
// synopsys translate_off
defparam \port_out_13[2]~I .input_async_reset = "none";
defparam \port_out_13[2]~I .input_power_up = "low";
defparam \port_out_13[2]~I .input_register_mode = "none";
defparam \port_out_13[2]~I .input_sync_reset = "none";
defparam \port_out_13[2]~I .oe_async_reset = "none";
defparam \port_out_13[2]~I .oe_power_up = "low";
defparam \port_out_13[2]~I .oe_register_mode = "none";
defparam \port_out_13[2]~I .oe_sync_reset = "none";
defparam \port_out_13[2]~I .operation_mode = "output";
defparam \port_out_13[2]~I .output_async_reset = "none";
defparam \port_out_13[2]~I .output_power_up = "low";
defparam \port_out_13[2]~I .output_register_mode = "none";
defparam \port_out_13[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[3]~I (
	.datain(\U1|U2|port_Out_13 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[3]));
// synopsys translate_off
defparam \port_out_13[3]~I .input_async_reset = "none";
defparam \port_out_13[3]~I .input_power_up = "low";
defparam \port_out_13[3]~I .input_register_mode = "none";
defparam \port_out_13[3]~I .input_sync_reset = "none";
defparam \port_out_13[3]~I .oe_async_reset = "none";
defparam \port_out_13[3]~I .oe_power_up = "low";
defparam \port_out_13[3]~I .oe_register_mode = "none";
defparam \port_out_13[3]~I .oe_sync_reset = "none";
defparam \port_out_13[3]~I .operation_mode = "output";
defparam \port_out_13[3]~I .output_async_reset = "none";
defparam \port_out_13[3]~I .output_power_up = "low";
defparam \port_out_13[3]~I .output_register_mode = "none";
defparam \port_out_13[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[4]~I (
	.datain(\U1|U2|port_Out_13 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[4]));
// synopsys translate_off
defparam \port_out_13[4]~I .input_async_reset = "none";
defparam \port_out_13[4]~I .input_power_up = "low";
defparam \port_out_13[4]~I .input_register_mode = "none";
defparam \port_out_13[4]~I .input_sync_reset = "none";
defparam \port_out_13[4]~I .oe_async_reset = "none";
defparam \port_out_13[4]~I .oe_power_up = "low";
defparam \port_out_13[4]~I .oe_register_mode = "none";
defparam \port_out_13[4]~I .oe_sync_reset = "none";
defparam \port_out_13[4]~I .operation_mode = "output";
defparam \port_out_13[4]~I .output_async_reset = "none";
defparam \port_out_13[4]~I .output_power_up = "low";
defparam \port_out_13[4]~I .output_register_mode = "none";
defparam \port_out_13[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[5]~I (
	.datain(\U1|U2|port_Out_13 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[5]));
// synopsys translate_off
defparam \port_out_13[5]~I .input_async_reset = "none";
defparam \port_out_13[5]~I .input_power_up = "low";
defparam \port_out_13[5]~I .input_register_mode = "none";
defparam \port_out_13[5]~I .input_sync_reset = "none";
defparam \port_out_13[5]~I .oe_async_reset = "none";
defparam \port_out_13[5]~I .oe_power_up = "low";
defparam \port_out_13[5]~I .oe_register_mode = "none";
defparam \port_out_13[5]~I .oe_sync_reset = "none";
defparam \port_out_13[5]~I .operation_mode = "output";
defparam \port_out_13[5]~I .output_async_reset = "none";
defparam \port_out_13[5]~I .output_power_up = "low";
defparam \port_out_13[5]~I .output_register_mode = "none";
defparam \port_out_13[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[6]~I (
	.datain(\U1|U2|port_Out_13 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[6]));
// synopsys translate_off
defparam \port_out_13[6]~I .input_async_reset = "none";
defparam \port_out_13[6]~I .input_power_up = "low";
defparam \port_out_13[6]~I .input_register_mode = "none";
defparam \port_out_13[6]~I .input_sync_reset = "none";
defparam \port_out_13[6]~I .oe_async_reset = "none";
defparam \port_out_13[6]~I .oe_power_up = "low";
defparam \port_out_13[6]~I .oe_register_mode = "none";
defparam \port_out_13[6]~I .oe_sync_reset = "none";
defparam \port_out_13[6]~I .operation_mode = "output";
defparam \port_out_13[6]~I .output_async_reset = "none";
defparam \port_out_13[6]~I .output_power_up = "low";
defparam \port_out_13[6]~I .output_register_mode = "none";
defparam \port_out_13[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_13[7]~I (
	.datain(\U1|U2|port_Out_13 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_13[7]));
// synopsys translate_off
defparam \port_out_13[7]~I .input_async_reset = "none";
defparam \port_out_13[7]~I .input_power_up = "low";
defparam \port_out_13[7]~I .input_register_mode = "none";
defparam \port_out_13[7]~I .input_sync_reset = "none";
defparam \port_out_13[7]~I .oe_async_reset = "none";
defparam \port_out_13[7]~I .oe_power_up = "low";
defparam \port_out_13[7]~I .oe_register_mode = "none";
defparam \port_out_13[7]~I .oe_sync_reset = "none";
defparam \port_out_13[7]~I .operation_mode = "output";
defparam \port_out_13[7]~I .output_async_reset = "none";
defparam \port_out_13[7]~I .output_power_up = "low";
defparam \port_out_13[7]~I .output_register_mode = "none";
defparam \port_out_13[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[0]~I (
	.datain(\U1|U2|port_Out_14 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[0]));
// synopsys translate_off
defparam \port_out_14[0]~I .input_async_reset = "none";
defparam \port_out_14[0]~I .input_power_up = "low";
defparam \port_out_14[0]~I .input_register_mode = "none";
defparam \port_out_14[0]~I .input_sync_reset = "none";
defparam \port_out_14[0]~I .oe_async_reset = "none";
defparam \port_out_14[0]~I .oe_power_up = "low";
defparam \port_out_14[0]~I .oe_register_mode = "none";
defparam \port_out_14[0]~I .oe_sync_reset = "none";
defparam \port_out_14[0]~I .operation_mode = "output";
defparam \port_out_14[0]~I .output_async_reset = "none";
defparam \port_out_14[0]~I .output_power_up = "low";
defparam \port_out_14[0]~I .output_register_mode = "none";
defparam \port_out_14[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[1]~I (
	.datain(\U1|U2|port_Out_14 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[1]));
// synopsys translate_off
defparam \port_out_14[1]~I .input_async_reset = "none";
defparam \port_out_14[1]~I .input_power_up = "low";
defparam \port_out_14[1]~I .input_register_mode = "none";
defparam \port_out_14[1]~I .input_sync_reset = "none";
defparam \port_out_14[1]~I .oe_async_reset = "none";
defparam \port_out_14[1]~I .oe_power_up = "low";
defparam \port_out_14[1]~I .oe_register_mode = "none";
defparam \port_out_14[1]~I .oe_sync_reset = "none";
defparam \port_out_14[1]~I .operation_mode = "output";
defparam \port_out_14[1]~I .output_async_reset = "none";
defparam \port_out_14[1]~I .output_power_up = "low";
defparam \port_out_14[1]~I .output_register_mode = "none";
defparam \port_out_14[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[2]~I (
	.datain(\U1|U2|port_Out_14 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[2]));
// synopsys translate_off
defparam \port_out_14[2]~I .input_async_reset = "none";
defparam \port_out_14[2]~I .input_power_up = "low";
defparam \port_out_14[2]~I .input_register_mode = "none";
defparam \port_out_14[2]~I .input_sync_reset = "none";
defparam \port_out_14[2]~I .oe_async_reset = "none";
defparam \port_out_14[2]~I .oe_power_up = "low";
defparam \port_out_14[2]~I .oe_register_mode = "none";
defparam \port_out_14[2]~I .oe_sync_reset = "none";
defparam \port_out_14[2]~I .operation_mode = "output";
defparam \port_out_14[2]~I .output_async_reset = "none";
defparam \port_out_14[2]~I .output_power_up = "low";
defparam \port_out_14[2]~I .output_register_mode = "none";
defparam \port_out_14[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[3]~I (
	.datain(\U1|U2|port_Out_14 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[3]));
// synopsys translate_off
defparam \port_out_14[3]~I .input_async_reset = "none";
defparam \port_out_14[3]~I .input_power_up = "low";
defparam \port_out_14[3]~I .input_register_mode = "none";
defparam \port_out_14[3]~I .input_sync_reset = "none";
defparam \port_out_14[3]~I .oe_async_reset = "none";
defparam \port_out_14[3]~I .oe_power_up = "low";
defparam \port_out_14[3]~I .oe_register_mode = "none";
defparam \port_out_14[3]~I .oe_sync_reset = "none";
defparam \port_out_14[3]~I .operation_mode = "output";
defparam \port_out_14[3]~I .output_async_reset = "none";
defparam \port_out_14[3]~I .output_power_up = "low";
defparam \port_out_14[3]~I .output_register_mode = "none";
defparam \port_out_14[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[4]~I (
	.datain(\U1|U2|port_Out_14 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[4]));
// synopsys translate_off
defparam \port_out_14[4]~I .input_async_reset = "none";
defparam \port_out_14[4]~I .input_power_up = "low";
defparam \port_out_14[4]~I .input_register_mode = "none";
defparam \port_out_14[4]~I .input_sync_reset = "none";
defparam \port_out_14[4]~I .oe_async_reset = "none";
defparam \port_out_14[4]~I .oe_power_up = "low";
defparam \port_out_14[4]~I .oe_register_mode = "none";
defparam \port_out_14[4]~I .oe_sync_reset = "none";
defparam \port_out_14[4]~I .operation_mode = "output";
defparam \port_out_14[4]~I .output_async_reset = "none";
defparam \port_out_14[4]~I .output_power_up = "low";
defparam \port_out_14[4]~I .output_register_mode = "none";
defparam \port_out_14[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[5]~I (
	.datain(\U1|U2|port_Out_14 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[5]));
// synopsys translate_off
defparam \port_out_14[5]~I .input_async_reset = "none";
defparam \port_out_14[5]~I .input_power_up = "low";
defparam \port_out_14[5]~I .input_register_mode = "none";
defparam \port_out_14[5]~I .input_sync_reset = "none";
defparam \port_out_14[5]~I .oe_async_reset = "none";
defparam \port_out_14[5]~I .oe_power_up = "low";
defparam \port_out_14[5]~I .oe_register_mode = "none";
defparam \port_out_14[5]~I .oe_sync_reset = "none";
defparam \port_out_14[5]~I .operation_mode = "output";
defparam \port_out_14[5]~I .output_async_reset = "none";
defparam \port_out_14[5]~I .output_power_up = "low";
defparam \port_out_14[5]~I .output_register_mode = "none";
defparam \port_out_14[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[6]~I (
	.datain(\U1|U2|port_Out_14 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[6]));
// synopsys translate_off
defparam \port_out_14[6]~I .input_async_reset = "none";
defparam \port_out_14[6]~I .input_power_up = "low";
defparam \port_out_14[6]~I .input_register_mode = "none";
defparam \port_out_14[6]~I .input_sync_reset = "none";
defparam \port_out_14[6]~I .oe_async_reset = "none";
defparam \port_out_14[6]~I .oe_power_up = "low";
defparam \port_out_14[6]~I .oe_register_mode = "none";
defparam \port_out_14[6]~I .oe_sync_reset = "none";
defparam \port_out_14[6]~I .operation_mode = "output";
defparam \port_out_14[6]~I .output_async_reset = "none";
defparam \port_out_14[6]~I .output_power_up = "low";
defparam \port_out_14[6]~I .output_register_mode = "none";
defparam \port_out_14[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_14[7]~I (
	.datain(\U1|U2|port_Out_14 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_14[7]));
// synopsys translate_off
defparam \port_out_14[7]~I .input_async_reset = "none";
defparam \port_out_14[7]~I .input_power_up = "low";
defparam \port_out_14[7]~I .input_register_mode = "none";
defparam \port_out_14[7]~I .input_sync_reset = "none";
defparam \port_out_14[7]~I .oe_async_reset = "none";
defparam \port_out_14[7]~I .oe_power_up = "low";
defparam \port_out_14[7]~I .oe_register_mode = "none";
defparam \port_out_14[7]~I .oe_sync_reset = "none";
defparam \port_out_14[7]~I .operation_mode = "output";
defparam \port_out_14[7]~I .output_async_reset = "none";
defparam \port_out_14[7]~I .output_power_up = "low";
defparam \port_out_14[7]~I .output_register_mode = "none";
defparam \port_out_14[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[0]~I (
	.datain(\U1|U2|port_Out_15 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[0]));
// synopsys translate_off
defparam \port_out_15[0]~I .input_async_reset = "none";
defparam \port_out_15[0]~I .input_power_up = "low";
defparam \port_out_15[0]~I .input_register_mode = "none";
defparam \port_out_15[0]~I .input_sync_reset = "none";
defparam \port_out_15[0]~I .oe_async_reset = "none";
defparam \port_out_15[0]~I .oe_power_up = "low";
defparam \port_out_15[0]~I .oe_register_mode = "none";
defparam \port_out_15[0]~I .oe_sync_reset = "none";
defparam \port_out_15[0]~I .operation_mode = "output";
defparam \port_out_15[0]~I .output_async_reset = "none";
defparam \port_out_15[0]~I .output_power_up = "low";
defparam \port_out_15[0]~I .output_register_mode = "none";
defparam \port_out_15[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[1]~I (
	.datain(\U1|U2|port_Out_15 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[1]));
// synopsys translate_off
defparam \port_out_15[1]~I .input_async_reset = "none";
defparam \port_out_15[1]~I .input_power_up = "low";
defparam \port_out_15[1]~I .input_register_mode = "none";
defparam \port_out_15[1]~I .input_sync_reset = "none";
defparam \port_out_15[1]~I .oe_async_reset = "none";
defparam \port_out_15[1]~I .oe_power_up = "low";
defparam \port_out_15[1]~I .oe_register_mode = "none";
defparam \port_out_15[1]~I .oe_sync_reset = "none";
defparam \port_out_15[1]~I .operation_mode = "output";
defparam \port_out_15[1]~I .output_async_reset = "none";
defparam \port_out_15[1]~I .output_power_up = "low";
defparam \port_out_15[1]~I .output_register_mode = "none";
defparam \port_out_15[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[2]~I (
	.datain(\U1|U2|port_Out_15 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[2]));
// synopsys translate_off
defparam \port_out_15[2]~I .input_async_reset = "none";
defparam \port_out_15[2]~I .input_power_up = "low";
defparam \port_out_15[2]~I .input_register_mode = "none";
defparam \port_out_15[2]~I .input_sync_reset = "none";
defparam \port_out_15[2]~I .oe_async_reset = "none";
defparam \port_out_15[2]~I .oe_power_up = "low";
defparam \port_out_15[2]~I .oe_register_mode = "none";
defparam \port_out_15[2]~I .oe_sync_reset = "none";
defparam \port_out_15[2]~I .operation_mode = "output";
defparam \port_out_15[2]~I .output_async_reset = "none";
defparam \port_out_15[2]~I .output_power_up = "low";
defparam \port_out_15[2]~I .output_register_mode = "none";
defparam \port_out_15[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[3]~I (
	.datain(\U1|U2|port_Out_15 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[3]));
// synopsys translate_off
defparam \port_out_15[3]~I .input_async_reset = "none";
defparam \port_out_15[3]~I .input_power_up = "low";
defparam \port_out_15[3]~I .input_register_mode = "none";
defparam \port_out_15[3]~I .input_sync_reset = "none";
defparam \port_out_15[3]~I .oe_async_reset = "none";
defparam \port_out_15[3]~I .oe_power_up = "low";
defparam \port_out_15[3]~I .oe_register_mode = "none";
defparam \port_out_15[3]~I .oe_sync_reset = "none";
defparam \port_out_15[3]~I .operation_mode = "output";
defparam \port_out_15[3]~I .output_async_reset = "none";
defparam \port_out_15[3]~I .output_power_up = "low";
defparam \port_out_15[3]~I .output_register_mode = "none";
defparam \port_out_15[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[4]~I (
	.datain(\U1|U2|port_Out_15 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[4]));
// synopsys translate_off
defparam \port_out_15[4]~I .input_async_reset = "none";
defparam \port_out_15[4]~I .input_power_up = "low";
defparam \port_out_15[4]~I .input_register_mode = "none";
defparam \port_out_15[4]~I .input_sync_reset = "none";
defparam \port_out_15[4]~I .oe_async_reset = "none";
defparam \port_out_15[4]~I .oe_power_up = "low";
defparam \port_out_15[4]~I .oe_register_mode = "none";
defparam \port_out_15[4]~I .oe_sync_reset = "none";
defparam \port_out_15[4]~I .operation_mode = "output";
defparam \port_out_15[4]~I .output_async_reset = "none";
defparam \port_out_15[4]~I .output_power_up = "low";
defparam \port_out_15[4]~I .output_register_mode = "none";
defparam \port_out_15[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[5]~I (
	.datain(\U1|U2|port_Out_15 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[5]));
// synopsys translate_off
defparam \port_out_15[5]~I .input_async_reset = "none";
defparam \port_out_15[5]~I .input_power_up = "low";
defparam \port_out_15[5]~I .input_register_mode = "none";
defparam \port_out_15[5]~I .input_sync_reset = "none";
defparam \port_out_15[5]~I .oe_async_reset = "none";
defparam \port_out_15[5]~I .oe_power_up = "low";
defparam \port_out_15[5]~I .oe_register_mode = "none";
defparam \port_out_15[5]~I .oe_sync_reset = "none";
defparam \port_out_15[5]~I .operation_mode = "output";
defparam \port_out_15[5]~I .output_async_reset = "none";
defparam \port_out_15[5]~I .output_power_up = "low";
defparam \port_out_15[5]~I .output_register_mode = "none";
defparam \port_out_15[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[6]~I (
	.datain(\U1|U2|port_Out_15 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[6]));
// synopsys translate_off
defparam \port_out_15[6]~I .input_async_reset = "none";
defparam \port_out_15[6]~I .input_power_up = "low";
defparam \port_out_15[6]~I .input_register_mode = "none";
defparam \port_out_15[6]~I .input_sync_reset = "none";
defparam \port_out_15[6]~I .oe_async_reset = "none";
defparam \port_out_15[6]~I .oe_power_up = "low";
defparam \port_out_15[6]~I .oe_register_mode = "none";
defparam \port_out_15[6]~I .oe_sync_reset = "none";
defparam \port_out_15[6]~I .operation_mode = "output";
defparam \port_out_15[6]~I .output_async_reset = "none";
defparam \port_out_15[6]~I .output_power_up = "low";
defparam \port_out_15[6]~I .output_register_mode = "none";
defparam \port_out_15[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \port_out_15[7]~I (
	.datain(\U1|U2|port_Out_15 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(port_out_15[7]));
// synopsys translate_off
defparam \port_out_15[7]~I .input_async_reset = "none";
defparam \port_out_15[7]~I .input_power_up = "low";
defparam \port_out_15[7]~I .input_register_mode = "none";
defparam \port_out_15[7]~I .input_sync_reset = "none";
defparam \port_out_15[7]~I .oe_async_reset = "none";
defparam \port_out_15[7]~I .oe_power_up = "low";
defparam \port_out_15[7]~I .oe_register_mode = "none";
defparam \port_out_15[7]~I .oe_sync_reset = "none";
defparam \port_out_15[7]~I .operation_mode = "output";
defparam \port_out_15[7]~I .output_async_reset = "none";
defparam \port_out_15[7]~I .output_power_up = "low";
defparam \port_out_15[7]~I .output_register_mode = "none";
defparam \port_out_15[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
