--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 132 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RESET = PERIOD TIMEGRP "RESET" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 665 paths analyzed, 475 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.396ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1 (SLICE_X103Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -4.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0 (LATCH)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.073ns (1.849 - 9.922)
  Source Clock:         SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val falling at 5.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y49.AQ     Tcklo                 0.426   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
    SLICE_X103Y49.AX     net (fanout=2)        0.601   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
    SLICE_X103Y49.CLK    Tdick                 0.063   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.489ns logic, 0.601ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1 (SLICE_X103Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0 (LATCH)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.078ns (1.844 - 9.922)
  Source Clock:         SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val falling at 5.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y49.AQ     Tcklo                 0.426   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
    SLICE_X103Y48.AX     net (fanout=2)        0.379   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_0
    SLICE_X103Y48.CLK    Tdick                 0.063   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_C_1
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.489ns logic, 0.379ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1 (SLICE_X125Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0 (LATCH)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 0)
  Clock Path Skew:      -5.358ns (5.920 - 11.278)
  Source Clock:         SREG_CONTROL_INST/SPI_CORE_INST/Mcount_spiclkgen.sck_counter_val falling at 5.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_SCK_BUFG falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y51.AQ     Tcklo                 0.498   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0
    SLICE_X125Y52.AX     net (fanout=2)        2.086   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_0
    SLICE_X125Y52.CLK    Tdick                 0.063   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_C_1
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.561ns logic, 2.086ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RESET = PERIOD TIMEGRP "RESET" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9 (SLICE_X125Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.810ns (1.090 - 0.280)
  Source Clock:         SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y45.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8
    SLICE_X125Y47.A6     net (fanout=1)        0.603   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_P_8
    SLICE_X125Y47.CLK    Tah         (-Th)    -0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_81
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_C_9
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.449ns logic, 0.603ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18 (SLICE_X123Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.276ns (0.727 - 0.451)
  Source Clock:         SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y48.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17
    SLICE_X123Y49.A6     net (fanout=1)        0.113   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_P_17
    SLICE_X123Y49.CLK    Tah         (-Th)    -0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_171
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.415ns logic, 0.113ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18 (SLICE_X123Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.280ns (0.407 - 0.127)
  Source Clock:         SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_SCK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y49.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17
    SLICE_X123Y49.A5     net (fanout=1)        0.178   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_C_17
    SLICE_X123Y49.CLK    Tah         (-Th)    -0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_171
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_P_18
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.413ns logic, 0.178ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RESET = PERIOD TIMEGRP "RESET" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLOCK_COUNT_OBUFDS/CLK0
  Logical resource: ODDR2_LVDS_CLOC_BUFFER_OUT_INST/CK0
  Location pin: OLOGIC_X18Y173.CLK0
  Clock network: MSBDAT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 855 paths analyzed, 301 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.816ns.
--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.877 - 0.811)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y52.BQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_9
    RAMB16_X2Y8.ADDRA13  net (fanout=4)        3.581   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
    RAMB16_X2Y8.CLKA     Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.758ns logic, 3.581ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.877 - 0.811)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y52.AQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<9>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_8
    RAMB16_X2Y8.ADDRA12  net (fanout=4)        3.379   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<8>
    RAMB16_X2Y8.CLKA     Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.758ns logic, 3.379ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6 (FF)
  Destination:          BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.877 - 0.813)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6 to BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y51.CQ      Tcko                  0.408   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<7>
                                                       BLOCKMEM_CTRL_INST/CLOCK_DIV_REG_6
    RAMB16_X2Y8.ADDRA10  net (fanout=4)        3.351   BLOCKMEM_CTRL_INST/CLOCK_DIV_REG<6>
    RAMB16_X2Y8.CLKA     Trcck_ADDRA           0.350   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (0.758ns logic, 3.351ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_SER_RST_DLY_3 (SLICE_X86Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_SER_RST_DLY_2 (FF)
  Destination:          DIGIF_SER_RST_DLY_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_SER_RST_DLY_2 to DIGIF_SER_RST_DLY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y78.CQ      Tcko                  0.200   DIGIF_SER_RST_DLY<3>
                                                       DIGIF_SER_RST_DLY_2
    SLICE_X86Y78.DX      net (fanout=1)        0.131   DIGIF_SER_RST_DLY<2>
    SLICE_X86Y78.CLK     Tckdi       (-Th)    -0.048   DIGIF_SER_RST_DLY<3>
                                                       DIGIF_SER_RST_DLY_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1 (SLICE_X110Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1 to SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y69.AQ     Tcko                  0.200   SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1
                                                       SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1
    SLICE_X110Y69.A6     net (fanout=7)        0.029   SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1
    SLICE_X110Y69.CLK    Tah         (-Th)    -0.190   SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1
                                                       SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1-In1
                                                       SREG_CONTROL_INST/T_SERIAL_INST/state_fsm_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (SLICE_X110Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (FF)
  Destination:          SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0 to SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y76.AQ     Tcko                  0.200   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    SLICE_X110Y76.A6     net (fanout=3)        0.029   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<0>
    SLICE_X110Y76.CLK    Tah         (-Th)    -0.190   SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter<3>
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/Mcount_rx_state_counter_xor<0>11_INV_0
                                                       SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST/rx_state_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y8.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_100_BUFG/I0
  Logical resource: CLOCK_100_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 855 paths analyzed, 328 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.346ns.
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (SLICE_X95Y131.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 0)
  Clock Path Skew:      -0.226ns (0.606 - 0.832)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q1    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X95Y131.DX     net (fanout=1)        4.139   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<3>
    SLICE_X95Y131.CLK    Tdick                 0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_3
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (0.848ns logic, 4.139ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (SLICE_X95Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.986ns (Levels of Logic = 0)
  Clock Path Skew:      -0.226ns (0.606 - 0.832)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q3    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X95Y131.BX     net (fanout=1)        4.138   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<1>
    SLICE_X95Y131.CLK    Tdick                 0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_1
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (0.848ns logic, 4.138ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (SLICE_X95Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     74.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      4.979ns (Levels of Logic = 0)
  Clock Path Skew:      -0.226ns (0.606 - 0.832)
  Source Clock:         CLOCK_DESER_4BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y175.Q4    Tiscko_Q              0.785   G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pins[0].iserdes2_master
    SLICE_X95Y131.AX     net (fanout=1)        4.131   G0LTX_DESER_INST/I_SAMPLING_LSB_OUT<0>
    SLICE_X95Y131.CLK    Tdick                 0.063   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_0
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (0.848ns logic, 4.131ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 (SLICE_X95Y131.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2 to G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y131.CQ     Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_2
    SLICE_X95Y131.C5     net (fanout=2)        0.056   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<2>
    SLICE_X95Y131.CLK    Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<3>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG<2>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_LSB/I_SREG_6
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (SLICE_X97Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 (FF)
  Destination:          G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6 to G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y112.CQ     Tcko                  0.198   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_6
    SLICE_X97Y112.C5     net (fanout=2)        0.056   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>
    SLICE_X97Y112.CLK    Tah         (-Th)    -0.155   G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<7>
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG<6>_rt
                                                       G0LTX_DESER_INST/I_DESERIALIZER_MSB/I_SREG_10
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data (SLICE_X98Y186.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data (FF)
  Destination:          G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_4BIT rising at 80.000ns
  Destination Clock:    CLOCK_DESER_4BIT rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data to G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y186.AQ     Tcko                  0.200   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
    SLICE_X98Y186.A6     net (fanout=3)        0.021   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
    SLICE_X98Y186.CLK    Tah         (-Th)    -0.190   G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data_rstpot
                                                       G0LTX_DESER_INST/I_SAMPLING_LSB/pd_inst/rst_data
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.270ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_DESER_INST/clkout2_buf/I0
  Logical resource: PLL_DESER_INST/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_DESER_INST/clkout1
--------------------------------------------------------------------------------
Slack: 79.570ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/CLK
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/CK
  Location pin: SLICE_X98Y172.CLK
  Clock network: CLOCK_DESER_4BIT
--------------------------------------------------------------------------------
Slack: 79.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter<3>/SR
  Logical resource: G0LTX_DESER_INST/I_SAMPLING_MSB/pd_inst/counter_0/SR
  Location pin: SLICE_X98Y172.SR
  Clock network: RESET_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 0.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.956ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/F_EDGE_FLAG (SLICE_X79Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/F_EDGE_FLAG (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.125ns (Levels of Logic = 1)
  Clock Path Skew:      2.616ns (2.307 - -0.309)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 10.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/F_EDGE_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X81Y78.C5      net (fanout=13)       2.095   d_digif_serial_rst_OBUF
    SLICE_X81Y78.C       Tilo                  0.259   DIGIF_INST/_n0184
                                                       DIGIF_INST/_n01841
    SLICE_X79Y91.SR      net (fanout=4)        1.475   DIGIF_INST/_n0184
    SLICE_X79Y91.CLK     Tsrck                 0.446   DIGIF_INST/F_EDGE_FLAG
                                                       DIGIF_INST/F_EDGE_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      6.125ns (2.555ns logic, 3.570ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_1 (SLICE_X78Y90.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 1)
  Clock Path Skew:      2.613ns (2.304 - -0.309)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.preamble_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X78Y90.D6      net (fanout=13)       3.309   d_digif_serial_rst_OBUF
    SLICE_X78Y90.D       Tilo                  0.205   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X78Y90.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X78Y90.CLK     Tsrck                 0.455   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (2.510ns logic, 3.611ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_0 to DIGIF_INST/rising_edge_process.preamble_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.AQ      Tcko                  0.408   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    SLICE_X78Y90.D5      net (fanout=5)        0.706   DIGIF_INST/rising_edge_process.preamble_counter<0>
    SLICE_X78Y90.D       Tilo                  0.205   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X78Y90.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X78Y90.CLK     Tsrck                 0.455   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (1.068ns logic, 1.008ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.827ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.CQ      Tcko                  0.408   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X78Y90.D2      net (fanout=3)        0.457   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X78Y90.D       Tilo                  0.205   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X78Y90.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X78Y90.CLK     Tsrck                 0.455   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (1.068ns logic, 0.759ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_0 (SLICE_X78Y90.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 1)
  Clock Path Skew:      2.613ns (2.304 - -0.309)
  Source Clock:         CLOCK_100 falling at 15.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.480ns

  Clock Uncertainty:          0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.395ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to DIGIF_INST/rising_edge_process.preamble_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA6    Trcko_DOA             1.850   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X78Y90.D6      net (fanout=13)       3.309   d_digif_serial_rst_OBUF
    SLICE_X78Y90.D       Tilo                  0.205   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X78Y90.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X78Y90.CLK     Tsrck                 0.444   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (2.499ns logic, 3.611ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_0 to DIGIF_INST/rising_edge_process.preamble_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.AQ      Tcko                  0.408   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    SLICE_X78Y90.D5      net (fanout=5)        0.706   DIGIF_INST/rising_edge_process.preamble_counter<0>
    SLICE_X78Y90.D       Tilo                  0.205   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X78Y90.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X78Y90.CLK     Tsrck                 0.444   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (1.057ns logic, 1.008ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.CQ      Tcko                  0.408   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X78Y90.D2      net (fanout=3)        0.457   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X78Y90.D       Tilo                  0.205   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val2
    SLICE_X78Y90.SR      net (fanout=1)        0.302   DIGIF_INST/Mcount_rising_edge_process.preamble_counter_val
    SLICE_X78Y90.CLK     Tsrck                 0.444   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (1.057ns logic, 0.759ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_3 (SLICE_X78Y90.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_2 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_2 to DIGIF_INST/rising_edge_process.preamble_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.CQ      Tcko                  0.200   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_2
    SLICE_X78Y90.C5      net (fanout=3)        0.071   DIGIF_INST/rising_edge_process.preamble_counter<2>
    SLICE_X78Y90.CLK     Tah         (-Th)    -0.121   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Result<3>1
                                                       DIGIF_INST/rising_edge_process.preamble_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/falling_edge_process.sck_toggle (SLICE_X66Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Destination:          DIGIF_INST/falling_edge_process.sck_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT falling at 30.000ns
  Destination Clock:    CLOCK_DESER_1BIT falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/falling_edge_process.sck_toggle to DIGIF_INST/falling_edge_process.sck_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.AQ      Tcko                  0.200   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X66Y95.A6      net (fanout=1)        0.017   DIGIF_INST/falling_edge_process.sck_toggle
    SLICE_X66Y95.CLK     Tah         (-Th)    -0.190   DIGIF_INST/falling_edge_process.sck_toggle
                                                       DIGIF_INST/falling_edge_process.sck_toggle_falling_edge_process.sck_toggle_MUX_144_o1_INV_0
                                                       DIGIF_INST/falling_edge_process.sck_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/rising_edge_process.preamble_counter_0 (SLICE_X78Y90.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Destination:          DIGIF_INST/rising_edge_process.preamble_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_DESER_1BIT rising at 20.000ns
  Destination Clock:    CLOCK_DESER_1BIT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/rising_edge_process.preamble_counter_0 to DIGIF_INST/rising_edge_process.preamble_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.AQ      Tcko                  0.200   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    SLICE_X78Y90.A6      net (fanout=5)        0.041   DIGIF_INST/rising_edge_process.preamble_counter<0>
    SLICE_X78Y90.CLK     Tah         (-Th)    -0.190   DIGIF_INST/rising_edge_process.preamble_counter<2>
                                                       DIGIF_INST/Mcount_rising_edge_process.preamble_counter_xor<0>11_INV_0
                                                       DIGIF_INST/rising_edge_process.preamble_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.390ns logic, 0.041ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" TS_CLOCK / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/falling_edge_process.sck_toggle/CLK
  Logical resource: DIGIF_INST/falling_edge_process.sck_toggle/CK
  Location pin: SLICE_X66Y95.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/rising_edge_process.preamble_counter<2>/CLK
  Logical resource: DIGIF_INST/rising_edge_process.preamble_counter_0/CK
  Location pin: SLICE_X78Y90.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/rising_edge_process.preamble_counter<2>/CLK
  Logical resource: DIGIF_INST/rising_edge_process.preamble_counter_1/CK
  Location pin: SLICE_X78Y90.CLK
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout2" TS_CLOCK /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3385 paths analyzed, 1805 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.933ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 (SLICE_X84Y28.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 1)
  Clock Path Skew:      1.306ns (1.729 - 0.423)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Fast Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA4    Trcko_DOA             1.291   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X86Y60.B5      net (fanout=3)        0.283   MEMDATA<4>
    SLICE_X86Y60.B       Tilo                  0.151   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        1.521   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.189   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.631ns logic, 1.804ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.697 - 0.633)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y60.DMUX    Tshcko                0.461   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X86Y60.B1      net (fanout=2)        0.621   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X86Y60.B       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        2.443   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.331   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.997ns logic, 3.064ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 (FF)
  Requirement:          60.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.697 - 0.634)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y61.BMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X86Y60.B3      net (fanout=52)       0.534   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X86Y60.B       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        2.443   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.331   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.991ns logic, 2.977ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (SLICE_X84Y28.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Clock Path Skew:      1.306ns (1.729 - 0.423)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Fast Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA4    Trcko_DOA             1.291   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X86Y60.B5      net (fanout=3)        0.283   MEMDATA<4>
    SLICE_X86Y60.B       Tilo                  0.151   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        1.521   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.178   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.620ns logic, 1.804ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.697 - 0.633)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y60.DMUX    Tshcko                0.461   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X86Y60.B1      net (fanout=2)        0.621   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X86Y60.B       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        2.443   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.276   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (0.942ns logic, 3.064ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     56.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24 (FF)
  Requirement:          60.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.697 - 0.634)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y61.BMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X86Y60.B3      net (fanout=52)       0.534   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X86Y60.B       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        2.443   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.276   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_24
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (0.936ns logic, 2.977ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (SLICE_X84Y28.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.422ns (Levels of Logic = 1)
  Clock Path Skew:      1.306ns (1.729 - 0.423)
  Source Clock:         CLOCK_100 falling at 55.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.504ns

  Clock Uncertainty:          0.504ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.442ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Fast Process Corner: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOA4    Trcko_DOA             1.291   BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X86Y60.B5      net (fanout=3)        0.283   MEMDATA<4>
    SLICE_X86Y60.B       Tilo                  0.151   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        1.521   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.176   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (1.618ns logic, 1.804ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     55.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          60.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.697 - 0.633)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y60.DMUX    Tshcko                0.461   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X86Y60.B1      net (fanout=2)        0.621   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WREN_WORD
    SLICE_X86Y60.B       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        2.443   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.295   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (0.961ns logic, 3.064ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     56.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          60.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.697 - 0.634)
  Source Clock:         CLOCK_DESER_WORD rising at 0.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.242ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y61.BMUX    Tshcko                0.455   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X86Y60.B3      net (fanout=52)       0.534   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X86Y60.B       Tilo                  0.205   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X84Y28.CE      net (fanout=9)        2.443   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X84Y28.CLK     Tceck                 0.295   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.955ns logic, 2.977ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y14.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y28.AQ      Tcko                  0.234   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<26>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_23
    RAMB16_X3Y14.DIA0    net (fanout=8)        0.166   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<23>
    RAMB16_X3Y14.CLKA    Trckd_DIA   (-Th)     0.053   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y24.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.078 - 0.076)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.AMUX    Tshcko                0.238   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2
    RAMB16_X3Y24.ADDRA5  net (fanout=31)       0.180   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<2>
    RAMB16_X3Y24.CLKA    Trckc_ADDRA (-Th)     0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.172ns logic, 0.180ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y24.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3 (FF)
  Destination:          FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.078 - 0.076)
  Source Clock:         CLOCK_DESER_WORD rising at 60.000ns
  Destination Clock:    CLOCK_DESER_WORD rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3 to FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.BMUX    Tshcko                0.238   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2<5>
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3
    RAMB16_X3Y24.ADDRA6  net (fanout=30)       0.180   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<3>
    RAMB16_X3Y24.CLKA    Trckc_ADDRA (-Th)     0.066   FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.172ns logic, 0.180ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP "PLL_DESER_INST_clkout2" TS_CLOCK /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------
Slack: 56.876ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y8.CLKA
  Clock network: CLOCK_DESER_WORD
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.006ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.994ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.D2      net (fanout=134)      4.531   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.D       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1
    SLICE_X98Y22.CLK     net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (0.660ns logic, 5.346ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.405ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X98Y22.D5      net (fanout=266)      3.265   RESET_IBUF
    SLICE_X98Y22.D       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1
    SLICE_X98Y22.CLK     net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.515ns logic, 4.080ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.720ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_95 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_95 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_95
    SLICE_X98Y22.D4      net (fanout=2)        0.869   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
    SLICE_X98Y22.D       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1
    SLICE_X98Y22.CLK     net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (0.596ns logic, 1.684ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.D2      net (fanout=134)      4.531   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.DMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1
    SLICE_X98Y22.SR      net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o
    SLICE_X98Y22.CLK     Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (0.899ns logic, 4.866ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.646ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X98Y22.D5      net (fanout=266)      3.265   RESET_IBUF
    SLICE_X98Y22.DMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1
    SLICE_X98Y22.SR      net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o
    SLICE_X98Y22.CLK     Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.754ns logic, 3.600ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_95 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_95 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_95
    SLICE_X98Y22.D4      net (fanout=2)        0.869   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
    SLICE_X98Y22.DMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1
    SLICE_X98Y22.SR      net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o
    SLICE_X98Y22.CLK     Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.835ns logic, 1.204ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_95 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_95 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_95
    SLICE_X98Y22.D4      net (fanout=2)        0.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
    SLICE_X98Y22.DMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1
    SLICE_X98Y22.SR      net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o
    SLICE_X98Y22.CLK     Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.464ns logic, 0.673ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.288ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Data Path Delay:      3.288ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X98Y22.D5      net (fanout=266)      2.087   RESET_IBUF
    SLICE_X98Y22.DMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1
    SLICE_X98Y22.SR      net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o
    SLICE_X98Y22.CLK     Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.029ns logic, 2.259ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.D2      net (fanout=134)      2.783   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.DMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o1
    SLICE_X98Y22.SR      net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_3_o
    SLICE_X98Y22.CLK     Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.504ns logic, 2.955ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_95 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_95 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_95
    SLICE_X98Y22.D4      net (fanout=2)        0.501   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
    SLICE_X98Y22.D       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1
    SLICE_X98Y22.CLK     net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.340ns logic, 0.922ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.413ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Data Path Delay:      3.413ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X98Y22.D5      net (fanout=266)      2.087   RESET_IBUF
    SLICE_X98Y22.D       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1
    SLICE_X98Y22.CLK     net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.905ns logic, 2.508ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (SLICE_X98Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.584ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC (LATCH)
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.D2      net (fanout=134)      2.783   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X98Y22.D       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_95_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o1
    SLICE_X98Y22.CLK     net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[95]_AND_2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (0.380ns logic, 3.204ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.677ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.A4      net (fanout=134)      4.154   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1
    SLICE_X99Y23.SR      net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o
    SLICE_X99Y23.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (1.048ns logic, 4.629ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.418ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X99Y23.A3      net (fanout=266)      3.204   RESET_IBUF
    SLICE_X99Y23.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1
    SLICE_X99Y23.SR      net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o
    SLICE_X99Y23.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (1.903ns logic, 3.679ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94
    SLICE_X99Y23.A2      net (fanout=2)        0.894   SREG_CONTROL_INST/SPI_DATA_BUFFER<94>
    SLICE_X99Y23.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1
    SLICE_X99Y23.SR      net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o
    SLICE_X99Y23.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.984ns logic, 1.369ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.385ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.615ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.A4      net (fanout=134)      4.154   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1
    SLICE_X99Y23.CLK     net (fanout=2)        0.747   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
    -------------------------------------------------  ---------------------------
    Total                                      5.615ns (0.714ns logic, 4.901ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.480ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.520ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X99Y23.A3      net (fanout=266)      3.204   RESET_IBUF
    SLICE_X99Y23.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1
    SLICE_X99Y23.CLK     net (fanout=2)        0.747   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (1.569ns logic, 3.951ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.709ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94
    SLICE_X99Y23.A2      net (fanout=2)        0.894   SREG_CONTROL_INST/SPI_DATA_BUFFER<94>
    SLICE_X99Y23.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1
    SLICE_X99Y23.CLK     net (fanout=2)        0.747   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.650ns logic, 1.641ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94
    SLICE_X99Y23.A2      net (fanout=2)        0.547   SREG_CONTROL_INST/SPI_DATA_BUFFER<94>
    SLICE_X99Y23.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1
    SLICE_X99Y23.SR      net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o
    SLICE_X99Y23.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.556ns logic, 0.841ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.A4      net (fanout=134)      2.530   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1
    SLICE_X99Y23.SR      net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o
    SLICE_X99Y23.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.596ns logic, 2.824ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.500ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X99Y23.A3      net (fanout=266)      2.085   RESET_IBUF
    SLICE_X99Y23.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o1
    SLICE_X99Y23.SR      net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_5_o
    SLICE_X99Y23.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.121ns logic, 2.379ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.321ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_94 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      1.321ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_94 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_94
    SLICE_X99Y23.A2      net (fanout=2)        0.547   SREG_CONTROL_INST/SPI_DATA_BUFFER<94>
    SLICE_X99Y23.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1
    SLICE_X99Y23.CLK     net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.354ns logic, 0.967ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.344ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.A4      net (fanout=134)      2.530   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X99Y23.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1
    SLICE_X99Y23.CLK     net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.394ns logic, 2.950ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (SLICE_X99Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.424ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC (LATCH)
  Data Path Delay:      3.424ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X99Y23.A3      net (fanout=266)      2.085   RESET_IBUF
    SLICE_X99Y23.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_94_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o1
    SLICE_X99Y23.CLK     net (fanout=2)        0.420   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[94]_AND_4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.919ns logic, 2.505ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.832ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.168ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X94Y23.D3      net (fanout=266)      3.697   RESET_IBUF
    SLICE_X94Y23.DMUX    Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1
    SLICE_X94Y23.SR      net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o
    SLICE_X94Y23.CLK     Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.800ns logic, 4.032ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.D5      net (fanout=134)      4.195   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.DMUX    Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1
    SLICE_X94Y23.SR      net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o
    SLICE_X94Y23.CLK     Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (0.945ns logic, 4.530ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X94Y23.D1      net (fanout=2)        1.191   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X94Y23.DMUX    Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1
    SLICE_X94Y23.SR      net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o
    SLICE_X94Y23.CLK     Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.881ns logic, 1.526ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.316ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X94Y23.D3      net (fanout=266)      3.697   RESET_IBUF
    SLICE_X94Y23.D       Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1
    SLICE_X94Y23.CLK     net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (1.513ns logic, 4.171ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.673ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.D5      net (fanout=134)      4.195   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.D       Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1
    SLICE_X94Y23.CLK     net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (0.658ns logic, 4.669ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.741ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X94Y23.D1      net (fanout=2)        1.191   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X94Y23.D       Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1
    SLICE_X94Y23.CLK     net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.594ns logic, 1.665ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X94Y23.D1      net (fanout=2)        0.717   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X94Y23.DMUX    Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1
    SLICE_X94Y23.SR      net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o
    SLICE_X94Y23.CLK     Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.483ns logic, 0.889ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.D5      net (fanout=134)      2.574   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.DMUX    Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1
    SLICE_X94Y23.SR      net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o
    SLICE_X94Y23.CLK     Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.523ns logic, 2.746ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.616ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X94Y23.D3      net (fanout=266)      2.396   RESET_IBUF
    SLICE_X94Y23.DMUX    Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o1
    SLICE_X94Y23.SR      net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_7_o
    SLICE_X94Y23.CLK     Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.048ns logic, 2.568ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.362ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_93 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      1.362ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_93 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_93
    SLICE_X94Y23.D1      net (fanout=2)        0.717   SREG_CONTROL_INST/SPI_DATA_BUFFER<93>
    SLICE_X94Y23.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1
    SLICE_X94Y23.CLK     net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.354ns logic, 1.008ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.259ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      3.259ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.D5      net (fanout=134)      2.574   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X94Y23.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1
    SLICE_X94Y23.CLK     net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (0.394ns logic, 2.865ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (SLICE_X94Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.606ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC (LATCH)
  Data Path Delay:      3.606ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X94Y23.D3      net (fanout=266)      2.396   RESET_IBUF
    SLICE_X94Y23.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_93_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o1
    SLICE_X94Y23.CLK     net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[93]_AND_6_o
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (0.919ns logic, 2.687ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.239ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.761ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y27.A4      net (fanout=266)      3.867   RESET_IBUF
    SLICE_X95Y27.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1
    SLICE_X95Y27.SR      net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o
    SLICE_X95Y27.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (1.903ns logic, 4.336ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.A5      net (fanout=134)      3.977   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1
    SLICE_X95Y27.SR      net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o
    SLICE_X95Y27.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (1.048ns logic, 4.446ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X95Y27.A1      net (fanout=2)        1.083   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X95Y27.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1
    SLICE_X95Y27.SR      net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o
    SLICE_X95Y27.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (0.984ns logic, 1.552ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.005ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.995ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y27.A4      net (fanout=266)      3.867   RESET_IBUF
    SLICE_X95Y27.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1
    SLICE_X95Y27.CLK     net (fanout=2)        0.559   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      5.995ns (1.569ns logic, 4.426ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.750ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.250ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.A5      net (fanout=134)      3.977   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1
    SLICE_X95Y27.CLK     net (fanout=2)        0.559   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (0.714ns logic, 4.536ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.708ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X95Y27.A1      net (fanout=2)        1.083   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X95Y27.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1
    SLICE_X95Y27.CLK     net (fanout=2)        0.559   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (0.650ns logic, 1.642ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.500ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X95Y27.A1      net (fanout=2)        0.656   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X95Y27.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1
    SLICE_X95Y27.SR      net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o
    SLICE_X95Y27.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (0.556ns logic, 0.944ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.315ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.A5      net (fanout=134)      2.431   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1
    SLICE_X95Y27.SR      net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o
    SLICE_X95Y27.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.596ns logic, 2.719ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.900ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      3.900ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y27.A4      net (fanout=266)      2.491   RESET_IBUF
    SLICE_X95Y27.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o1
    SLICE_X95Y27.SR      net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_9_o
    SLICE_X95Y27.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.121ns logic, 2.779ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.214ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_92 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_92 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y28.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<95>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_92
    SLICE_X95Y27.A1      net (fanout=2)        0.656   SREG_CONTROL_INST/SPI_DATA_BUFFER<92>
    SLICE_X95Y27.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1
    SLICE_X95Y27.CLK     net (fanout=2)        0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.354ns logic, 0.860ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.029ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      3.029ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.A5      net (fanout=134)      2.431   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y27.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1
    SLICE_X95Y27.CLK     net (fanout=2)        0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.394ns logic, 2.635ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (SLICE_X95Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.614ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC (LATCH)
  Data Path Delay:      3.614ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y27.A4      net (fanout=266)      2.491   RESET_IBUF
    SLICE_X95Y27.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_92_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o1
    SLICE_X95Y27.CLK     net (fanout=2)        0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[92]_AND_8_o
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (0.919ns logic, 2.695ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.366ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.634ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.366ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y28.A5      net (fanout=266)      3.986   RESET_IBUF
    SLICE_X95Y28.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1
    SLICE_X95Y28.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o
    SLICE_X95Y28.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.366ns (1.903ns logic, 4.463ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.A3      net (fanout=134)      4.062   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1
    SLICE_X95Y28.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o
    SLICE_X95Y28.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.048ns logic, 4.539ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X95Y28.A4      net (fanout=2)        1.515   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X95Y28.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1
    SLICE_X95Y28.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o
    SLICE_X95Y28.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (1.001ns logic, 1.992ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.761ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y28.A5      net (fanout=266)      3.986   RESET_IBUF
    SLICE_X95Y28.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1
    SLICE_X95Y28.CLK     net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (1.569ns logic, 4.670ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.540ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.A3      net (fanout=134)      4.062   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1
    SLICE_X95Y28.CLK     net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (0.714ns logic, 4.746ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.134ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X95Y28.A4      net (fanout=2)        1.515   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X95Y28.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1
    SLICE_X95Y28.CLK     net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.667ns logic, 2.199ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X95Y28.A4      net (fanout=2)        0.903   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X95Y28.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1
    SLICE_X95Y28.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o
    SLICE_X95Y28.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.558ns logic, 1.199ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.A3      net (fanout=134)      2.503   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1
    SLICE_X95Y28.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o
    SLICE_X95Y28.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.596ns logic, 2.799ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.982ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      3.982ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y28.A5      net (fanout=266)      2.565   RESET_IBUF
    SLICE_X95Y28.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o1
    SLICE_X95Y28.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_11_o
    SLICE_X95Y28.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.121ns logic, 2.861ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.616ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_91 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_91 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_91
    SLICE_X95Y28.A4      net (fanout=2)        0.903   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
    SLICE_X95Y28.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1
    SLICE_X95Y28.CLK     net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.356ns logic, 1.260ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.254ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.A3      net (fanout=134)      2.503   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X95Y28.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1
    SLICE_X95Y28.CLK     net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.394ns logic, 2.860ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (SLICE_X95Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.841ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC (LATCH)
  Data Path Delay:      3.841ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X95Y28.A5      net (fanout=266)      2.565   RESET_IBUF
    SLICE_X95Y28.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_91_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o1
    SLICE_X95Y28.CLK     net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[91]_AND_10_o
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (0.919ns logic, 2.922ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.475ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.525ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.475ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y28.D5     net (fanout=266)      3.089   RESET_IBUF
    SLICE_X111Y28.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1
    SLICE_X111Y28.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (1.569ns logic, 3.906ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.025ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.D3     net (fanout=134)      3.444   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1
    SLICE_X111Y28.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (0.714ns logic, 4.261ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.639ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X111Y28.D1     net (fanout=2)        0.877   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X111Y28.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1
    SLICE_X111Y28.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.667ns logic, 1.694ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.652ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y28.D5     net (fanout=266)      3.089   RESET_IBUF
    SLICE_X111Y28.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1
    SLICE_X111Y28.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o
    SLICE_X111Y28.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.949ns logic, 3.399ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.D3     net (fanout=134)      3.444   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1
    SLICE_X111Y28.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o
    SLICE_X111Y28.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.094ns logic, 3.754ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X111Y28.D1     net (fanout=2)        0.877   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X111Y28.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1
    SLICE_X111Y28.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o
    SLICE_X111Y28.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.047ns logic, 1.187ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X111Y28.D1     net (fanout=2)        0.504   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X111Y28.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1
    SLICE_X111Y28.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o
    SLICE_X111Y28.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.562ns logic, 0.671ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.D3     net (fanout=134)      2.079   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1
    SLICE_X111Y28.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o
    SLICE_X111Y28.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.600ns logic, 2.246ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.202ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      3.202ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y28.D5     net (fanout=266)      1.910   RESET_IBUF
    SLICE_X111Y28.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o1
    SLICE_X111Y28.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_13_o
    SLICE_X111Y28.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.125ns logic, 2.077ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.283ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_90 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      1.283ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_90 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_90
    SLICE_X111Y28.D1     net (fanout=2)        0.504   SREG_CONTROL_INST/SPI_DATA_BUFFER<90>
    SLICE_X111Y28.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1
    SLICE_X111Y28.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.356ns logic, 0.927ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.896ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.D3     net (fanout=134)      2.079   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y28.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1
    SLICE_X111Y28.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.394ns logic, 2.502ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (SLICE_X111Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.252ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC (LATCH)
  Data Path Delay:      3.252ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y28.D5     net (fanout=266)      1.910   RESET_IBUF
    SLICE_X111Y28.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_90_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o1
    SLICE_X111Y28.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[90]_AND_12_o
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.919ns logic, 2.333ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.746ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.254ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y29.D5     net (fanout=266)      3.332   RESET_IBUF
    SLICE_X109Y29.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1
    SLICE_X109Y29.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.569ns logic, 4.177ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.086ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.D4     net (fanout=134)      3.355   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1
    SLICE_X109Y29.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (0.714ns logic, 4.200ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.744ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X109Y29.D3     net (fanout=2)        0.744   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X109Y29.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1
    SLICE_X109Y29.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.667ns logic, 1.589ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.409ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y29.D5     net (fanout=266)      3.332   RESET_IBUF
    SLICE_X109Y29.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1
    SLICE_X109Y29.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o
    SLICE_X109Y29.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.949ns logic, 3.642ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.D4     net (fanout=134)      3.355   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1
    SLICE_X109Y29.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o
    SLICE_X109Y29.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.094ns logic, 3.665ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X109Y29.D3     net (fanout=2)        0.744   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X109Y29.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1
    SLICE_X109Y29.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o
    SLICE_X109Y29.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (1.047ns logic, 1.054ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X109Y29.D3     net (fanout=2)        0.436   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X109Y29.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1
    SLICE_X109Y29.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o
    SLICE_X109Y29.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.562ns logic, 0.603ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.D4     net (fanout=134)      2.019   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1
    SLICE_X109Y29.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o
    SLICE_X109Y29.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.600ns logic, 2.186ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.343ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      3.343ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y29.D5     net (fanout=266)      2.051   RESET_IBUF
    SLICE_X109Y29.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o1
    SLICE_X109Y29.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_15_o
    SLICE_X109Y29.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.125ns logic, 2.218ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.231ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_89 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_89 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_89
    SLICE_X109Y29.D3     net (fanout=2)        0.436   SREG_CONTROL_INST/SPI_DATA_BUFFER<89>
    SLICE_X109Y29.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1
    SLICE_X109Y29.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.356ns logic, 0.875ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.852ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      2.852ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.D4     net (fanout=134)      2.019   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y29.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1
    SLICE_X109Y29.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.394ns logic, 2.458ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (SLICE_X109Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.409ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC (LATCH)
  Data Path Delay:      3.409ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y29.D5     net (fanout=266)      2.051   RESET_IBUF
    SLICE_X109Y29.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_89_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o1
    SLICE_X109Y29.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[89]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.919ns logic, 2.490ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.985ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.015ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.985ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y30.A4     net (fanout=266)      3.607   RESET_IBUF
    SLICE_X109Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1
    SLICE_X109Y30.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o
    SLICE_X109Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (1.903ns logic, 4.082ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.A5     net (fanout=134)      3.146   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1
    SLICE_X109Y30.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o
    SLICE_X109Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.048ns logic, 3.621ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X109Y30.A3     net (fanout=2)        0.903   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X109Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1
    SLICE_X109Y30.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o
    SLICE_X109Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.001ns logic, 1.378ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.145ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y30.A4     net (fanout=266)      3.607   RESET_IBUF
    SLICE_X109Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1
    SLICE_X109Y30.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (1.569ns logic, 4.286ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.461ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.A5     net (fanout=134)      3.146   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1
    SLICE_X109Y30.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.714ns logic, 3.825ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.751ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X109Y30.A3     net (fanout=2)        0.903   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X109Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1
    SLICE_X109Y30.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.667ns logic, 1.582ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X109Y30.A3     net (fanout=2)        0.523   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X109Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1
    SLICE_X109Y30.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o
    SLICE_X109Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.558ns logic, 0.817ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.A5     net (fanout=134)      1.889   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1
    SLICE_X109Y30.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o
    SLICE_X109Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.596ns logic, 2.183ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.630ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      3.630ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y30.A4     net (fanout=266)      2.215   RESET_IBUF
    SLICE_X109Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o1
    SLICE_X109Y30.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_17_o
    SLICE_X109Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.121ns logic, 2.509ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.231ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_88 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_88 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y31.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<91>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_88
    SLICE_X109Y30.A3     net (fanout=2)        0.523   SREG_CONTROL_INST/SPI_DATA_BUFFER<88>
    SLICE_X109Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1
    SLICE_X109Y30.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.356ns logic, 0.875ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.635ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.A5     net (fanout=134)      1.889   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1
    SLICE_X109Y30.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.394ns logic, 2.241ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (SLICE_X109Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.486ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC (LATCH)
  Data Path Delay:      3.486ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y30.A4     net (fanout=266)      2.215   RESET_IBUF
    SLICE_X109Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_88_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o1
    SLICE_X109Y30.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[88]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (0.919ns logic, 2.567ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.135ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.865ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y31.A4     net (fanout=266)      3.755   RESET_IBUF
    SLICE_X103Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1
    SLICE_X103Y31.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o
    SLICE_X103Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (1.903ns logic, 4.232ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.A2     net (fanout=134)      3.394   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1
    SLICE_X103Y31.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o
    SLICE_X103Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (1.048ns logic, 3.871ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X103Y31.A3     net (fanout=2)        0.507   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X103Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1
    SLICE_X103Y31.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o
    SLICE_X103Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (1.040ns logic, 0.984ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.992ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.008ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y31.A4     net (fanout=266)      3.755   RESET_IBUF
    SLICE_X103Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1
    SLICE_X103Y31.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (1.569ns logic, 4.439ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.208ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.A2     net (fanout=134)      3.394   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1
    SLICE_X103Y31.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (0.714ns logic, 4.078ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.103ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X103Y31.A3     net (fanout=2)        0.507   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X103Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1
    SLICE_X103Y31.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.706ns logic, 1.191ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X103Y31.A3     net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X103Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1
    SLICE_X103Y31.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o
    SLICE_X103Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.592ns logic, 0.590ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.A2     net (fanout=134)      2.107   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1
    SLICE_X103Y31.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o
    SLICE_X103Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.596ns logic, 2.403ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.811ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      3.811ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y31.A4     net (fanout=266)      2.394   RESET_IBUF
    SLICE_X103Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o1
    SLICE_X103Y31.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_19_o
    SLICE_X103Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.121ns logic, 2.690ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.041ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_87 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      1.041ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_87 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_87
    SLICE_X103Y31.A3     net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
    SLICE_X103Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1
    SLICE_X103Y31.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.390ns logic, 0.651ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.858ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.A2     net (fanout=134)      2.107   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1
    SLICE_X103Y31.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.394ns logic, 2.464ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (SLICE_X103Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.670ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC (LATCH)
  Data Path Delay:      3.670ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y31.A4     net (fanout=266)      2.394   RESET_IBUF
    SLICE_X103Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_87_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o1
    SLICE_X103Y31.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[87]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.919ns logic, 2.751ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.505ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.495ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y33.D3     net (fanout=266)      4.215   RESET_IBUF
    SLICE_X101Y33.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1
    SLICE_X101Y33.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.569ns logic, 4.936ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.749ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.D4     net (fanout=134)      2.816   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1
    SLICE_X101Y33.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (0.714ns logic, 3.537ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.008ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.992ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X101Y33.D5     net (fanout=2)        0.565   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X101Y33.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1
    SLICE_X101Y33.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (0.706ns logic, 1.286ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.526ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.474ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y33.D3     net (fanout=266)      4.215   RESET_IBUF
    SLICE_X101Y33.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1
    SLICE_X101Y33.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o
    SLICE_X101Y33.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (1.949ns logic, 4.525ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.D4     net (fanout=134)      2.816   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1
    SLICE_X101Y33.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o
    SLICE_X101Y33.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.094ns logic, 3.126ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X101Y33.D5     net (fanout=2)        0.565   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X101Y33.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1
    SLICE_X101Y33.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o
    SLICE_X101Y33.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.961ns (1.086ns logic, 0.875ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X101Y33.D5     net (fanout=2)        0.271   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X101Y33.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1
    SLICE_X101Y33.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o
    SLICE_X101Y33.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.596ns logic, 0.438ns route)
                                                       (57.6% logic, 42.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.D4     net (fanout=134)      1.714   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1
    SLICE_X101Y33.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o
    SLICE_X101Y33.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.600ns logic, 1.881ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.996ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      3.996ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y33.D3     net (fanout=266)      2.704   RESET_IBUF
    SLICE_X101Y33.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o1
    SLICE_X101Y33.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_21_o
    SLICE_X101Y33.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.125ns logic, 2.871ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.989ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_86 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      0.989ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_86 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_86
    SLICE_X101Y33.D5     net (fanout=2)        0.271   SREG_CONTROL_INST/SPI_DATA_BUFFER<86>
    SLICE_X101Y33.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1
    SLICE_X101Y33.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.390ns logic, 0.599ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.436ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.D4     net (fanout=134)      1.714   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y33.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1
    SLICE_X101Y33.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.394ns logic, 2.042ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (SLICE_X101Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.951ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC (LATCH)
  Data Path Delay:      3.951ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y33.D3     net (fanout=266)      2.704   RESET_IBUF
    SLICE_X101Y33.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_86_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o1
    SLICE_X101Y33.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[86]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (0.919ns logic, 3.032ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.339ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.661ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y32.A4     net (fanout=266)      3.967   RESET_IBUF
    SLICE_X101Y32.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1
    SLICE_X101Y32.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o
    SLICE_X101Y32.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (1.903ns logic, 4.436ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.A3     net (fanout=134)      3.041   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1
    SLICE_X101Y32.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o
    SLICE_X101Y32.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.048ns logic, 3.510ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X101Y32.A5     net (fanout=2)        0.383   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X101Y32.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1
    SLICE_X101Y32.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o
    SLICE_X101Y32.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.040ns logic, 0.852ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.783ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.217ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y32.A4     net (fanout=266)      3.967   RESET_IBUF
    SLICE_X101Y32.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1
    SLICE_X101Y32.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      6.217ns (1.569ns logic, 4.648ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.564ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.A3     net (fanout=134)      3.041   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1
    SLICE_X101Y32.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.714ns logic, 3.722ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.230ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X101Y32.A5     net (fanout=2)        0.383   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X101Y32.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1
    SLICE_X101Y32.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.706ns logic, 1.064ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X101Y32.A5     net (fanout=2)        0.191   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X101Y32.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1
    SLICE_X101Y32.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o
    SLICE_X101Y32.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.592ns logic, 0.479ns route)
                                                       (55.3% logic, 44.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.A3     net (fanout=134)      1.869   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1
    SLICE_X101Y32.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o
    SLICE_X101Y32.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.596ns logic, 2.157ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.939ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      3.939ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y32.A4     net (fanout=266)      2.530   RESET_IBUF
    SLICE_X101Y32.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o1
    SLICE_X101Y32.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_23_o
    SLICE_X101Y32.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (1.121ns logic, 2.818ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.935ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_85 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      0.935ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_85 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_85
    SLICE_X101Y32.A5     net (fanout=2)        0.191   SREG_CONTROL_INST/SPI_DATA_BUFFER<85>
    SLICE_X101Y32.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1
    SLICE_X101Y32.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.390ns logic, 0.545ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.617ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      2.617ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.A3     net (fanout=134)      1.869   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X101Y32.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1
    SLICE_X101Y32.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.394ns logic, 2.223ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (SLICE_X101Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.803ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC (LATCH)
  Data Path Delay:      3.803ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X101Y32.A4     net (fanout=266)      2.530   RESET_IBUF
    SLICE_X101Y32.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_85_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o1
    SLICE_X101Y32.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[85]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (0.919ns logic, 2.884ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.138ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.862ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.138ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y30.A1     net (fanout=266)      3.808   RESET_IBUF
    SLICE_X108Y30.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1
    SLICE_X108Y30.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      6.138ns (1.513ns logic, 4.625ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.344ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.A5     net (fanout=134)      3.181   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1
    SLICE_X108Y30.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (0.658ns logic, 3.998ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.737ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X108Y30.A4     net (fanout=2)        0.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X108Y30.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1
    SLICE_X108Y30.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.650ns logic, 1.613ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.904ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y30.A1     net (fanout=266)      3.808   RESET_IBUF
    SLICE_X108Y30.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1
    SLICE_X108Y30.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o
    SLICE_X108Y30.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (1.786ns logic, 4.310ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.A5     net (fanout=134)      3.181   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1
    SLICE_X108Y30.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o
    SLICE_X108Y30.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.931ns logic, 3.683ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X108Y30.A4     net (fanout=2)        0.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X108Y30.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1
    SLICE_X108Y30.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o
    SLICE_X108Y30.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.923ns logic, 1.298ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.264ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X108Y30.A4     net (fanout=2)        0.453   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X108Y30.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1
    SLICE_X108Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o
    SLICE_X108Y30.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.510ns logic, 0.754ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.A5     net (fanout=134)      1.886   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1
    SLICE_X108Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o
    SLICE_X108Y30.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.514ns logic, 2.187ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.714ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      3.714ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y30.A1     net (fanout=266)      2.374   RESET_IBUF
    SLICE_X108Y30.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o1
    SLICE_X108Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_25_o
    SLICE_X108Y30.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.039ns logic, 2.675ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.266ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_84 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_84 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y30.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<87>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_84
    SLICE_X108Y30.A4     net (fanout=2)        0.453   SREG_CONTROL_INST/SPI_DATA_BUFFER<84>
    SLICE_X108Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1
    SLICE_X108Y30.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.390ns logic, 0.876ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.703ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.A5     net (fanout=134)      1.886   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1
    SLICE_X108Y30.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.394ns logic, 2.309ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (SLICE_X108Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.716ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC (LATCH)
  Data Path Delay:      3.716ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y30.A1     net (fanout=266)      2.374   RESET_IBUF
    SLICE_X108Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_84_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o1
    SLICE_X108Y30.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[84]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (0.919ns logic, 2.797ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.057ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.A5     net (fanout=134)      3.527   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1
    SLICE_X119Y30.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o
    SLICE_X119Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (1.048ns logic, 4.009ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.081ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y30.A4     net (fanout=266)      2.534   RESET_IBUF
    SLICE_X119Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1
    SLICE_X119Y30.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o
    SLICE_X119Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (1.903ns logic, 3.016ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X119Y30.A3     net (fanout=2)        0.462   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X119Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1
    SLICE_X119Y30.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o
    SLICE_X119Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.001ns logic, 0.944ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.075ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.A5     net (fanout=134)      3.527   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1
    SLICE_X119Y30.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.714ns logic, 4.211ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.213ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y30.A4     net (fanout=266)      2.534   RESET_IBUF
    SLICE_X119Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1
    SLICE_X119Y30.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.569ns logic, 3.218ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.187ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X119Y30.A3     net (fanout=2)        0.462   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X119Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1
    SLICE_X119Y30.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.667ns logic, 1.146ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.120ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X119Y30.A3     net (fanout=2)        0.261   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X119Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1
    SLICE_X119Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o
    SLICE_X119Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.558ns logic, 0.562ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.026ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      3.026ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y30.A4     net (fanout=266)      1.604   RESET_IBUF
    SLICE_X119Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1
    SLICE_X119Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o
    SLICE_X119Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (1.121ns logic, 1.905ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.A5     net (fanout=134)      2.133   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o1
    SLICE_X119Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_27_o
    SLICE_X119Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.596ns logic, 2.434ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.974ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_83 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      0.974ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_83 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_83
    SLICE_X119Y30.A3     net (fanout=2)        0.261   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
    SLICE_X119Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1
    SLICE_X119Y30.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.356ns logic, 0.618ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.880ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      2.880ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y30.A4     net (fanout=266)      1.604   RESET_IBUF
    SLICE_X119Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1
    SLICE_X119Y30.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.919ns logic, 1.961ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (SLICE_X119Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.884ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC (LATCH)
  Data Path Delay:      2.884ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.A5     net (fanout=134)      2.133   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_83_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o1
    SLICE_X119Y30.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[83]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.394ns logic, 2.490ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.039ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.961ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.D5     net (fanout=134)      3.508   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1
    SLICE_X121Y28.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (0.714ns logic, 4.325ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.419ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y28.D4     net (fanout=266)      2.195   RESET_IBUF
    SLICE_X121Y28.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1
    SLICE_X121Y28.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.569ns logic, 3.012ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.604ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X121Y28.D1     net (fanout=2)        0.912   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X121Y28.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1
    SLICE_X121Y28.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.667ns logic, 1.729ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.912ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.D5     net (fanout=134)      3.508   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1
    SLICE_X121Y28.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o
    SLICE_X121Y28.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (1.094ns logic, 3.818ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.546ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y28.D4     net (fanout=266)      2.195   RESET_IBUF
    SLICE_X121Y28.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1
    SLICE_X121Y28.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o
    SLICE_X121Y28.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.949ns logic, 2.505ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X121Y28.D1     net (fanout=2)        0.912   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X121Y28.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1
    SLICE_X121Y28.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o
    SLICE_X121Y28.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (1.047ns logic, 1.222ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X121Y28.D1     net (fanout=2)        0.539   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X121Y28.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1
    SLICE_X121Y28.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o
    SLICE_X121Y28.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.562ns logic, 0.706ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.690ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      2.690ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y28.D4     net (fanout=266)      1.398   RESET_IBUF
    SLICE_X121Y28.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1
    SLICE_X121Y28.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o
    SLICE_X121Y28.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.125ns logic, 1.565ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.D5     net (fanout=134)      2.079   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o1
    SLICE_X121Y28.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_29_o
    SLICE_X121Y28.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.600ns logic, 2.246ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.318ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_82 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_82 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_82
    SLICE_X121Y28.D1     net (fanout=2)        0.539   SREG_CONTROL_INST/SPI_DATA_BUFFER<82>
    SLICE_X121Y28.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1
    SLICE_X121Y28.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.356ns logic, 0.962ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.740ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      2.740ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y28.D4     net (fanout=266)      1.398   RESET_IBUF
    SLICE_X121Y28.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1
    SLICE_X121Y28.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.919ns logic, 1.821ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (SLICE_X121Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.896ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC (LATCH)
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.D5     net (fanout=134)      2.079   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y28.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_82_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o1
    SLICE_X121Y28.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[82]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.394ns logic, 2.502ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.146ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.854ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.D2     net (fanout=134)      3.711   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1
    SLICE_X123Y27.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.714ns logic, 4.432ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.786ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y27.D3     net (fanout=266)      1.924   RESET_IBUF
    SLICE_X123Y27.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1
    SLICE_X123Y27.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.569ns logic, 2.645ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.280ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X123Y27.D5     net (fanout=2)        1.332   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X123Y27.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1
    SLICE_X123Y27.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.667ns logic, 2.053ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.D2     net (fanout=134)      3.711   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1
    SLICE_X123Y27.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o
    SLICE_X123Y27.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.094ns logic, 4.026ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.812ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y27.D3     net (fanout=266)      1.924   RESET_IBUF
    SLICE_X123Y27.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1
    SLICE_X123Y27.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o
    SLICE_X123Y27.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.949ns logic, 2.239ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X123Y27.D5     net (fanout=2)        1.332   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X123Y27.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1
    SLICE_X123Y27.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o
    SLICE_X123Y27.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (1.047ns logic, 1.647ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X123Y27.D5     net (fanout=2)        0.831   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X123Y27.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1
    SLICE_X123Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o
    SLICE_X123Y27.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.562ns logic, 1.003ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.553ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      2.553ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y27.D3     net (fanout=266)      1.256   RESET_IBUF
    SLICE_X123Y27.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1
    SLICE_X123Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o
    SLICE_X123Y27.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (1.125ns logic, 1.428ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.D2     net (fanout=134)      2.258   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o1
    SLICE_X123Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_31_o
    SLICE_X123Y27.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.600ns logic, 2.430ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.515ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_81 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_81 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_81
    SLICE_X123Y27.D5     net (fanout=2)        0.831   SREG_CONTROL_INST/SPI_DATA_BUFFER<81>
    SLICE_X123Y27.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1
    SLICE_X123Y27.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.356ns logic, 1.159ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.503ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      2.503ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y27.D3     net (fanout=266)      1.256   RESET_IBUF
    SLICE_X123Y27.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1
    SLICE_X123Y27.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.919ns logic, 1.584ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (SLICE_X123Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.980ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC (LATCH)
  Data Path Delay:      2.980ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.D2     net (fanout=134)      2.258   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y27.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_81_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o1
    SLICE_X123Y27.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[81]_AND_30_o
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.394ns logic, 2.586ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.015ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.985ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.015ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y31.A2     net (fanout=266)      2.630   RESET_IBUF
    SLICE_X121Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1
    SLICE_X121Y31.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o
    SLICE_X121Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (1.903ns logic, 3.112ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.A3     net (fanout=134)      3.387   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1
    SLICE_X121Y31.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o
    SLICE_X121Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.048ns logic, 3.869ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X121Y31.A4     net (fanout=2)        0.690   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X121Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1
    SLICE_X121Y31.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o
    SLICE_X121Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (1.001ns logic, 1.172ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.022ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.978ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y31.A2     net (fanout=266)      2.630   RESET_IBUF
    SLICE_X121Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1
    SLICE_X121Y31.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.569ns logic, 3.409ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.120ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.A3     net (fanout=134)      3.387   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1
    SLICE_X121Y31.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (0.714ns logic, 4.166ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.864ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X121Y31.A4     net (fanout=2)        0.690   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X121Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1
    SLICE_X121Y31.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.667ns logic, 1.469ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X121Y31.A4     net (fanout=2)        0.364   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X121Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1
    SLICE_X121Y31.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o
    SLICE_X121Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.558ns logic, 0.665ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.959ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.A3     net (fanout=134)      2.062   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1
    SLICE_X121Y31.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o
    SLICE_X121Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.596ns logic, 2.363ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.137ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y31.A2     net (fanout=266)      1.715   RESET_IBUF
    SLICE_X121Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o1
    SLICE_X121Y31.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_33_o
    SLICE_X121Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.121ns logic, 2.016ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.174ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_80 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_80 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y31.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<83>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_80
    SLICE_X121Y31.A4     net (fanout=2)        0.364   SREG_CONTROL_INST/SPI_DATA_BUFFER<80>
    SLICE_X121Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1
    SLICE_X121Y31.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.356ns logic, 0.818ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.910ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      2.910ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.A3     net (fanout=134)      2.062   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1
    SLICE_X121Y31.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.394ns logic, 2.516ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (SLICE_X121Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.088ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC (LATCH)
  Data Path Delay:      3.088ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y31.A2     net (fanout=266)      1.715   RESET_IBUF
    SLICE_X121Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_80_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o1
    SLICE_X121Y31.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[80]_AND_32_o
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.919ns logic, 2.169ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.033ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.967ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y32.A3     net (fanout=266)      2.653   RESET_IBUF
    SLICE_X121Y32.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1
    SLICE_X121Y32.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o
    SLICE_X121Y32.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (1.903ns logic, 3.130ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.A5     net (fanout=134)      3.251   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1
    SLICE_X121Y32.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o
    SLICE_X121Y32.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (1.048ns logic, 3.728ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X121Y32.A4     net (fanout=2)        0.913   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X121Y32.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1
    SLICE_X121Y32.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o
    SLICE_X121Y32.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.040ns logic, 1.390ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.094ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y32.A3     net (fanout=266)      2.653   RESET_IBUF
    SLICE_X121Y32.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1
    SLICE_X121Y32.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (1.569ns logic, 3.337ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.351ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.A5     net (fanout=134)      3.251   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1
    SLICE_X121Y32.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (0.714ns logic, 3.935ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.697ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X121Y32.A4     net (fanout=2)        0.913   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X121Y32.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1
    SLICE_X121Y32.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.706ns logic, 1.597ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X121Y32.A4     net (fanout=2)        0.508   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X121Y32.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1
    SLICE_X121Y32.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o
    SLICE_X121Y32.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.592ns logic, 0.804ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.A5     net (fanout=134)      1.959   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1
    SLICE_X121Y32.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o
    SLICE_X121Y32.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (0.596ns logic, 2.255ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.130ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      3.130ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y32.A3     net (fanout=266)      1.713   RESET_IBUF
    SLICE_X121Y32.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o1
    SLICE_X121Y32.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_35_o
    SLICE_X121Y32.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.121ns logic, 2.009ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.255ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_79 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_79 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_79
    SLICE_X121Y32.A4     net (fanout=2)        0.508   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
    SLICE_X121Y32.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1
    SLICE_X121Y32.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.390ns logic, 0.865ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.710ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      2.710ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.A5     net (fanout=134)      1.959   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y32.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1
    SLICE_X121Y32.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.394ns logic, 2.316ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (SLICE_X121Y32.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.989ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC (LATCH)
  Data Path Delay:      2.989ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y32.A3     net (fanout=266)      1.713   RESET_IBUF
    SLICE_X121Y32.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_79_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o1
    SLICE_X121Y32.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[79]_AND_34_o
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.919ns logic, 2.070ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.826ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.174ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y31.A3     net (fanout=266)      2.446   RESET_IBUF
    SLICE_X123Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1
    SLICE_X123Y31.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o
    SLICE_X123Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.903ns logic, 2.923ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.A5     net (fanout=134)      3.231   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1
    SLICE_X123Y31.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o
    SLICE_X123Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.048ns logic, 3.708ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X123Y31.A4     net (fanout=2)        0.789   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X123Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1
    SLICE_X123Y31.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o
    SLICE_X123Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (1.040ns logic, 1.266ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.206ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y31.A3     net (fanout=266)      2.446   RESET_IBUF
    SLICE_X123Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1
    SLICE_X123Y31.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (1.569ns logic, 3.225ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.276ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.A5     net (fanout=134)      3.231   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1
    SLICE_X123Y31.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (0.714ns logic, 4.010ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.726ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X123Y31.A4     net (fanout=2)        0.789   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X123Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1
    SLICE_X123Y31.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.706ns logic, 1.568ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X123Y31.A4     net (fanout=2)        0.414   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X123Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1
    SLICE_X123Y31.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o
    SLICE_X123Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.592ns logic, 0.710ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.A5     net (fanout=134)      1.939   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1
    SLICE_X123Y31.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o
    SLICE_X123Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.596ns logic, 2.235ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.999ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y31.A3     net (fanout=266)      1.582   RESET_IBUF
    SLICE_X123Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o1
    SLICE_X123Y31.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_37_o
    SLICE_X123Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (1.121ns logic, 1.878ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.258ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_78 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_78 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_78
    SLICE_X123Y31.A4     net (fanout=2)        0.414   SREG_CONTROL_INST/SPI_DATA_BUFFER<78>
    SLICE_X123Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1
    SLICE_X123Y31.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.390ns logic, 0.868ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.787ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      2.787ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.A5     net (fanout=134)      1.939   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1
    SLICE_X123Y31.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (0.394ns logic, 2.393ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (SLICE_X123Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.955ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC (LATCH)
  Data Path Delay:      2.955ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y31.A3     net (fanout=266)      1.582   RESET_IBUF
    SLICE_X123Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_78_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o1
    SLICE_X123Y31.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[78]_AND_36_o
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.919ns logic, 2.036ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.969ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.A5     net (fanout=134)      3.444   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1
    SLICE_X121Y30.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o
    SLICE_X121Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (1.048ns logic, 3.921ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.184ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y30.A3     net (fanout=266)      2.436   RESET_IBUF
    SLICE_X121Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1
    SLICE_X121Y30.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o
    SLICE_X121Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.903ns logic, 2.913ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X121Y30.A1     net (fanout=2)        0.923   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X121Y30.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1
    SLICE_X121Y30.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o
    SLICE_X121Y30.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.040ns logic, 1.400ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.162ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.838ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.A5     net (fanout=134)      3.444   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1
    SLICE_X121Y30.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (0.714ns logic, 4.124ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.315ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y30.A3     net (fanout=266)      2.436   RESET_IBUF
    SLICE_X121Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1
    SLICE_X121Y30.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.569ns logic, 3.116ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.691ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X121Y30.A1     net (fanout=2)        0.923   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X121Y30.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1
    SLICE_X121Y30.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.706ns logic, 1.603ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X121Y30.A1     net (fanout=2)        0.557   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X121Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1
    SLICE_X121Y30.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o
    SLICE_X121Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.592ns logic, 0.853ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.A5     net (fanout=134)      2.076   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1
    SLICE_X121Y30.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o
    SLICE_X121Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.596ns logic, 2.372ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.989ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y30.A3     net (fanout=266)      1.572   RESET_IBUF
    SLICE_X121Y30.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o1
    SLICE_X121Y30.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_39_o
    SLICE_X121Y30.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (1.121ns logic, 1.868ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.300ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_77 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_77 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_77
    SLICE_X121Y30.A1     net (fanout=2)        0.557   SREG_CONTROL_INST/SPI_DATA_BUFFER<77>
    SLICE_X121Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1
    SLICE_X121Y30.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.390ns logic, 0.910ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.823ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      2.823ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.A5     net (fanout=134)      2.076   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1
    SLICE_X121Y30.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.394ns logic, 2.429ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (SLICE_X121Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.844ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC (LATCH)
  Data Path Delay:      2.844ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y30.A3     net (fanout=266)      1.572   RESET_IBUF
    SLICE_X121Y30.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_77_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o1
    SLICE_X121Y30.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[77]_AND_38_o
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.919ns logic, 1.925ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.806ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.A3     net (fanout=134)      3.368   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1
    SLICE_X122Y30.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o
    SLICE_X122Y30.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (0.936ns logic, 3.870ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.483ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y30.A4     net (fanout=266)      2.224   RESET_IBUF
    SLICE_X122Y30.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1
    SLICE_X122Y30.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o
    SLICE_X122Y30.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.791ns logic, 2.726ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X122Y30.A1     net (fanout=2)        1.157   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X122Y30.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1
    SLICE_X122Y30.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o
    SLICE_X122Y30.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.928ns logic, 1.659ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.293ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.A3     net (fanout=134)      3.368   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1
    SLICE_X122Y30.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (0.660ns logic, 4.047ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.582ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y30.A4     net (fanout=266)      2.224   RESET_IBUF
    SLICE_X122Y30.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1
    SLICE_X122Y30.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.515ns logic, 2.903ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.512ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.488ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X122Y30.A1     net (fanout=2)        1.157   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X122Y30.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1
    SLICE_X122Y30.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.652ns logic, 1.836ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X122Y30.A1     net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X122Y30.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1
    SLICE_X122Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o
    SLICE_X122Y30.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.524ns logic, 0.981ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.773ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      2.773ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y30.A4     net (fanout=266)      1.419   RESET_IBUF
    SLICE_X122Y30.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1
    SLICE_X122Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o
    SLICE_X122Y30.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (1.053ns logic, 1.720ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.856ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.A3     net (fanout=134)      2.027   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o1
    SLICE_X122Y30.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_41_o
    SLICE_X122Y30.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.528ns logic, 2.328ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.408ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_76 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_76 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y31.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<79>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_76
    SLICE_X122Y30.A1     net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_DATA_BUFFER<76>
    SLICE_X122Y30.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1
    SLICE_X122Y30.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.376ns logic, 1.032ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.676ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      2.676ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y30.A4     net (fanout=266)      1.419   RESET_IBUF
    SLICE_X122Y30.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1
    SLICE_X122Y30.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (0.905ns logic, 1.771ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (SLICE_X122Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.759ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC (LATCH)
  Data Path Delay:      2.759ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.A3     net (fanout=134)      2.027   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y30.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_76_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o1
    SLICE_X122Y30.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[76]_AND_40_o
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (0.380ns logic, 2.379ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.667ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.A3     net (fanout=134)      4.234   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1
    SLICE_X126Y29.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o
    SLICE_X126Y29.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (0.936ns logic, 4.731ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.623ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y29.A2     net (fanout=266)      2.089   RESET_IBUF
    SLICE_X126Y29.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1
    SLICE_X126Y29.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o
    SLICE_X126Y29.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (1.791ns logic, 2.586ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X126Y29.A1     net (fanout=2)        0.837   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X126Y29.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1
    SLICE_X126Y29.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o
    SLICE_X126Y29.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (0.928ns logic, 1.334ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.422ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.A3     net (fanout=134)      4.234   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1
    SLICE_X126Y29.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (0.660ns logic, 4.918ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.712ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y29.A2     net (fanout=266)      2.089   RESET_IBUF
    SLICE_X126Y29.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1
    SLICE_X126Y29.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.515ns logic, 2.773ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.827ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X126Y29.A1     net (fanout=2)        0.837   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X126Y29.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1
    SLICE_X126Y29.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (0.652ns logic, 1.521ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X126Y29.A1     net (fanout=2)        0.521   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X126Y29.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1
    SLICE_X126Y29.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o
    SLICE_X126Y29.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.524ns logic, 0.817ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.703ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      2.703ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y29.A2     net (fanout=266)      1.354   RESET_IBUF
    SLICE_X126Y29.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1
    SLICE_X126Y29.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o
    SLICE_X126Y29.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.053ns logic, 1.650ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.A3     net (fanout=134)      2.587   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o1
    SLICE_X126Y29.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_43_o
    SLICE_X126Y29.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.528ns logic, 2.883ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.254ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_75 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_75 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_75
    SLICE_X126Y29.A1     net (fanout=2)        0.521   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
    SLICE_X126Y29.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1
    SLICE_X126Y29.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.376ns logic, 0.878ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.616ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      2.616ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y29.A2     net (fanout=266)      1.354   RESET_IBUF
    SLICE_X126Y29.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1
    SLICE_X126Y29.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.905ns logic, 1.711ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (SLICE_X126Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.324ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC (LATCH)
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.A3     net (fanout=134)      2.587   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y29.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_75_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o1
    SLICE_X126Y29.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[75]_AND_42_o
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.380ns logic, 2.944ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.384ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.A1     net (fanout=134)      3.859   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1
    SLICE_X125Y34.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o
    SLICE_X125Y34.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.384ns (1.048ns logic, 4.336ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.132ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y34.A5     net (fanout=266)      2.488   RESET_IBUF
    SLICE_X125Y34.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1
    SLICE_X125Y34.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o
    SLICE_X125Y34.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.903ns logic, 2.965ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X125Y34.A4     net (fanout=2)        0.661   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X125Y34.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1
    SLICE_X125Y34.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o
    SLICE_X125Y34.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (1.040ns logic, 1.138ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.746ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.254ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.A1     net (fanout=134)      3.859   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1
    SLICE_X125Y34.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      5.254ns (0.714ns logic, 4.540ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.262ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y34.A5     net (fanout=266)      2.488   RESET_IBUF
    SLICE_X125Y34.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1
    SLICE_X125Y34.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (1.569ns logic, 3.169ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.952ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X125Y34.A4     net (fanout=2)        0.661   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X125Y34.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1
    SLICE_X125Y34.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.706ns logic, 1.342ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X125Y34.A4     net (fanout=2)        0.341   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X125Y34.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1
    SLICE_X125Y34.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o
    SLICE_X125Y34.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.592ns logic, 0.637ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.988ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      2.988ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y34.A5     net (fanout=266)      1.571   RESET_IBUF
    SLICE_X125Y34.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1
    SLICE_X125Y34.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o
    SLICE_X125Y34.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (1.121ns logic, 1.867ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.A1     net (fanout=134)      2.384   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o1
    SLICE_X125Y34.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_45_o
    SLICE_X125Y34.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.596ns logic, 2.680ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.085ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_74 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_74 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_74
    SLICE_X125Y34.A4     net (fanout=2)        0.341   SREG_CONTROL_INST/SPI_DATA_BUFFER<74>
    SLICE_X125Y34.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1
    SLICE_X125Y34.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.390ns logic, 0.695ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.844ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      2.844ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y34.A5     net (fanout=266)      1.571   RESET_IBUF
    SLICE_X125Y34.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1
    SLICE_X125Y34.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.919ns logic, 1.925ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (SLICE_X125Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.132ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC (LATCH)
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.A1     net (fanout=134)      2.384   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y34.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_74_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o1
    SLICE_X125Y34.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[74]_AND_44_o
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.394ns logic, 2.738ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.745ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.255ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y34.A4     net (fanout=266)      2.449   RESET_IBUF
    SLICE_X122Y34.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1
    SLICE_X122Y34.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o
    SLICE_X122Y34.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (1.791ns logic, 2.954ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.A3     net (fanout=134)      2.978   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1
    SLICE_X122Y34.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o
    SLICE_X122Y34.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.936ns logic, 3.483ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X122Y34.A2     net (fanout=2)        0.909   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X122Y34.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1
    SLICE_X122Y34.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o
    SLICE_X122Y34.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.928ns logic, 1.414ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.355ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y34.A4     net (fanout=266)      2.449   RESET_IBUF
    SLICE_X122Y34.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1
    SLICE_X122Y34.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (1.515ns logic, 3.130ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.681ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.A3     net (fanout=134)      2.978   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1
    SLICE_X122Y34.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (0.660ns logic, 3.659ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.758ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X122Y34.A2     net (fanout=2)        0.909   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X122Y34.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1
    SLICE_X122Y34.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.652ns logic, 1.590ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X122Y34.A2     net (fanout=2)        0.576   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X122Y34.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1
    SLICE_X122Y34.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o
    SLICE_X122Y34.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.524ns logic, 0.880ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.A3     net (fanout=134)      1.789   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1
    SLICE_X122Y34.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o
    SLICE_X122Y34.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.528ns logic, 2.093ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.899ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      2.899ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y34.A4     net (fanout=266)      1.542   RESET_IBUF
    SLICE_X122Y34.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o1
    SLICE_X122Y34.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_47_o
    SLICE_X122Y34.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (1.053ns logic, 1.846ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.306ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_73 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_73 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_73
    SLICE_X122Y34.A2     net (fanout=2)        0.576   SREG_CONTROL_INST/SPI_DATA_BUFFER<73>
    SLICE_X122Y34.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1
    SLICE_X122Y34.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.376ns logic, 0.930ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.523ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.A3     net (fanout=134)      1.789   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y34.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1
    SLICE_X122Y34.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.380ns logic, 2.143ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (SLICE_X122Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.801ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC (LATCH)
  Data Path Delay:      2.801ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y34.A4     net (fanout=266)      1.542   RESET_IBUF
    SLICE_X122Y34.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_73_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o1
    SLICE_X122Y34.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[73]_AND_46_o
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.905ns logic, 1.896ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.171ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.A1     net (fanout=134)      3.646   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1
    SLICE_X127Y35.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o
    SLICE_X127Y35.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (1.048ns logic, 4.123ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.150ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y35.A5     net (fanout=266)      2.470   RESET_IBUF
    SLICE_X127Y35.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1
    SLICE_X127Y35.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o
    SLICE_X127Y35.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.903ns logic, 2.947ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X127Y35.A3     net (fanout=2)        0.879   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X127Y35.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1
    SLICE_X127Y35.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o
    SLICE_X127Y35.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (1.040ns logic, 1.356ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.070ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.930ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.A1     net (fanout=134)      3.646   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1
    SLICE_X127Y35.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      4.930ns (0.714ns logic, 4.216ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.391ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y35.A5     net (fanout=266)      2.470   RESET_IBUF
    SLICE_X127Y35.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1
    SLICE_X127Y35.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.569ns logic, 3.040ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.845ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X127Y35.A3     net (fanout=2)        0.879   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X127Y35.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1
    SLICE_X127Y35.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.706ns logic, 1.449ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X127Y35.A3     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X127Y35.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1
    SLICE_X127Y35.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o
    SLICE_X127Y35.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.592ns logic, 0.793ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.970ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y35.A5     net (fanout=266)      1.553   RESET_IBUF
    SLICE_X127Y35.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1
    SLICE_X127Y35.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o
    SLICE_X127Y35.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.121ns logic, 1.849ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.A1     net (fanout=134)      2.247   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o1
    SLICE_X127Y35.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_49_o
    SLICE_X127Y35.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.596ns logic, 2.543ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.170ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_72 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_72 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y30.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<75>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_72
    SLICE_X127Y35.A3     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_DATA_BUFFER<72>
    SLICE_X127Y35.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1
    SLICE_X127Y35.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.390ns logic, 0.780ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.755ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      2.755ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y35.A5     net (fanout=266)      1.553   RESET_IBUF
    SLICE_X127Y35.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1
    SLICE_X127Y35.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.919ns logic, 1.836ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (SLICE_X127Y35.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.924ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC (LATCH)
  Data Path Delay:      2.924ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.A1     net (fanout=134)      2.247   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y35.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_72_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o1
    SLICE_X127Y35.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[72]_AND_48_o
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.394ns logic, 2.530ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.372ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.628ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.A1     net (fanout=134)      3.898   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1
    SLICE_X124Y34.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.658ns logic, 4.714ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.941ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y34.A2     net (fanout=266)      2.730   RESET_IBUF
    SLICE_X124Y34.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1
    SLICE_X124Y34.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.513ns logic, 3.546ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.616ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X124Y34.A3     net (fanout=2)        0.974   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X124Y34.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1
    SLICE_X124Y34.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (0.594ns logic, 1.790ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.A1     net (fanout=134)      3.898   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1
    SLICE_X124Y34.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o
    SLICE_X124Y34.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (0.931ns logic, 4.400ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.982ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.018ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y34.A2     net (fanout=266)      2.730   RESET_IBUF
    SLICE_X124Y34.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1
    SLICE_X124Y34.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o
    SLICE_X124Y34.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (1.786ns logic, 3.232ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X124Y34.A3     net (fanout=2)        0.974   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X124Y34.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1
    SLICE_X124Y34.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o
    SLICE_X124Y34.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.867ns logic, 1.476ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X124Y34.A3     net (fanout=2)        0.582   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X124Y34.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1
    SLICE_X124Y34.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o
    SLICE_X124Y34.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.474ns logic, 0.883ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.080ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y34.A2     net (fanout=266)      1.740   RESET_IBUF
    SLICE_X124Y34.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1
    SLICE_X124Y34.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o
    SLICE_X124Y34.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.039ns logic, 2.041ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.A1     net (fanout=134)      2.398   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o1
    SLICE_X124Y34.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_51_o
    SLICE_X124Y34.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.514ns logic, 2.699ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.358ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_71 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_71 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_71
    SLICE_X124Y34.A3     net (fanout=2)        0.582   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
    SLICE_X124Y34.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1
    SLICE_X124Y34.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.354ns logic, 1.004ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.081ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      3.081ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y34.A2     net (fanout=266)      1.740   RESET_IBUF
    SLICE_X124Y34.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1
    SLICE_X124Y34.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.919ns logic, 2.162ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (SLICE_X124Y34.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.214ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC (LATCH)
  Data Path Delay:      3.214ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.A1     net (fanout=134)      2.398   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y34.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_71_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o1
    SLICE_X124Y34.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[71]_AND_50_o
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.394ns logic, 2.820ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.942ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.A2     net (fanout=134)      4.425   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1
    SLICE_X125Y29.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o
    SLICE_X125Y29.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.942ns (1.048ns logic, 4.894ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.480ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y29.A4     net (fanout=266)      2.148   RESET_IBUF
    SLICE_X125Y29.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1
    SLICE_X125Y29.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o
    SLICE_X125Y29.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.903ns logic, 2.617ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X125Y29.A5     net (fanout=2)        0.730   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X125Y29.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1
    SLICE_X125Y29.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o
    SLICE_X125Y29.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.984ns logic, 1.199ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.180ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.820ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.A2     net (fanout=134)      4.425   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1
    SLICE_X125Y29.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (0.714ns logic, 5.106ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.602ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y29.A4     net (fanout=266)      2.148   RESET_IBUF
    SLICE_X125Y29.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1
    SLICE_X125Y29.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (1.569ns logic, 2.829ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.939ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X125Y29.A5     net (fanout=2)        0.730   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X125Y29.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1
    SLICE_X125Y29.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.650ns logic, 1.411ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X125Y29.A5     net (fanout=2)        0.491   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X125Y29.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1
    SLICE_X125Y29.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o
    SLICE_X125Y29.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.556ns logic, 0.779ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.737ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      2.737ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y29.A4     net (fanout=266)      1.328   RESET_IBUF
    SLICE_X125Y29.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1
    SLICE_X125Y29.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o
    SLICE_X125Y29.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.121ns logic, 1.616ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.A2     net (fanout=134)      2.743   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o1
    SLICE_X125Y29.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_53_o
    SLICE_X125Y29.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (0.596ns logic, 3.031ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.199ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_70 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_70 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_70
    SLICE_X125Y29.A5     net (fanout=2)        0.491   SREG_CONTROL_INST/SPI_DATA_BUFFER<70>
    SLICE_X125Y29.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1
    SLICE_X125Y29.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.354ns logic, 0.845ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.601ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      2.601ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y29.A4     net (fanout=266)      1.328   RESET_IBUF
    SLICE_X125Y29.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1
    SLICE_X125Y29.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.919ns logic, 1.682ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (SLICE_X125Y29.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.491ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC (LATCH)
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.A2     net (fanout=134)      2.743   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y29.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_70_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o1
    SLICE_X125Y29.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[70]_AND_52_o
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.394ns logic, 3.097ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.190ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.A5     net (fanout=134)      4.661   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1
    SLICE_X127Y24.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o
    SLICE_X127Y24.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (1.048ns logic, 5.142ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.898ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y24.A4     net (fanout=266)      1.718   RESET_IBUF
    SLICE_X127Y24.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1
    SLICE_X127Y24.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o
    SLICE_X127Y24.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.903ns logic, 2.199ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X127Y24.A1     net (fanout=2)        1.199   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X127Y24.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1
    SLICE_X127Y24.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o
    SLICE_X127Y24.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.984ns logic, 1.680ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.052ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.A5     net (fanout=134)      4.661   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1
    SLICE_X127Y24.CLK    net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (0.714ns logic, 5.234ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.140ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y24.A4     net (fanout=266)      1.718   RESET_IBUF
    SLICE_X127Y24.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1
    SLICE_X127Y24.CLK    net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.569ns logic, 2.291ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.578ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X127Y24.A1     net (fanout=2)        1.199   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X127Y24.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1
    SLICE_X127Y24.CLK    net (fanout=2)        0.573   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.650ns logic, 1.772ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.600ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X127Y24.A1     net (fanout=2)        0.744   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X127Y24.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1
    SLICE_X127Y24.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o
    SLICE_X127Y24.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.556ns logic, 1.044ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.486ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      2.486ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y24.A4     net (fanout=266)      1.065   RESET_IBUF
    SLICE_X127Y24.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1
    SLICE_X127Y24.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o
    SLICE_X127Y24.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.121ns logic, 1.365ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.A5     net (fanout=134)      2.835   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o1
    SLICE_X127Y24.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_55_o
    SLICE_X127Y24.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.596ns logic, 3.135ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.384ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_69 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_69 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_69
    SLICE_X127Y24.A1     net (fanout=2)        0.744   SREG_CONTROL_INST/SPI_DATA_BUFFER<69>
    SLICE_X127Y24.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1
    SLICE_X127Y24.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.354ns logic, 1.030ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.270ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      2.270ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y24.A4     net (fanout=266)      1.065   RESET_IBUF
    SLICE_X127Y24.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1
    SLICE_X127Y24.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (0.919ns logic, 1.351ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (SLICE_X127Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.515ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC (LATCH)
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.A5     net (fanout=134)      2.835   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y24.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_69_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o1
    SLICE_X127Y24.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[69]_AND_54_o
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.394ns logic, 3.121ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.123ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.A3     net (fanout=134)      5.682   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1
    SLICE_X126Y16.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o
    SLICE_X126Y16.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (0.936ns logic, 6.187ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.375ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y16.A2     net (fanout=266)      2.329   RESET_IBUF
    SLICE_X126Y16.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1
    SLICE_X126Y16.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o
    SLICE_X126Y16.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (1.791ns logic, 2.834ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X126Y16.A1     net (fanout=2)        1.843   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X126Y16.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1
    SLICE_X126Y16.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o
    SLICE_X126Y16.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.872ns logic, 2.348ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.977ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.023ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.A3     net (fanout=134)      5.682   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1
    SLICE_X126Y16.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (0.660ns logic, 6.363ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.475ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y16.A2     net (fanout=266)      2.329   RESET_IBUF
    SLICE_X126Y16.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1
    SLICE_X126Y16.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.515ns logic, 3.010ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.880ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X126Y16.A1     net (fanout=2)        1.843   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X126Y16.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1
    SLICE_X126Y16.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.596ns logic, 2.524ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X126Y16.A1     net (fanout=2)        1.133   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X126Y16.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1
    SLICE_X126Y16.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o
    SLICE_X126Y16.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.488ns logic, 1.437ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.859ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      2.859ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y16.A2     net (fanout=266)      1.502   RESET_IBUF
    SLICE_X126Y16.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1
    SLICE_X126Y16.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o
    SLICE_X126Y16.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (1.053ns logic, 1.806ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.A3     net (fanout=134)      3.496   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o1
    SLICE_X126Y16.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_57_o
    SLICE_X126Y16.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.528ns logic, 3.800ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.827ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_68 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      1.827ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_68 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y29.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<71>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_68
    SLICE_X126Y16.A1     net (fanout=2)        1.133   SREG_CONTROL_INST/SPI_DATA_BUFFER<68>
    SLICE_X126Y16.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1
    SLICE_X126Y16.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (0.340ns logic, 1.487ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.761ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      2.761ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y16.A2     net (fanout=266)      1.502   RESET_IBUF
    SLICE_X126Y16.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1
    SLICE_X126Y16.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.905ns logic, 1.856ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (SLICE_X126Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.230ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC (LATCH)
  Data Path Delay:      4.230ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.A3     net (fanout=134)      3.496   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y16.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_68_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o1
    SLICE_X126Y16.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[68]_AND_56_o
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (0.380ns logic, 3.850ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.349ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.A4     net (fanout=134)      5.921   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1
    SLICE_X124Y12.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o
    SLICE_X124Y12.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (0.931ns logic, 6.418ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.069ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y12.A3     net (fanout=266)      2.648   RESET_IBUF
    SLICE_X124Y12.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1
    SLICE_X124Y12.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o
    SLICE_X124Y12.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.786ns logic, 3.145ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X124Y12.A2     net (fanout=2)        0.788   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X124Y12.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1
    SLICE_X124Y12.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o
    SLICE_X124Y12.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.867ns logic, 1.285ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.741ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.A4     net (fanout=134)      5.921   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1
    SLICE_X124Y12.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (0.658ns logic, 6.601ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.159ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y12.A3     net (fanout=266)      2.648   RESET_IBUF
    SLICE_X124Y12.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1
    SLICE_X124Y12.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.513ns logic, 3.328ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.938ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X124Y12.A2     net (fanout=2)        0.788   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X124Y12.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1
    SLICE_X124Y12.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.594ns logic, 1.468ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X124Y12.A2     net (fanout=2)        0.459   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X124Y12.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1
    SLICE_X124Y12.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o
    SLICE_X124Y12.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.474ns logic, 0.755ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.998ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      2.998ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y12.A3     net (fanout=266)      1.663   RESET_IBUF
    SLICE_X124Y12.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1
    SLICE_X124Y12.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o
    SLICE_X124Y12.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (1.039ns logic, 1.959ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.A4     net (fanout=134)      3.597   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o1
    SLICE_X124Y12.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_59_o
    SLICE_X124Y12.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (0.514ns logic, 3.893ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_67 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_67 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_67
    SLICE_X124Y12.A2     net (fanout=2)        0.459   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
    SLICE_X124Y12.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1
    SLICE_X124Y12.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.354ns logic, 0.812ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.935ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      2.935ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y12.A3     net (fanout=266)      1.663   RESET_IBUF
    SLICE_X124Y12.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1
    SLICE_X124Y12.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.919ns logic, 2.016ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (SLICE_X124Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.344ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC (LATCH)
  Data Path Delay:      4.344ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.A4     net (fanout=134)      3.597   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y12.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_67_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o1
    SLICE_X124Y12.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[67]_AND_58_o
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.394ns logic, 3.950ns route)
                                                       (9.1% logic, 90.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.588ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.A4      net (fanout=134)      6.152   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.AMUX    Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1
    SLICE_X124Y7.SR      net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o
    SLICE_X124Y7.CLK     Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (0.931ns logic, 6.657ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.498ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y7.A2      net (fanout=266)      3.211   RESET_IBUF
    SLICE_X124Y7.AMUX    Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1
    SLICE_X124Y7.SR      net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o
    SLICE_X124Y7.CLK     Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (1.786ns logic, 3.716ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X124Y7.A1      net (fanout=2)        1.420   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X124Y7.AMUX    Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1
    SLICE_X124Y7.SR      net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o
    SLICE_X124Y7.CLK     Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.867ns logic, 1.925ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.442ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.A4      net (fanout=134)      6.152   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.A       Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1
    SLICE_X124Y7.CLK     net (fanout=2)        0.748   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (0.658ns logic, 6.900ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.528ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y7.A2      net (fanout=266)      3.211   RESET_IBUF
    SLICE_X124Y7.A       Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1
    SLICE_X124Y7.CLK     net (fanout=2)        0.748   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (1.513ns logic, 3.959ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.238ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X124Y7.A1      net (fanout=2)        1.420   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X124Y7.A       Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1
    SLICE_X124Y7.CLK     net (fanout=2)        0.748   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.594ns logic, 2.168ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X124Y7.A1      net (fanout=2)        0.854   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X124Y7.AMUX    Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1
    SLICE_X124Y7.SR      net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o
    SLICE_X124Y7.CLK     Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.474ns logic, 1.158ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.377ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      3.377ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y7.A2      net (fanout=266)      2.034   RESET_IBUF
    SLICE_X124Y7.AMUX    Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1
    SLICE_X124Y7.SR      net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o
    SLICE_X124Y7.CLK     Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (1.039ns logic, 2.338ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.A4      net (fanout=134)      3.754   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.AMUX    Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o1
    SLICE_X124Y7.SR      net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_61_o
    SLICE_X124Y7.CLK     Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.514ns logic, 4.058ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.629ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_66 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_66 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_66
    SLICE_X124Y7.A1      net (fanout=2)        0.854   SREG_CONTROL_INST/SPI_DATA_BUFFER<66>
    SLICE_X124Y7.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1
    SLICE_X124Y7.CLK     net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.354ns logic, 1.275ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.374ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      3.374ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y7.A2      net (fanout=266)      2.034   RESET_IBUF
    SLICE_X124Y7.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1
    SLICE_X124Y7.CLK     net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (0.919ns logic, 2.455ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (SLICE_X124Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.569ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC (LATCH)
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.A4      net (fanout=134)      3.754   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y7.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_66_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o1
    SLICE_X124Y7.CLK     net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[66]_AND_60_o
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (0.394ns logic, 4.175ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.841ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.A4      net (fanout=134)      6.316   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1
    SLICE_X125Y6.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o
    SLICE_X125Y6.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (1.048ns logic, 6.793ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.374ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y6.A3      net (fanout=266)      3.246   RESET_IBUF
    SLICE_X125Y6.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1
    SLICE_X125Y6.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o
    SLICE_X125Y6.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.903ns logic, 3.723ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X125Y6.A5      net (fanout=2)        0.966   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X125Y6.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1
    SLICE_X125Y6.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o
    SLICE_X125Y6.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.984ns logic, 1.443ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.289ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.A4      net (fanout=134)      6.316   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1
    SLICE_X125Y6.CLK     net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (0.714ns logic, 6.997ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.504ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.496ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y6.A3      net (fanout=266)      3.246   RESET_IBUF
    SLICE_X125Y6.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1
    SLICE_X125Y6.CLK     net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (1.569ns logic, 3.927ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.703ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X125Y6.A5      net (fanout=2)        0.966   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X125Y6.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1
    SLICE_X125Y6.CLK     net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.650ns logic, 1.647ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X125Y6.A5      net (fanout=2)        0.532   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X125Y6.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1
    SLICE_X125Y6.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o
    SLICE_X125Y6.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.556ns logic, 0.828ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.459ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      3.459ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y6.A3      net (fanout=266)      2.042   RESET_IBUF
    SLICE_X125Y6.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1
    SLICE_X125Y6.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o
    SLICE_X125Y6.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.121ns logic, 2.338ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.A4      net (fanout=134)      3.856   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o1
    SLICE_X125Y6.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_63_o
    SLICE_X125Y6.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (0.596ns logic, 4.152ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.240ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_65 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_65 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_65
    SLICE_X125Y6.A5      net (fanout=2)        0.532   SREG_CONTROL_INST/SPI_DATA_BUFFER<65>
    SLICE_X125Y6.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1
    SLICE_X125Y6.CLK     net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.354ns logic, 0.886ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.315ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      3.315ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y6.A3      net (fanout=266)      2.042   RESET_IBUF
    SLICE_X125Y6.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1
    SLICE_X125Y6.CLK     net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.919ns logic, 2.396ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (SLICE_X125Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.604ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC (LATCH)
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.A4      net (fanout=134)      3.856   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y6.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_65_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o1
    SLICE_X125Y6.CLK     net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[65]_AND_62_o
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (0.394ns logic, 4.210ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.541ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.A4     net (fanout=134)      6.108   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1
    SLICE_X124Y10.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o
    SLICE_X124Y10.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (0.931ns logic, 6.610ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.871ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y10.A3     net (fanout=266)      2.841   RESET_IBUF
    SLICE_X124Y10.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1
    SLICE_X124Y10.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o
    SLICE_X124Y10.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.786ns logic, 3.343ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X124Y10.A2     net (fanout=2)        0.977   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X124Y10.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1
    SLICE_X124Y10.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o
    SLICE_X124Y10.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (0.867ns logic, 1.479ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.554ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.446ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.A4     net (fanout=134)      6.108   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1
    SLICE_X124Y10.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      7.446ns (0.658ns logic, 6.788ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.966ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y10.A3     net (fanout=266)      2.841   RESET_IBUF
    SLICE_X124Y10.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1
    SLICE_X124Y10.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (1.513ns logic, 3.521ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.749ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X124Y10.A2     net (fanout=2)        0.977   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X124Y10.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1
    SLICE_X124Y10.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.594ns logic, 1.657ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X124Y10.A2     net (fanout=2)        0.572   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X124Y10.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1
    SLICE_X124Y10.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o
    SLICE_X124Y10.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.474ns logic, 0.873ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.109ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      3.109ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y10.A3     net (fanout=266)      1.769   RESET_IBUF
    SLICE_X124Y10.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1
    SLICE_X124Y10.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o
    SLICE_X124Y10.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.039ns logic, 2.070ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.A4     net (fanout=134)      3.708   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o1
    SLICE_X124Y10.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_65_o
    SLICE_X124Y10.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.514ns logic, 4.009ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.279ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_64 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_64 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y15.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<67>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_64
    SLICE_X124Y10.A2     net (fanout=2)        0.572   SREG_CONTROL_INST/SPI_DATA_BUFFER<64>
    SLICE_X124Y10.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1
    SLICE_X124Y10.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.354ns logic, 0.925ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.041ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      3.041ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y10.A3     net (fanout=266)      1.769   RESET_IBUF
    SLICE_X124Y10.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1
    SLICE_X124Y10.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.919ns logic, 2.122ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (SLICE_X124Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.455ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC (LATCH)
  Data Path Delay:      4.455ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.A4     net (fanout=134)      3.708   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y10.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_64_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o1
    SLICE_X124Y10.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[64]_AND_64_o
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (0.394ns logic, 4.061ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.744ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.D3     net (fanout=134)      5.464   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1
    SLICE_X124Y18.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o
    SLICE_X124Y18.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.744ns (0.945ns logic, 5.799ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.418ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y18.D5     net (fanout=266)      2.447   RESET_IBUF
    SLICE_X124Y18.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1
    SLICE_X124Y18.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o
    SLICE_X124Y18.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.800ns logic, 2.782ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X124Y18.D2     net (fanout=2)        0.843   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X124Y18.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1
    SLICE_X124Y18.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o
    SLICE_X124Y18.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.881ns logic, 1.178ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.409ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.D3     net (fanout=134)      5.464   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1
    SLICE_X124Y18.CLK    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (0.658ns logic, 5.933ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.571ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y18.D5     net (fanout=266)      2.447   RESET_IBUF
    SLICE_X124Y18.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1
    SLICE_X124Y18.CLK    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (1.513ns logic, 2.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.094ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X124Y18.D2     net (fanout=2)        0.843   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X124Y18.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1
    SLICE_X124Y18.CLK    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.594ns logic, 1.312ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X124Y18.D2     net (fanout=2)        0.492   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X124Y18.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1
    SLICE_X124Y18.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o
    SLICE_X124Y18.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.483ns logic, 0.664ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.768ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      2.768ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y18.D5     net (fanout=266)      1.548   RESET_IBUF
    SLICE_X124Y18.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1
    SLICE_X124Y18.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o
    SLICE_X124Y18.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.048ns logic, 1.720ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.D3     net (fanout=134)      3.367   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o1
    SLICE_X124Y18.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_67_o
    SLICE_X124Y18.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (0.523ns logic, 3.539ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.132ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_63 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_63 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_63
    SLICE_X124Y18.D2     net (fanout=2)        0.492   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
    SLICE_X124Y18.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1
    SLICE_X124Y18.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.354ns logic, 0.778ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.753ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      2.753ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y18.D5     net (fanout=266)      1.548   RESET_IBUF
    SLICE_X124Y18.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1
    SLICE_X124Y18.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.919ns logic, 1.834ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (SLICE_X124Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.047ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC (LATCH)
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.D3     net (fanout=134)      3.367   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y18.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_63_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o1
    SLICE_X124Y18.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[63]_AND_66_o
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.394ns logic, 3.653ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.511ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.A4     net (fanout=134)      5.078   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1
    SLICE_X124Y20.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o
    SLICE_X124Y20.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (0.931ns logic, 5.580ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.482ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y20.A3     net (fanout=266)      2.230   RESET_IBUF
    SLICE_X124Y20.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1
    SLICE_X124Y20.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o
    SLICE_X124Y20.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.786ns logic, 2.732ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.035ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X124Y20.A1     net (fanout=2)        0.666   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X124Y20.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1
    SLICE_X124Y20.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o
    SLICE_X124Y20.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (0.867ns logic, 1.168ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.583ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.A4     net (fanout=134)      5.078   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1
    SLICE_X124Y20.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (0.658ns logic, 5.759ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.576ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y20.A3     net (fanout=266)      2.230   RESET_IBUF
    SLICE_X124Y20.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1
    SLICE_X124Y20.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.513ns logic, 2.911ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.059ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X124Y20.A1     net (fanout=2)        0.666   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X124Y20.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1
    SLICE_X124Y20.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.594ns logic, 1.347ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X124Y20.A1     net (fanout=2)        0.377   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X124Y20.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1
    SLICE_X124Y20.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o
    SLICE_X124Y20.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.474ns logic, 0.678ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.764ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      2.764ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y20.A3     net (fanout=266)      1.424   RESET_IBUF
    SLICE_X124Y20.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1
    SLICE_X124Y20.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o
    SLICE_X124Y20.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (1.039ns logic, 1.725ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.A4     net (fanout=134)      3.091   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o1
    SLICE_X124Y20.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_69_o
    SLICE_X124Y20.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.514ns logic, 3.392ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.085ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_62 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_62 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_62
    SLICE_X124Y20.A1     net (fanout=2)        0.377   SREG_CONTROL_INST/SPI_DATA_BUFFER<62>
    SLICE_X124Y20.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1
    SLICE_X124Y20.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.354ns logic, 0.731ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.697ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      2.697ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y20.A3     net (fanout=266)      1.424   RESET_IBUF
    SLICE_X124Y20.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1
    SLICE_X124Y20.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.919ns logic, 1.778ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (SLICE_X124Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.839ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC (LATCH)
  Data Path Delay:      3.839ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.A4     net (fanout=134)      3.091   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y20.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_62_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o1
    SLICE_X124Y20.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[62]_AND_68_o
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.394ns logic, 3.445ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.713ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.A3     net (fanout=134)      5.277   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1
    SLICE_X124Y19.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o
    SLICE_X124Y19.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (0.931ns logic, 5.782ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.189ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y19.A2     net (fanout=266)      2.520   RESET_IBUF
    SLICE_X124Y19.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1
    SLICE_X124Y19.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o
    SLICE_X124Y19.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.786ns logic, 3.025ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X124Y19.A1     net (fanout=2)        0.690   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X124Y19.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1
    SLICE_X124Y19.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o
    SLICE_X124Y19.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.867ns logic, 1.195ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.384ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.A3     net (fanout=134)      5.277   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1
    SLICE_X124Y19.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (0.658ns logic, 5.958ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.286ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y19.A2     net (fanout=266)      2.520   RESET_IBUF
    SLICE_X124Y19.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1
    SLICE_X124Y19.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (1.513ns logic, 3.201ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.035ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X124Y19.A1     net (fanout=2)        0.690   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X124Y19.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1
    SLICE_X124Y19.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.594ns logic, 1.371ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X124Y19.A1     net (fanout=2)        0.404   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X124Y19.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1
    SLICE_X124Y19.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o
    SLICE_X124Y19.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.474ns logic, 0.708ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.961ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y19.A2     net (fanout=266)      1.618   RESET_IBUF
    SLICE_X124Y19.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1
    SLICE_X124Y19.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o
    SLICE_X124Y19.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.039ns logic, 1.922ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.A3     net (fanout=134)      3.239   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o1
    SLICE_X124Y19.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_71_o
    SLICE_X124Y19.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.514ns logic, 3.543ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.112ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_61 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_61 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_61
    SLICE_X124Y19.A1     net (fanout=2)        0.404   SREG_CONTROL_INST/SPI_DATA_BUFFER<61>
    SLICE_X124Y19.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1
    SLICE_X124Y19.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.354ns logic, 0.758ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.891ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      2.891ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y19.A2     net (fanout=266)      1.618   RESET_IBUF
    SLICE_X124Y19.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1
    SLICE_X124Y19.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.919ns logic, 1.972ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (SLICE_X124Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.987ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC (LATCH)
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.A3     net (fanout=134)      3.239   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y19.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_61_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o1
    SLICE_X124Y19.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[61]_AND_70_o
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.394ns logic, 3.593ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.345ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.655ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.B3     net (fanout=134)      5.907   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1
    SLICE_X127Y14.CLK    net (fanout=2)        0.724   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (0.714ns logic, 6.631ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.151ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y14.B1     net (fanout=266)      2.556   RESET_IBUF
    SLICE_X127Y14.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1
    SLICE_X127Y14.CLK    net (fanout=2)        0.724   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.569ns logic, 3.280ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.729ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X127Y14.B5     net (fanout=2)        0.897   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X127Y14.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1
    SLICE_X127Y14.CLK    net (fanout=2)        0.724   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.650ns logic, 1.621ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.B3     net (fanout=134)      5.907   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1
    SLICE_X127Y14.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o
    SLICE_X127Y14.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.272ns (1.050ns logic, 6.222ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.224ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y14.B1     net (fanout=266)      2.556   RESET_IBUF
    SLICE_X127Y14.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1
    SLICE_X127Y14.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o
    SLICE_X127Y14.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (1.905ns logic, 2.871ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X127Y14.B5     net (fanout=2)        0.897   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X127Y14.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1
    SLICE_X127Y14.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o
    SLICE_X127Y14.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.986ns logic, 1.212ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X127Y14.B5     net (fanout=2)        0.492   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X127Y14.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1
    SLICE_X127Y14.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o
    SLICE_X127Y14.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.559ns logic, 0.664ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.936ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y14.B1     net (fanout=266)      1.640   RESET_IBUF
    SLICE_X127Y14.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1
    SLICE_X127Y14.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o
    SLICE_X127Y14.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.124ns logic, 1.812ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.B3     net (fanout=134)      3.627   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o1
    SLICE_X127Y14.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_73_o
    SLICE_X127Y14.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (0.599ns logic, 3.799ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.210ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_60 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      1.210ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_60 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y20.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<63>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_60
    SLICE_X127Y14.B5     net (fanout=2)        0.492   SREG_CONTROL_INST/SPI_DATA_BUFFER<60>
    SLICE_X127Y14.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1
    SLICE_X127Y14.CLK    net (fanout=2)        0.364   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.354ns logic, 0.856ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.923ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      2.923ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y14.B1     net (fanout=266)      1.640   RESET_IBUF
    SLICE_X127Y14.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1
    SLICE_X127Y14.CLK    net (fanout=2)        0.364   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.919ns logic, 2.004ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (SLICE_X127Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.385ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC (LATCH)
  Data Path Delay:      4.385ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.B3     net (fanout=134)      3.627   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y14.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_60_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o1
    SLICE_X127Y14.CLK    net (fanout=2)        0.364   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[60]_AND_72_o
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (0.394ns logic, 3.991ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.352ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.D3     net (fanout=134)      6.123   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1
    SLICE_X126Y10.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o
    SLICE_X126Y10.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.352ns (0.899ns logic, 6.453ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.337ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y10.D4     net (fanout=266)      2.579   RESET_IBUF
    SLICE_X126Y10.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1
    SLICE_X126Y10.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o
    SLICE_X126Y10.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.754ns logic, 2.909ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X126Y10.D5     net (fanout=2)        0.396   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X126Y10.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1
    SLICE_X126Y10.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o
    SLICE_X126Y10.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.835ns logic, 0.726ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.740ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.D3     net (fanout=134)      6.123   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1
    SLICE_X126Y10.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (0.660ns logic, 6.600ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.429ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y10.D4     net (fanout=266)      2.579   RESET_IBUF
    SLICE_X126Y10.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1
    SLICE_X126Y10.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (1.515ns logic, 3.056ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.531ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X126Y10.D5     net (fanout=2)        0.396   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X126Y10.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1
    SLICE_X126Y10.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      1.469ns (0.596ns logic, 0.873ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X126Y10.D5     net (fanout=2)        0.174   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X126Y10.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1
    SLICE_X126Y10.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o
    SLICE_X126Y10.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.464ns logic, 0.341ns route)
                                                       (57.6% logic, 42.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.813ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      2.813ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y10.D4     net (fanout=266)      1.617   RESET_IBUF
    SLICE_X126Y10.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1
    SLICE_X126Y10.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o
    SLICE_X126Y10.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (1.029ns logic, 1.784ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.D3     net (fanout=134)      3.763   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o1
    SLICE_X126Y10.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_75_o
    SLICE_X126Y10.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (0.504ns logic, 3.930ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.808ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_59 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      0.808ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_59 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_59
    SLICE_X126Y10.D5     net (fanout=2)        0.174   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
    SLICE_X126Y10.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1
    SLICE_X126Y10.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.340ns logic, 0.468ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.816ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      2.816ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y10.D4     net (fanout=266)      1.617   RESET_IBUF
    SLICE_X126Y10.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1
    SLICE_X126Y10.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.905ns logic, 1.911ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (SLICE_X126Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.437ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC (LATCH)
  Data Path Delay:      4.437ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.D3     net (fanout=134)      3.763   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y10.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_59_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o1
    SLICE_X126Y10.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[59]_AND_74_o
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (0.380ns logic, 4.057ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.054ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.A3      net (fanout=134)      6.529   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1
    SLICE_X127Y6.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o
    SLICE_X127Y6.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.054ns (1.048ns logic, 7.006ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.247ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y6.A2      net (fanout=266)      3.373   RESET_IBUF
    SLICE_X127Y6.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1
    SLICE_X127Y6.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o
    SLICE_X127Y6.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (1.903ns logic, 3.850ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X127Y6.A5      net (fanout=2)        0.824   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X127Y6.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1
    SLICE_X127Y6.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o
    SLICE_X127Y6.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.984ns logic, 1.301ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.076ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.A3      net (fanout=134)      6.529   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1
    SLICE_X127Y6.CLK     net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (0.714ns logic, 7.210ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.377ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y6.A2      net (fanout=266)      3.373   RESET_IBUF
    SLICE_X127Y6.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1
    SLICE_X127Y6.CLK     net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (1.569ns logic, 4.054ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.845ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X127Y6.A5      net (fanout=2)        0.824   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X127Y6.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1
    SLICE_X127Y6.CLK     net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.650ns logic, 1.505ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X127Y6.A5      net (fanout=2)        0.458   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X127Y6.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1
    SLICE_X127Y6.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o
    SLICE_X127Y6.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.556ns logic, 0.754ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.588ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      3.588ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y6.A2      net (fanout=266)      2.171   RESET_IBUF
    SLICE_X127Y6.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1
    SLICE_X127Y6.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o
    SLICE_X127Y6.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.121ns logic, 2.467ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.A3      net (fanout=134)      4.021   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o1
    SLICE_X127Y6.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_77_o
    SLICE_X127Y6.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (0.596ns logic, 4.317ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_58 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_58 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_58
    SLICE_X127Y6.A5      net (fanout=2)        0.458   SREG_CONTROL_INST/SPI_DATA_BUFFER<58>
    SLICE_X127Y6.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1
    SLICE_X127Y6.CLK     net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.354ns logic, 0.812ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.444ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      3.444ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y6.A2      net (fanout=266)      2.171   RESET_IBUF
    SLICE_X127Y6.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1
    SLICE_X127Y6.CLK     net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.919ns logic, 2.525ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (SLICE_X127Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.769ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC (LATCH)
  Data Path Delay:      4.769ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.A3      net (fanout=134)      4.021   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y6.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_58_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o1
    SLICE_X127Y6.CLK     net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[58]_AND_76_o
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.394ns logic, 4.375ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.353ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.A3      net (fanout=134)      6.912   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.AMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1
    SLICE_X126Y2.SR      net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o
    SLICE_X126Y2.CLK     Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.353ns (0.936ns logic, 7.417ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.158ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y2.A2      net (fanout=266)      3.546   RESET_IBUF
    SLICE_X126Y2.AMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1
    SLICE_X126Y2.SR      net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o
    SLICE_X126Y2.CLK     Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.791ns logic, 4.051ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X126Y2.A1      net (fanout=2)        1.296   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X126Y2.AMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1
    SLICE_X126Y2.SR      net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o
    SLICE_X126Y2.CLK     Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.872ns logic, 1.801ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.748ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.A3      net (fanout=134)      6.912   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.A       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1
    SLICE_X126Y2.CLK     net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (0.660ns logic, 7.592ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.259ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y2.A2      net (fanout=266)      3.546   RESET_IBUF
    SLICE_X126Y2.A       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1
    SLICE_X126Y2.CLK     net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.515ns logic, 4.226ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.428ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.572ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X126Y2.A1      net (fanout=2)        1.296   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X126Y2.A       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1
    SLICE_X126Y2.CLK     net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (0.596ns logic, 1.976ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X126Y2.A1      net (fanout=2)        0.763   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X126Y2.AMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1
    SLICE_X126Y2.SR      net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o
    SLICE_X126Y2.CLK     Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.488ns logic, 1.067ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.601ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      3.601ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y2.A2      net (fanout=266)      2.244   RESET_IBUF
    SLICE_X126Y2.AMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1
    SLICE_X126Y2.SR      net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o
    SLICE_X126Y2.CLK     Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.053ns logic, 2.548ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      5.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      5.068ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.A3      net (fanout=134)      4.236   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.AMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o1
    SLICE_X126Y2.SR      net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_79_o
    SLICE_X126Y2.CLK     Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.068ns (0.528ns logic, 4.540ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.456ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_57 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_57 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_57
    SLICE_X126Y2.A1      net (fanout=2)        0.763   SREG_CONTROL_INST/SPI_DATA_BUFFER<57>
    SLICE_X126Y2.A       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1
    SLICE_X126Y2.CLK     net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.340ns logic, 1.116ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.502ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      3.502ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y2.A2      net (fanout=266)      2.244   RESET_IBUF
    SLICE_X126Y2.A       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1
    SLICE_X126Y2.CLK     net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.905ns logic, 2.597ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (SLICE_X126Y2.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.969ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC (LATCH)
  Data Path Delay:      4.969ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.A3      net (fanout=134)      4.236   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y2.A       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_57_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o1
    SLICE_X126Y2.CLK     net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[57]_AND_78_o
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (0.380ns logic, 4.589ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.704ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.D5      net (fanout=134)      6.086   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1
    SLICE_X125Y7.SR      net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o
    SLICE_X125Y7.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (1.094ns logic, 6.610ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.429ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y7.D3      net (fanout=266)      3.098   RESET_IBUF
    SLICE_X125Y7.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1
    SLICE_X125Y7.SR      net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o
    SLICE_X125Y7.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.949ns logic, 3.622ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X125Y7.D4      net (fanout=2)        0.747   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X125Y7.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1
    SLICE_X125Y7.SR      net (fanout=2)        0.524   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o
    SLICE_X125Y7.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (1.030ns logic, 1.271ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.381ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.D5      net (fanout=134)      6.086   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1
    SLICE_X125Y7.CLK     net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (0.714ns logic, 6.905ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.514ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y7.D3      net (fanout=266)      3.098   RESET_IBUF
    SLICE_X125Y7.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1
    SLICE_X125Y7.CLK     net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.569ns logic, 3.917ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.784ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X125Y7.D4      net (fanout=2)        0.747   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X125Y7.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1
    SLICE_X125Y7.CLK     net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.650ns logic, 1.566ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X125Y7.D4      net (fanout=2)        0.424   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X125Y7.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1
    SLICE_X125Y7.SR      net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o
    SLICE_X125Y7.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.560ns logic, 0.741ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.407ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      3.407ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y7.D3      net (fanout=266)      1.965   RESET_IBUF
    SLICE_X125Y7.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1
    SLICE_X125Y7.SR      net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o
    SLICE_X125Y7.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.125ns logic, 2.282ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.D5      net (fanout=134)      3.704   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o1
    SLICE_X125Y7.SR      net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_81_o
    SLICE_X125Y7.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (0.600ns logic, 4.021ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.203ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_56 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      1.203ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_56 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y10.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<59>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_56
    SLICE_X125Y7.D4      net (fanout=2)        0.424   SREG_CONTROL_INST/SPI_DATA_BUFFER<56>
    SLICE_X125Y7.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1
    SLICE_X125Y7.CLK     net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.354ns logic, 0.849ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.309ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      3.309ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y7.D3      net (fanout=266)      1.965   RESET_IBUF
    SLICE_X125Y7.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1
    SLICE_X125Y7.CLK     net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.919ns logic, 2.390ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (SLICE_X125Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.523ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC (LATCH)
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.D5      net (fanout=134)      3.704   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y7.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_56_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o1
    SLICE_X125Y7.CLK     net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[56]_AND_80_o
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.394ns logic, 4.129ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.344ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.A3     net (fanout=134)      5.906   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1
    SLICE_X126Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o
    SLICE_X126Y14.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (0.936ns logic, 6.408ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.186ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y14.A2     net (fanout=266)      2.521   RESET_IBUF
    SLICE_X126Y14.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1
    SLICE_X126Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o
    SLICE_X126Y14.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.791ns logic, 3.023ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X126Y14.A1     net (fanout=2)        1.018   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X126Y14.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1
    SLICE_X126Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o
    SLICE_X126Y14.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.872ns logic, 1.520ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.817ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.A3     net (fanout=134)      5.906   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1
    SLICE_X126Y14.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (0.660ns logic, 6.523ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.347ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.653ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y14.A2     net (fanout=266)      2.521   RESET_IBUF
    SLICE_X126Y14.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1
    SLICE_X126Y14.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      4.653ns (1.515ns logic, 3.138ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.769ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X126Y14.A1     net (fanout=2)        1.018   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X126Y14.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1
    SLICE_X126Y14.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (0.596ns logic, 1.635ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X126Y14.A1     net (fanout=2)        0.582   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X126Y14.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1
    SLICE_X126Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o
    SLICE_X126Y14.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.488ns logic, 0.883ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.972ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      2.972ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y14.A2     net (fanout=266)      1.618   RESET_IBUF
    SLICE_X126Y14.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1
    SLICE_X126Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o
    SLICE_X126Y14.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (1.053ns logic, 1.919ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.A3     net (fanout=134)      3.618   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o1
    SLICE_X126Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_83_o
    SLICE_X126Y14.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.528ns logic, 3.919ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.252ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_55 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_55 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_55
    SLICE_X126Y14.A1     net (fanout=2)        0.582   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
    SLICE_X126Y14.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1
    SLICE_X126Y14.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.340ns logic, 0.912ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.853ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      2.853ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y14.A2     net (fanout=266)      1.618   RESET_IBUF
    SLICE_X126Y14.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1
    SLICE_X126Y14.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (0.905ns logic, 1.948ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (SLICE_X126Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.328ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC (LATCH)
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.A3     net (fanout=134)      3.618   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y14.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_55_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o1
    SLICE_X126Y14.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[55]_AND_82_o
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.380ns logic, 3.948ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.776ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.A5     net (fanout=134)      5.259   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1
    SLICE_X123Y14.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o
    SLICE_X123Y14.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.048ns logic, 5.728ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.639ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y14.A4     net (fanout=266)      2.989   RESET_IBUF
    SLICE_X123Y14.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1
    SLICE_X123Y14.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o
    SLICE_X123Y14.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (1.903ns logic, 3.458ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X123Y14.A1     net (fanout=2)        0.939   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X123Y14.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1
    SLICE_X123Y14.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o
    SLICE_X123Y14.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.984ns logic, 1.408ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.346ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.A5     net (fanout=134)      5.259   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1
    SLICE_X123Y14.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (0.714ns logic, 5.940ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.761ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y14.A4     net (fanout=266)      2.989   RESET_IBUF
    SLICE_X123Y14.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1
    SLICE_X123Y14.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.569ns logic, 3.670ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.730ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.270ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X123Y14.A1     net (fanout=2)        0.939   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X123Y14.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1
    SLICE_X123Y14.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (0.650ns logic, 1.620ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X123Y14.A1     net (fanout=2)        0.591   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X123Y14.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1
    SLICE_X123Y14.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o
    SLICE_X123Y14.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.556ns logic, 0.879ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.310ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y14.A4     net (fanout=266)      1.901   RESET_IBUF
    SLICE_X123Y14.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1
    SLICE_X123Y14.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o
    SLICE_X123Y14.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.121ns logic, 2.189ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.A5     net (fanout=134)      3.163   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o1
    SLICE_X123Y14.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_85_o
    SLICE_X123Y14.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.596ns logic, 3.451ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.299ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_54 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_54 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_54
    SLICE_X123Y14.A1     net (fanout=2)        0.591   SREG_CONTROL_INST/SPI_DATA_BUFFER<54>
    SLICE_X123Y14.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1
    SLICE_X123Y14.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.354ns logic, 0.945ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.174ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      3.174ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y14.A4     net (fanout=266)      1.901   RESET_IBUF
    SLICE_X123Y14.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1
    SLICE_X123Y14.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.919ns logic, 2.255ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (SLICE_X123Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.911ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC (LATCH)
  Data Path Delay:      3.911ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.A5     net (fanout=134)      3.163   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y14.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_54_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o1
    SLICE_X123Y14.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[54]_AND_84_o
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.394ns logic, 3.517ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.796ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.204ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.796ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.D5     net (fanout=134)      5.265   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1
    SLICE_X123Y13.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.714ns logic, 6.082ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.554ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y13.D3     net (fanout=266)      3.060   RESET_IBUF
    SLICE_X123Y13.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1
    SLICE_X123Y13.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (1.569ns logic, 3.877ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.771ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X123Y13.D4     net (fanout=2)        0.762   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X123Y13.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1
    SLICE_X123Y13.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.650ns logic, 1.579ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.D5     net (fanout=134)      5.265   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1
    SLICE_X123Y13.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o
    SLICE_X123Y13.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (1.094ns logic, 5.575ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.681ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y13.D3     net (fanout=266)      3.060   RESET_IBUF
    SLICE_X123Y13.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1
    SLICE_X123Y13.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o
    SLICE_X123Y13.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (1.949ns logic, 3.370ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X123Y13.D4     net (fanout=2)        0.762   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X123Y13.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1
    SLICE_X123Y13.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o
    SLICE_X123Y13.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (1.030ns logic, 1.072ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X123Y13.D4     net (fanout=2)        0.460   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X123Y13.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1
    SLICE_X123Y13.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o
    SLICE_X123Y13.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.560ns logic, 0.627ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.279ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y13.D3     net (fanout=266)      1.987   RESET_IBUF
    SLICE_X123Y13.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1
    SLICE_X123Y13.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o
    SLICE_X123Y13.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.125ns logic, 2.154ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.D5     net (fanout=134)      3.139   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o1
    SLICE_X123Y13.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_87_o
    SLICE_X123Y13.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.600ns logic, 3.306ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.237ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_53 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      1.237ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_53 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_53
    SLICE_X123Y13.D4     net (fanout=2)        0.460   SREG_CONTROL_INST/SPI_DATA_BUFFER<53>
    SLICE_X123Y13.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1
    SLICE_X123Y13.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.354ns logic, 0.883ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.329ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      3.329ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y13.D3     net (fanout=266)      1.987   RESET_IBUF
    SLICE_X123Y13.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1
    SLICE_X123Y13.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.919ns logic, 2.410ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (SLICE_X123Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.956ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC (LATCH)
  Data Path Delay:      3.956ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.D5     net (fanout=134)      3.139   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y13.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_53_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o1
    SLICE_X123Y13.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[53]_AND_86_o
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.394ns logic, 3.562ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.242ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.A5     net (fanout=134)      4.717   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1
    SLICE_X119Y13.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o
    SLICE_X119Y13.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (1.048ns logic, 5.194ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.067ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.933ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y13.A3     net (fanout=266)      3.553   RESET_IBUF
    SLICE_X119Y13.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1
    SLICE_X119Y13.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o
    SLICE_X119Y13.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (1.903ns logic, 4.030ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X119Y13.A4     net (fanout=2)        1.645   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X119Y13.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1
    SLICE_X119Y13.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o
    SLICE_X119Y13.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.984ns logic, 2.122ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.790ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.210ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.A5     net (fanout=134)      4.717   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1
    SLICE_X119Y13.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (0.714ns logic, 5.496ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.099ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y13.A3     net (fanout=266)      3.553   RESET_IBUF
    SLICE_X119Y13.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1
    SLICE_X119Y13.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.569ns logic, 4.332ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.926ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X119Y13.A4     net (fanout=2)        1.645   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X119Y13.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1
    SLICE_X119Y13.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.650ns logic, 2.424ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X119Y13.A4     net (fanout=2)        0.992   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X119Y13.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1
    SLICE_X119Y13.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o
    SLICE_X119Y13.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.556ns logic, 1.288ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.703ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      3.703ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y13.A3     net (fanout=266)      2.286   RESET_IBUF
    SLICE_X119Y13.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1
    SLICE_X119Y13.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o
    SLICE_X119Y13.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (1.121ns logic, 2.582ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.A5     net (fanout=134)      2.851   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o1
    SLICE_X119Y13.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_89_o
    SLICE_X119Y13.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (0.596ns logic, 3.147ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.800ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_52 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      1.800ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_52 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y16.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<55>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_52
    SLICE_X119Y13.A4     net (fanout=2)        0.992   SREG_CONTROL_INST/SPI_DATA_BUFFER<52>
    SLICE_X119Y13.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1
    SLICE_X119Y13.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (0.354ns logic, 1.446ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.659ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      3.659ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y13.A3     net (fanout=266)      2.286   RESET_IBUF
    SLICE_X119Y13.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1
    SLICE_X119Y13.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.919ns logic, 2.740ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (SLICE_X119Y13.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.699ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC (LATCH)
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.A5     net (fanout=134)      2.851   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y13.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_52_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o1
    SLICE_X119Y13.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[52]_AND_88_o
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.394ns logic, 3.305ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.429ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.A5     net (fanout=134)      4.912   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1
    SLICE_X119Y11.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o
    SLICE_X119Y11.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (1.048ns logic, 5.381ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.885ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.115ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y11.A3     net (fanout=266)      3.743   RESET_IBUF
    SLICE_X119Y11.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1
    SLICE_X119Y11.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o
    SLICE_X119Y11.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.115ns (1.903ns logic, 4.212ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X119Y11.A1     net (fanout=2)        0.886   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X119Y11.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1
    SLICE_X119Y11.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o
    SLICE_X119Y11.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.984ns logic, 1.355ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.694ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.A5     net (fanout=134)      4.912   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1
    SLICE_X119Y11.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (0.714ns logic, 5.592ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.008ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y11.A3     net (fanout=266)      3.743   RESET_IBUF
    SLICE_X119Y11.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1
    SLICE_X119Y11.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (1.569ns logic, 4.423ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.784ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X119Y11.A1     net (fanout=2)        0.886   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X119Y11.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1
    SLICE_X119Y11.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.650ns logic, 1.566ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X119Y11.A1     net (fanout=2)        0.531   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X119Y11.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1
    SLICE_X119Y11.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o
    SLICE_X119Y11.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.556ns logic, 0.819ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.809ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      3.809ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y11.A3     net (fanout=266)      2.400   RESET_IBUF
    SLICE_X119Y11.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1
    SLICE_X119Y11.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o
    SLICE_X119Y11.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.121ns logic, 2.688ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.A5     net (fanout=134)      2.970   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o1
    SLICE_X119Y11.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_91_o
    SLICE_X119Y11.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (0.596ns logic, 3.258ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.238ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_51 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_51 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_51
    SLICE_X119Y11.A1     net (fanout=2)        0.531   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
    SLICE_X119Y11.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1
    SLICE_X119Y11.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.354ns logic, 0.884ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.672ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      3.672ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y11.A3     net (fanout=266)      2.400   RESET_IBUF
    SLICE_X119Y11.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1
    SLICE_X119Y11.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.919ns logic, 2.753ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (SLICE_X119Y11.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.717ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC (LATCH)
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.A5     net (fanout=134)      2.970   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y11.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_51_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o1
    SLICE_X119Y11.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[51]_AND_90_o
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (0.394ns logic, 3.323ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.380ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.A2      net (fanout=134)      5.855   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1
    SLICE_X121Y7.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o
    SLICE_X121Y7.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (1.048ns logic, 6.332ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.978ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y7.A4      net (fanout=266)      3.642   RESET_IBUF
    SLICE_X121Y7.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1
    SLICE_X121Y7.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o
    SLICE_X121Y7.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (1.903ns logic, 4.119ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X121Y7.A3      net (fanout=2)        0.686   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X121Y7.AMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1
    SLICE_X121Y7.SR      net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o
    SLICE_X121Y7.CLK     Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.984ns logic, 1.163ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.872ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.128ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.A2      net (fanout=134)      5.855   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1
    SLICE_X121Y7.CLK     net (fanout=2)        0.559   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      7.128ns (0.714ns logic, 6.414ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.230ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.770ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y7.A4      net (fanout=266)      3.642   RESET_IBUF
    SLICE_X121Y7.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1
    SLICE_X121Y7.CLK     net (fanout=2)        0.559   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      5.770ns (1.569ns logic, 4.201ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.105ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.895ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X121Y7.A3      net (fanout=2)        0.686   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X121Y7.A       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1
    SLICE_X121Y7.CLK     net (fanout=2)        0.559   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.650ns logic, 1.245ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X121Y7.A3      net (fanout=2)        0.409   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X121Y7.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1
    SLICE_X121Y7.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o
    SLICE_X121Y7.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.556ns logic, 0.705ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.728ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      3.728ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y7.A4      net (fanout=266)      2.311   RESET_IBUF
    SLICE_X121Y7.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1
    SLICE_X121Y7.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o
    SLICE_X121Y7.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.728ns (1.121ns logic, 2.607ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.A2      net (fanout=134)      3.571   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.AMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o1
    SLICE_X121Y7.SR      net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_93_o
    SLICE_X121Y7.CLK     Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.596ns logic, 3.867ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.967ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_50 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      0.967ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_50 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_50
    SLICE_X121Y7.A3      net (fanout=2)        0.409   SREG_CONTROL_INST/SPI_DATA_BUFFER<50>
    SLICE_X121Y7.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1
    SLICE_X121Y7.CLK     net (fanout=2)        0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.354ns logic, 0.613ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.434ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      3.434ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y7.A4      net (fanout=266)      2.311   RESET_IBUF
    SLICE_X121Y7.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1
    SLICE_X121Y7.CLK     net (fanout=2)        0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.919ns logic, 2.515ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (SLICE_X121Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.169ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC (LATCH)
  Data Path Delay:      4.169ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.A2      net (fanout=134)      3.571   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y7.A       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_50_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o1
    SLICE_X121Y7.CLK     net (fanout=2)        0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[50]_AND_92_o
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (0.394ns logic, 3.775ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.027ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.973ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.D5      net (fanout=134)      5.439   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1
    SLICE_X121Y8.CLK     net (fanout=2)        0.874   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (0.714ns logic, 6.313ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.064ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.936ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y8.D3      net (fanout=266)      3.493   RESET_IBUF
    SLICE_X121Y8.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1
    SLICE_X121Y8.CLK     net (fanout=2)        0.874   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      5.936ns (1.569ns logic, 4.367ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.046ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X121Y8.D4      net (fanout=2)        0.430   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X121Y8.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1
    SLICE_X121Y8.CLK     net (fanout=2)        0.874   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.650ns logic, 1.304ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.D5      net (fanout=134)      5.439   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1
    SLICE_X121Y8.SR      net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o
    SLICE_X121Y8.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (1.094ns logic, 5.753ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.244ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y8.D3      net (fanout=266)      3.493   RESET_IBUF
    SLICE_X121Y8.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1
    SLICE_X121Y8.SR      net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o
    SLICE_X121Y8.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (1.949ns logic, 3.807ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X121Y8.D4      net (fanout=2)        0.430   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X121Y8.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1
    SLICE_X121Y8.SR      net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o
    SLICE_X121Y8.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (1.030ns logic, 0.744ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X121Y8.D4      net (fanout=2)        0.223   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X121Y8.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1
    SLICE_X121Y8.SR      net (fanout=2)        0.171   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o
    SLICE_X121Y8.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.560ns logic, 0.394ns route)
                                                       (58.7% logic, 41.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.545ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      3.545ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y8.D3      net (fanout=266)      2.249   RESET_IBUF
    SLICE_X121Y8.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1
    SLICE_X121Y8.SR      net (fanout=2)        0.171   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o
    SLICE_X121Y8.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.125ns logic, 2.420ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.D5      net (fanout=134)      3.241   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o1
    SLICE_X121Y8.SR      net (fanout=2)        0.171   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_95_o
    SLICE_X121Y8.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.600ns logic, 3.412ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.057ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_49 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_49 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_49
    SLICE_X121Y8.D4      net (fanout=2)        0.223   SREG_CONTROL_INST/SPI_DATA_BUFFER<49>
    SLICE_X121Y8.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1
    SLICE_X121Y8.CLK     net (fanout=2)        0.480   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.354ns logic, 0.703ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.648ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      3.648ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y8.D3      net (fanout=266)      2.249   RESET_IBUF
    SLICE_X121Y8.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1
    SLICE_X121Y8.CLK     net (fanout=2)        0.480   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (0.919ns logic, 2.729ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (SLICE_X121Y8.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.115ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC (LATCH)
  Data Path Delay:      4.115ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.D5      net (fanout=134)      3.241   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y8.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_49_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o1
    SLICE_X121Y8.CLK     net (fanout=2)        0.480   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[49]_AND_94_o
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (0.394ns logic, 3.721ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.988ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.012ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.D4      net (fanout=134)      5.553   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1
    SLICE_X119Y6.CLK     net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (0.714ns logic, 6.274ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.678ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y6.D5      net (fanout=266)      4.032   RESET_IBUF
    SLICE_X119Y6.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1
    SLICE_X119Y6.CLK     net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (1.569ns logic, 4.753ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.833ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X119Y6.D3      net (fanout=2)        0.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X119Y6.D       Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1
    SLICE_X119Y6.CLK     net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.650ns logic, 1.517ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.D4      net (fanout=134)      5.553   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1
    SLICE_X119Y6.SR      net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o
    SLICE_X119Y6.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (1.094ns logic, 5.863ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.709ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.291ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y6.D5      net (fanout=266)      4.032   RESET_IBUF
    SLICE_X119Y6.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1
    SLICE_X119Y6.SR      net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o
    SLICE_X119Y6.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.291ns (1.949ns logic, 4.342ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X119Y6.D3      net (fanout=2)        0.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X119Y6.DMUX    Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1
    SLICE_X119Y6.SR      net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o
    SLICE_X119Y6.CLK     Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (1.030ns logic, 1.106ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X119Y6.D3      net (fanout=2)        0.480   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X119Y6.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1
    SLICE_X119Y6.SR      net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o
    SLICE_X119Y6.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.560ns logic, 0.647ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.825ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      3.825ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y6.D5      net (fanout=266)      2.533   RESET_IBUF
    SLICE_X119Y6.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1
    SLICE_X119Y6.SR      net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o
    SLICE_X119Y6.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.125ns logic, 2.700ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.D4      net (fanout=134)      3.354   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.DMUX    Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o1
    SLICE_X119Y6.SR      net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_97_o
    SLICE_X119Y6.CLK     Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (0.600ns logic, 3.521ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.162ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_48 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_48 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y10.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<51>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_48
    SLICE_X119Y6.D3      net (fanout=2)        0.480   SREG_CONTROL_INST/SPI_DATA_BUFFER<48>
    SLICE_X119Y6.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1
    SLICE_X119Y6.CLK     net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.354ns logic, 0.808ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.780ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      3.780ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y6.D5      net (fanout=266)      2.533   RESET_IBUF
    SLICE_X119Y6.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1
    SLICE_X119Y6.CLK     net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.919ns logic, 2.861ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (SLICE_X119Y6.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.076ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC (LATCH)
  Data Path Delay:      4.076ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.D4      net (fanout=134)      3.354   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y6.D       Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_48_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o1
    SLICE_X119Y6.CLK     net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[48]_AND_96_o
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (0.394ns logic, 3.682ns route)
                                                       (9.7% logic, 90.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.829ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.D1      net (fanout=134)      5.600   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.DMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1
    SLICE_X118Y7.SR      net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o
    SLICE_X118Y7.CLK     Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.829ns (0.899ns logic, 5.930ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.094ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y7.D5      net (fanout=266)      3.822   RESET_IBUF
    SLICE_X118Y7.DMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1
    SLICE_X118Y7.SR      net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o
    SLICE_X118Y7.CLK     Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.754ns logic, 4.152ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X118Y7.D3      net (fanout=2)        1.333   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X118Y7.DMUX    Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1
    SLICE_X118Y7.SR      net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o
    SLICE_X118Y7.CLK     Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.891ns logic, 1.663ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.266ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.D1      net (fanout=134)      5.600   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.D       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1
    SLICE_X118Y7.CLK     net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (0.660ns logic, 6.074ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.189ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y7.D5      net (fanout=266)      3.822   RESET_IBUF
    SLICE_X118Y7.D       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1
    SLICE_X118Y7.CLK     net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.515ns logic, 4.296ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.541ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.459ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X118Y7.D3      net (fanout=2)        1.333   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X118Y7.D       Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1
    SLICE_X118Y7.CLK     net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.652ns logic, 1.807ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X118Y7.D3      net (fanout=2)        0.791   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X118Y7.DMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1
    SLICE_X118Y7.SR      net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o
    SLICE_X118Y7.CLK     Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.500ns logic, 0.958ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.627ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      3.627ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y7.D5      net (fanout=266)      2.431   RESET_IBUF
    SLICE_X118Y7.DMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1
    SLICE_X118Y7.SR      net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o
    SLICE_X118Y7.CLK     Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.029ns logic, 2.598ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.D1      net (fanout=134)      3.403   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.DMUX    Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o1
    SLICE_X118Y7.SR      net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_99_o
    SLICE_X118Y7.CLK     Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.504ns logic, 3.570ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.458ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_47 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      1.458ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_47 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_47
    SLICE_X118Y7.D3      net (fanout=2)        0.791   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
    SLICE_X118Y7.D       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1
    SLICE_X118Y7.CLK     net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.376ns logic, 1.082ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.627ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      3.627ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y7.D5      net (fanout=266)      2.431   RESET_IBUF
    SLICE_X118Y7.D       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1
    SLICE_X118Y7.CLK     net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (0.905ns logic, 2.722ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (SLICE_X118Y7.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.074ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC (LATCH)
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.D1      net (fanout=134)      3.403   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y7.D       Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_47_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o1
    SLICE_X118Y7.CLK     net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[47]_AND_98_o
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.380ns logic, 3.694ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.221ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.A5     net (fanout=134)      4.696   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1
    SLICE_X117Y12.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o
    SLICE_X117Y12.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.048ns logic, 5.173ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.084ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y12.A3     net (fanout=266)      3.536   RESET_IBUF
    SLICE_X117Y12.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1
    SLICE_X117Y12.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o
    SLICE_X117Y12.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (1.903ns logic, 4.013ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X117Y12.A1     net (fanout=2)        1.092   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X117Y12.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1
    SLICE_X117Y12.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o
    SLICE_X117Y12.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.040ns logic, 1.569ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.811ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.189ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.A5     net (fanout=134)      4.696   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1
    SLICE_X117Y12.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      6.189ns (0.714ns logic, 5.475ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.116ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y12.A3     net (fanout=266)      3.536   RESET_IBUF
    SLICE_X117Y12.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1
    SLICE_X117Y12.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (1.569ns logic, 4.315ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.423ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.577ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X117Y12.A1     net (fanout=2)        1.092   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X117Y12.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1
    SLICE_X117Y12.CLK    net (fanout=2)        0.779   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (0.706ns logic, 1.871ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X117Y12.A1     net (fanout=2)        0.659   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X117Y12.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1
    SLICE_X117Y12.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o
    SLICE_X117Y12.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.592ns logic, 0.955ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.686ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      3.686ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y12.A3     net (fanout=266)      2.269   RESET_IBUF
    SLICE_X117Y12.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1
    SLICE_X117Y12.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o
    SLICE_X117Y12.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (1.121ns logic, 2.565ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.A5     net (fanout=134)      2.830   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o1
    SLICE_X117Y12.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_101_o
    SLICE_X117Y12.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (0.596ns logic, 3.126ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.503ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_46 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      1.503ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_46 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_46
    SLICE_X117Y12.A1     net (fanout=2)        0.659   SREG_CONTROL_INST/SPI_DATA_BUFFER<46>
    SLICE_X117Y12.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1
    SLICE_X117Y12.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.390ns logic, 1.113ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.642ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      3.642ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y12.A3     net (fanout=266)      2.269   RESET_IBUF
    SLICE_X117Y12.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1
    SLICE_X117Y12.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (0.919ns logic, 2.723ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (SLICE_X117Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.678ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC (LATCH)
  Data Path Delay:      3.678ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.A5     net (fanout=134)      2.830   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y12.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_46_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o1
    SLICE_X117Y12.CLK    net (fanout=2)        0.454   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[46]_AND_100_o
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.394ns logic, 3.284ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.572ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.A2     net (fanout=134)      5.135   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1
    SLICE_X118Y12.SR     net (fanout=2)        0.501   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o
    SLICE_X118Y12.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (0.936ns logic, 5.636ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.943ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y12.A3     net (fanout=266)      3.765   RESET_IBUF
    SLICE_X118Y12.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1
    SLICE_X118Y12.SR     net (fanout=2)        0.501   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o
    SLICE_X118Y12.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.791ns logic, 4.266ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X118Y12.A1     net (fanout=2)        0.911   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X118Y12.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1
    SLICE_X118Y12.SR     net (fanout=2)        0.501   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o
    SLICE_X118Y12.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.928ns logic, 1.412ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.524ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.A2     net (fanout=134)      5.135   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1
    SLICE_X118Y12.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (0.660ns logic, 5.816ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.039ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y12.A3     net (fanout=266)      3.765   RESET_IBUF
    SLICE_X118Y12.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1
    SLICE_X118Y12.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.515ns logic, 4.446ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.756ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X118Y12.A1     net (fanout=2)        0.911   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X118Y12.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1
    SLICE_X118Y12.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.652ns logic, 1.592ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.362ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X118Y12.A1     net (fanout=2)        0.538   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X118Y12.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1
    SLICE_X118Y12.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o
    SLICE_X118Y12.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.524ns logic, 0.838ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.738ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      3.738ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y12.A3     net (fanout=266)      2.385   RESET_IBUF
    SLICE_X118Y12.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1
    SLICE_X118Y12.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o
    SLICE_X118Y12.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.053ns logic, 2.685ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.A2     net (fanout=134)      3.126   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o1
    SLICE_X118Y12.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_103_o
    SLICE_X118Y12.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.528ns logic, 3.426ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.268ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_45 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_45 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_45
    SLICE_X118Y12.A1     net (fanout=2)        0.538   SREG_CONTROL_INST/SPI_DATA_BUFFER<45>
    SLICE_X118Y12.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1
    SLICE_X118Y12.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.376ns logic, 0.892ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.644ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      3.644ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y12.A3     net (fanout=266)      2.385   RESET_IBUF
    SLICE_X118Y12.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1
    SLICE_X118Y12.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (0.905ns logic, 2.739ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (SLICE_X118Y12.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.860ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC (LATCH)
  Data Path Delay:      3.860ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.A2     net (fanout=134)      3.126   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y12.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_45_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o1
    SLICE_X118Y12.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[45]_AND_102_o
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (0.380ns logic, 3.480ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.466ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.C4     net (fanout=134)      4.577   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.CMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1
    SLICE_X117Y14.SR     net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o
    SLICE_X117Y14.CLK    Trck                  0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (1.070ns logic, 5.396ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.787ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.213ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y14.C1     net (fanout=266)      3.469   RESET_IBUF
    SLICE_X117Y14.CMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1
    SLICE_X117Y14.SR     net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o
    SLICE_X117Y14.CLK    Trck                  0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (1.925ns logic, 4.288ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X117Y14.C5     net (fanout=2)        0.827   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X117Y14.CMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1
    SLICE_X117Y14.SR     net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o
    SLICE_X117Y14.CLK    Trck                  0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (1.062ns logic, 1.646ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.407ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.C4     net (fanout=134)      4.577   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.C      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1
    SLICE_X117Y14.CLK    net (fanout=2)        0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (0.714ns logic, 4.879ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.660ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y14.C1     net (fanout=266)      3.469   RESET_IBUF
    SLICE_X117Y14.C      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1
    SLICE_X117Y14.CLK    net (fanout=2)        0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (1.569ns logic, 3.771ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.165ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.835ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X117Y14.C5     net (fanout=2)        0.827   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X117Y14.C      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1
    SLICE_X117Y14.CLK    net (fanout=2)        0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.706ns logic, 1.129ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X117Y14.C5     net (fanout=2)        0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X117Y14.CMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1
    SLICE_X117Y14.SR     net (fanout=2)        0.427   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o
    SLICE_X117Y14.CLK    Tremck      (-Th)    -0.165   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.602ns logic, 0.882ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.C4     net (fanout=134)      2.724   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.CMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1
    SLICE_X117Y14.SR     net (fanout=2)        0.427   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o
    SLICE_X117Y14.CLK    Tremck      (-Th)    -0.165   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.606ns logic, 3.151ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.796ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      3.796ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y14.C1     net (fanout=266)      2.238   RESET_IBUF
    SLICE_X117Y14.CMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o1
    SLICE_X117Y14.SR     net (fanout=2)        0.427   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_105_o
    SLICE_X117Y14.CLK    Tremck      (-Th)    -0.165   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.131ns logic, 2.665ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.002ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_44 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_44 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y16.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<47>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_44
    SLICE_X117Y14.C5     net (fanout=2)        0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<44>
    SLICE_X117Y14.C      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1
    SLICE_X117Y14.CLK    net (fanout=2)        0.157   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.390ns logic, 0.612ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.275ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      3.275ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.C4     net (fanout=134)      2.724   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y14.C      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1
    SLICE_X117Y14.CLK    net (fanout=2)        0.157   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.394ns logic, 2.881ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (SLICE_X117Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.314ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC (LATCH)
  Data Path Delay:      3.314ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y14.C1     net (fanout=266)      2.238   RESET_IBUF
    SLICE_X117Y14.C      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_44_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o1
    SLICE_X117Y14.CLK    net (fanout=2)        0.157   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[44]_AND_104_o
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.919ns logic, 2.395ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.939ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.061ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y14.A2     net (fanout=266)      3.646   RESET_IBUF
    SLICE_X114Y14.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1
    SLICE_X114Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o
    SLICE_X114Y14.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (1.791ns logic, 4.148ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.A4     net (fanout=134)      4.458   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1
    SLICE_X114Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o
    SLICE_X114Y14.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (0.936ns logic, 4.960ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X114Y14.A3     net (fanout=2)        0.533   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X114Y14.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1
    SLICE_X114Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o
    SLICE_X114Y14.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.872ns logic, 1.035ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.222ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.778ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y14.A2     net (fanout=266)      3.646   RESET_IBUF
    SLICE_X114Y14.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1
    SLICE_X114Y14.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      5.778ns (1.515ns logic, 4.263ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.265ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.A4     net (fanout=134)      4.458   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1
    SLICE_X114Y14.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (0.660ns logic, 5.075ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.254ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.746ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X114Y14.A3     net (fanout=2)        0.533   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X114Y14.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1
    SLICE_X114Y14.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.596ns logic, 1.150ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X114Y14.A3     net (fanout=2)        0.295   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X114Y14.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1
    SLICE_X114Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o
    SLICE_X114Y14.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.488ns logic, 0.596ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.A4     net (fanout=134)      2.680   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1
    SLICE_X114Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o
    SLICE_X114Y14.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (0.528ns logic, 2.981ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.734ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      3.734ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y14.A2     net (fanout=266)      2.380   RESET_IBUF
    SLICE_X114Y14.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o1
    SLICE_X114Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_107_o
    SLICE_X114Y14.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (1.053ns logic, 2.681ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.965ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_43 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      0.965ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_43 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_43
    SLICE_X114Y14.A3     net (fanout=2)        0.295   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
    SLICE_X114Y14.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1
    SLICE_X114Y14.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.340ns logic, 0.625ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.390ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      3.390ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.A4     net (fanout=134)      2.680   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y14.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1
    SLICE_X114Y14.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.380ns logic, 3.010ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (SLICE_X114Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.615ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC (LATCH)
  Data Path Delay:      3.615ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y14.A2     net (fanout=266)      2.380   RESET_IBUF
    SLICE_X114Y14.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_43_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o1
    SLICE_X114Y14.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[43]_AND_106_o
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (0.905ns logic, 2.710ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.738ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.D1     net (fanout=134)      4.501   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1
    SLICE_X114Y15.SR     net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o
    SLICE_X114Y15.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (0.899ns logic, 4.839ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.646ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y15.D5     net (fanout=266)      3.262   RESET_IBUF
    SLICE_X114Y15.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1
    SLICE_X114Y15.SR     net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o
    SLICE_X114Y15.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.754ns logic, 3.600ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X114Y15.D2     net (fanout=2)        0.883   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X114Y15.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1
    SLICE_X114Y15.SR     net (fanout=2)        0.338   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o
    SLICE_X114Y15.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.835ns logic, 1.221ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.365ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.635ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.D1     net (fanout=134)      4.501   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1
    SLICE_X114Y15.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (0.660ns logic, 4.975ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.749ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y15.D5     net (fanout=266)      3.262   RESET_IBUF
    SLICE_X114Y15.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1
    SLICE_X114Y15.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (1.515ns logic, 3.736ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.047ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X114Y15.D2     net (fanout=2)        0.883   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X114Y15.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1
    SLICE_X114Y15.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.596ns logic, 1.357ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X114Y15.D2     net (fanout=2)        0.518   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X114Y15.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1
    SLICE_X114Y15.SR     net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o
    SLICE_X114Y15.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.464ns logic, 0.693ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.254ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      3.254ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y15.D5     net (fanout=266)      2.050   RESET_IBUF
    SLICE_X114Y15.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1
    SLICE_X114Y15.SR     net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o
    SLICE_X114Y15.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.029ns logic, 2.225ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.D1     net (fanout=134)      2.736   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o1
    SLICE_X114Y15.SR     net (fanout=2)        0.175   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_109_o
    SLICE_X114Y15.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (0.504ns logic, 2.911ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.149ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_42 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_42 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_42
    SLICE_X114Y15.D2     net (fanout=2)        0.518   SREG_CONTROL_INST/SPI_DATA_BUFFER<42>
    SLICE_X114Y15.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1
    SLICE_X114Y15.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.340ns logic, 0.809ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.246ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      3.246ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y15.D5     net (fanout=266)      2.050   RESET_IBUF
    SLICE_X114Y15.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1
    SLICE_X114Y15.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.905ns logic, 2.341ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (SLICE_X114Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.407ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC (LATCH)
  Data Path Delay:      3.407ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.D1     net (fanout=134)      2.736   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y15.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_42_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o1
    SLICE_X114Y15.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[42]_AND_108_o
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (0.380ns logic, 3.027ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.034ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.966ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.034ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.D1     net (fanout=134)      4.503   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1
    SLICE_X117Y17.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      6.034ns (0.714ns logic, 5.320ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.738ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y17.D5     net (fanout=266)      2.876   RESET_IBUF
    SLICE_X117Y17.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1
    SLICE_X117Y17.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.569ns logic, 3.693ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.813ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X117Y17.D3     net (fanout=2)        0.720   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X117Y17.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1
    SLICE_X117Y17.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.650ns logic, 1.537ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.912ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.D1     net (fanout=134)      4.503   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1
    SLICE_X117Y17.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o
    SLICE_X117Y17.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.094ns logic, 4.818ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.860ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.140ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y17.D5     net (fanout=266)      2.876   RESET_IBUF
    SLICE_X117Y17.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1
    SLICE_X117Y17.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o
    SLICE_X117Y17.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.140ns (1.949ns logic, 3.191ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X117Y17.D3     net (fanout=2)        0.720   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X117Y17.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1
    SLICE_X117Y17.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o
    SLICE_X117Y17.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (1.030ns logic, 1.035ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X117Y17.D3     net (fanout=2)        0.423   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X117Y17.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1
    SLICE_X117Y17.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o
    SLICE_X117Y17.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.560ns logic, 0.595ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.105ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      3.105ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y17.D5     net (fanout=266)      1.808   RESET_IBUF
    SLICE_X117Y17.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1
    SLICE_X117Y17.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o
    SLICE_X117Y17.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (1.125ns logic, 1.980ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.D1     net (fanout=134)      2.732   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o1
    SLICE_X117Y17.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_111_o
    SLICE_X117Y17.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.600ns logic, 2.904ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.200ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_41 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_41 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_41
    SLICE_X117Y17.D3     net (fanout=2)        0.423   SREG_CONTROL_INST/SPI_DATA_BUFFER<41>
    SLICE_X117Y17.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1
    SLICE_X117Y17.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.354ns logic, 0.846ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.150ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      3.150ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y17.D5     net (fanout=266)      1.808   RESET_IBUF
    SLICE_X117Y17.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1
    SLICE_X117Y17.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.919ns logic, 2.231ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (SLICE_X117Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.549ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC (LATCH)
  Data Path Delay:      3.549ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.D1     net (fanout=134)      2.732   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y17.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_41_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o1
    SLICE_X117Y17.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[41]_AND_110_o
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (0.394ns logic, 3.155ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.575ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.A1     net (fanout=134)      4.058   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1
    SLICE_X115Y21.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o
    SLICE_X115Y21.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (1.048ns logic, 4.527ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.977ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y21.A5     net (fanout=266)      2.651   RESET_IBUF
    SLICE_X115Y21.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1
    SLICE_X115Y21.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o
    SLICE_X115Y21.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.903ns logic, 3.120ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X115Y21.A3     net (fanout=2)        0.929   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X115Y21.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1
    SLICE_X115Y21.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o
    SLICE_X115Y21.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.984ns logic, 1.398ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.547ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.A1     net (fanout=134)      4.058   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1
    SLICE_X115Y21.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (0.714ns logic, 4.739ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.099ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y21.A5     net (fanout=266)      2.651   RESET_IBUF
    SLICE_X115Y21.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1
    SLICE_X115Y21.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.569ns logic, 3.332ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.740ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X115Y21.A3     net (fanout=2)        0.929   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X115Y21.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1
    SLICE_X115Y21.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.650ns logic, 1.610ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X115Y21.A3     net (fanout=2)        0.537   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X115Y21.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1
    SLICE_X115Y21.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o
    SLICE_X115Y21.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (0.556ns logic, 0.825ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.103ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y21.A5     net (fanout=266)      1.694   RESET_IBUF
    SLICE_X115Y21.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1
    SLICE_X115Y21.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o
    SLICE_X115Y21.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (1.121ns logic, 1.982ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.A1     net (fanout=134)      2.472   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o1
    SLICE_X115Y21.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_113_o
    SLICE_X115Y21.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (0.596ns logic, 2.760ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.245ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_40 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_40 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y14.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<43>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_40
    SLICE_X115Y21.A3     net (fanout=2)        0.537   SREG_CONTROL_INST/SPI_DATA_BUFFER<40>
    SLICE_X115Y21.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1
    SLICE_X115Y21.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.354ns logic, 0.891ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.967ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      2.967ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y21.A5     net (fanout=266)      1.694   RESET_IBUF
    SLICE_X115Y21.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1
    SLICE_X115Y21.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.919ns logic, 2.048ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (SLICE_X115Y21.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.220ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC (LATCH)
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.A1     net (fanout=134)      2.472   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y21.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_40_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o1
    SLICE_X115Y21.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[40]_AND_112_o
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.394ns logic, 2.826ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.790ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.210ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.D2     net (fanout=134)      4.257   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1
    SLICE_X113Y20.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (0.714ns logic, 5.076ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.460ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y20.D4     net (fanout=266)      3.152   RESET_IBUF
    SLICE_X113Y20.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1
    SLICE_X113Y20.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.569ns logic, 3.971ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.620ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X113Y20.D5     net (fanout=2)        0.855   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X113Y20.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1
    SLICE_X113Y20.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.706ns logic, 1.674ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.D2     net (fanout=134)      4.257   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1
    SLICE_X113Y20.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o
    SLICE_X113Y20.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.094ns logic, 4.572ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.584ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y20.D4     net (fanout=266)      3.152   RESET_IBUF
    SLICE_X113Y20.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1
    SLICE_X113Y20.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o
    SLICE_X113Y20.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (1.949ns logic, 3.467ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X113Y20.D5     net (fanout=2)        0.855   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X113Y20.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1
    SLICE_X113Y20.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o
    SLICE_X113Y20.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (1.086ns logic, 1.170ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X113Y20.D5     net (fanout=2)        0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X113Y20.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1
    SLICE_X113Y20.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o
    SLICE_X113Y20.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.596ns logic, 0.619ns route)
                                                       (49.1% logic, 50.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.298ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      3.298ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y20.D4     net (fanout=266)      2.001   RESET_IBUF
    SLICE_X113Y20.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1
    SLICE_X113Y20.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o
    SLICE_X113Y20.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.125ns logic, 2.173ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.D2     net (fanout=134)      2.605   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o1
    SLICE_X113Y20.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_115_o
    SLICE_X113Y20.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.600ns logic, 2.777ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_39 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_39 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_39
    SLICE_X113Y20.D5     net (fanout=2)        0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
    SLICE_X113Y20.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1
    SLICE_X113Y20.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.390ns logic, 0.872ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.345ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      3.345ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y20.D4     net (fanout=266)      2.001   RESET_IBUF
    SLICE_X113Y20.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1
    SLICE_X113Y20.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.919ns logic, 2.426ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (SLICE_X113Y20.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.424ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC (LATCH)
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.D2     net (fanout=134)      2.605   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y20.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_39_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o1
    SLICE_X113Y20.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[39]_AND_114_o
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.394ns logic, 3.030ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.964ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.036ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y19.D2     net (fanout=266)      3.576   RESET_IBUF
    SLICE_X109Y19.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1
    SLICE_X109Y19.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.569ns logic, 4.395ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.471ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.529ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.D5     net (fanout=134)      3.996   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1
    SLICE_X109Y19.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      5.529ns (0.714ns logic, 4.815ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.538ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X109Y19.D3     net (fanout=2)        0.937   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X109Y19.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1
    SLICE_X109Y19.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.706ns logic, 1.756ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.173ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.827ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y19.D2     net (fanout=266)      3.576   RESET_IBUF
    SLICE_X109Y19.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1
    SLICE_X109Y19.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o
    SLICE_X109Y19.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.949ns logic, 3.878ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.D5     net (fanout=134)      3.996   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1
    SLICE_X109Y19.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o
    SLICE_X109Y19.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.094ns logic, 4.298ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X109Y19.D3     net (fanout=2)        0.937   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X109Y19.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1
    SLICE_X109Y19.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o
    SLICE_X109Y19.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (1.086ns logic, 1.239ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.295ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X109Y19.D3     net (fanout=2)        0.540   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X109Y19.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1
    SLICE_X109Y19.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o
    SLICE_X109Y19.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.596ns logic, 0.699ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.D5     net (fanout=134)      2.370   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1
    SLICE_X109Y19.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o
    SLICE_X109Y19.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.600ns logic, 2.529ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.596ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      3.596ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y19.D2     net (fanout=266)      2.312   RESET_IBUF
    SLICE_X109Y19.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o1
    SLICE_X109Y19.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_117_o
    SLICE_X109Y19.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.125ns logic, 2.471ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_38 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_38 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_38
    SLICE_X109Y19.D3     net (fanout=2)        0.540   SREG_CONTROL_INST/SPI_DATA_BUFFER<38>
    SLICE_X109Y19.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1
    SLICE_X109Y19.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.390ns logic, 0.965ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.189ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.D5     net (fanout=134)      2.370   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y19.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1
    SLICE_X109Y19.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.394ns logic, 2.795ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (SLICE_X109Y19.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.656ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC (LATCH)
  Data Path Delay:      3.656ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y19.D2     net (fanout=266)      2.312   RESET_IBUF
    SLICE_X109Y19.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_38_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o1
    SLICE_X109Y19.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[38]_AND_116_o
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (0.919ns logic, 2.737ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.117ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.D1     net (fanout=134)      4.837   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1
    SLICE_X108Y16.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o
    SLICE_X108Y16.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (0.945ns logic, 5.172ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.301ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.699ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y16.D5     net (fanout=266)      3.564   RESET_IBUF
    SLICE_X108Y16.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1
    SLICE_X108Y16.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o
    SLICE_X108Y16.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.800ns logic, 3.899ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X108Y16.D2     net (fanout=2)        1.102   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X108Y16.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1
    SLICE_X108Y16.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o
    SLICE_X108Y16.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.937ns logic, 1.437ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.028ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.D1     net (fanout=134)      4.837   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1
    SLICE_X108Y16.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (0.658ns logic, 5.314ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.446ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.554ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y16.D5     net (fanout=266)      3.564   RESET_IBUF
    SLICE_X108Y16.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1
    SLICE_X108Y16.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (1.513ns logic, 4.041ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.771ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X108Y16.D2     net (fanout=2)        1.102   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X108Y16.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1
    SLICE_X108Y16.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.650ns logic, 1.579ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X108Y16.D2     net (fanout=2)        0.648   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X108Y16.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1
    SLICE_X108Y16.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o
    SLICE_X108Y16.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.519ns logic, 0.820ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.497ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      3.497ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y16.D5     net (fanout=266)      2.277   RESET_IBUF
    SLICE_X108Y16.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1
    SLICE_X108Y16.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o
    SLICE_X108Y16.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.048ns logic, 2.449ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.D1     net (fanout=134)      2.928   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o1
    SLICE_X108Y16.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_119_o
    SLICE_X108Y16.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.523ns logic, 3.100ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.332ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_37 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_37 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_37
    SLICE_X108Y16.D2     net (fanout=2)        0.648   SREG_CONTROL_INST/SPI_DATA_BUFFER<37>
    SLICE_X108Y16.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1
    SLICE_X108Y16.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.390ns logic, 0.942ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.490ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      3.490ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y16.D5     net (fanout=266)      2.277   RESET_IBUF
    SLICE_X108Y16.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1
    SLICE_X108Y16.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (0.919ns logic, 2.571ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (SLICE_X108Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.616ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC (LATCH)
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.D1     net (fanout=134)      2.928   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y16.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_37_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o1
    SLICE_X108Y16.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[37]_AND_118_o
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.394ns logic, 3.222ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.257ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.743ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.D4     net (fanout=134)      4.818   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1
    SLICE_X105Y16.CLK    net (fanout=2)        0.725   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (0.714ns logic, 5.543ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.900ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.100ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y16.D5     net (fanout=266)      3.806   RESET_IBUF
    SLICE_X105Y16.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1
    SLICE_X105Y16.CLK    net (fanout=2)        0.725   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      6.100ns (1.569ns logic, 4.531ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.472ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X105Y16.D1     net (fanout=2)        1.097   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X105Y16.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1
    SLICE_X105Y16.CLK    net (fanout=2)        0.725   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (0.706ns logic, 1.822ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.D4     net (fanout=134)      4.818   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1
    SLICE_X105Y16.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o
    SLICE_X105Y16.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.094ns logic, 5.133ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.930ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y16.D5     net (fanout=266)      3.806   RESET_IBUF
    SLICE_X105Y16.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1
    SLICE_X105Y16.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o
    SLICE_X105Y16.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.949ns logic, 4.121ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X105Y16.D1     net (fanout=2)        1.097   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X105Y16.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1
    SLICE_X105Y16.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o
    SLICE_X105Y16.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (1.086ns logic, 1.412ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X105Y16.D1     net (fanout=2)        0.638   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X105Y16.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1
    SLICE_X105Y16.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o
    SLICE_X105Y16.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.596ns logic, 0.810ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.D4     net (fanout=134)      2.902   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1
    SLICE_X105Y16.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o
    SLICE_X105Y16.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (0.600ns logic, 3.074ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.699ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      3.699ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y16.D5     net (fanout=266)      2.402   RESET_IBUF
    SLICE_X105Y16.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o1
    SLICE_X105Y16.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_121_o
    SLICE_X105Y16.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.125ns logic, 2.574ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.360ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_36 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_36 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y16.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<39>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_36
    SLICE_X105Y16.D1     net (fanout=2)        0.638   SREG_CONTROL_INST/SPI_DATA_BUFFER<36>
    SLICE_X105Y16.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1
    SLICE_X105Y16.CLK    net (fanout=2)        0.332   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.390ns logic, 0.970ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.628ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      3.628ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.D4     net (fanout=134)      2.902   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y16.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1
    SLICE_X105Y16.CLK    net (fanout=2)        0.332   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (0.394ns logic, 3.234ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (SLICE_X105Y16.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.653ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC (LATCH)
  Data Path Delay:      3.653ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y16.D5     net (fanout=266)      2.402   RESET_IBUF
    SLICE_X105Y16.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_36_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o1
    SLICE_X105Y16.CLK    net (fanout=2)        0.332   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[36]_AND_120_o
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (0.919ns logic, 2.734ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.954ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.A2     net (fanout=134)      4.431   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1
    SLICE_X111Y18.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o
    SLICE_X111Y18.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.954ns (1.048ns logic, 4.906ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.371ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y18.A4     net (fanout=266)      3.251   RESET_IBUF
    SLICE_X111Y18.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1
    SLICE_X111Y18.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o
    SLICE_X111Y18.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.903ns logic, 3.726ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X111Y18.A3     net (fanout=2)        0.457   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X111Y18.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1
    SLICE_X111Y18.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o
    SLICE_X111Y18.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.001ns logic, 0.932ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.174ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.A2     net (fanout=134)      4.431   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1
    SLICE_X111Y18.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (0.714ns logic, 5.112ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.499ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y18.A4     net (fanout=266)      3.251   RESET_IBUF
    SLICE_X111Y18.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1
    SLICE_X111Y18.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (1.569ns logic, 3.932ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.195ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X111Y18.A3     net (fanout=2)        0.457   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X111Y18.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1
    SLICE_X111Y18.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.667ns logic, 1.138ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X111Y18.A3     net (fanout=2)        0.256   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X111Y18.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1
    SLICE_X111Y18.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o
    SLICE_X111Y18.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.558ns logic, 0.550ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.473ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      3.473ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y18.A4     net (fanout=266)      2.058   RESET_IBUF
    SLICE_X111Y18.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1
    SLICE_X111Y18.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o
    SLICE_X111Y18.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.121ns logic, 2.352ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.A2     net (fanout=134)      2.707   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o1
    SLICE_X111Y18.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_123_o
    SLICE_X111Y18.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (0.596ns logic, 3.001ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.966ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_35 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      0.966ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_35 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_35
    SLICE_X111Y18.A3     net (fanout=2)        0.256   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
    SLICE_X111Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1
    SLICE_X111Y18.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.356ns logic, 0.610ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.331ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      3.331ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y18.A4     net (fanout=266)      2.058   RESET_IBUF
    SLICE_X111Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1
    SLICE_X111Y18.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.919ns logic, 2.412ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (SLICE_X111Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.455ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC (LATCH)
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.A2     net (fanout=134)      2.707   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_35_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o1
    SLICE_X111Y18.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[35]_AND_122_o
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.394ns logic, 3.061ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.210ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.D3     net (fanout=134)      4.648   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1
    SLICE_X109Y17.SR     net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o
    SLICE_X109Y17.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (1.094ns logic, 5.116ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.170ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y17.D5     net (fanout=266)      3.413   RESET_IBUF
    SLICE_X109Y17.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1
    SLICE_X109Y17.SR     net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o
    SLICE_X109Y17.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.949ns logic, 3.881ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X109Y17.D4     net (fanout=2)        0.430   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X109Y17.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1
    SLICE_X109Y17.SR     net (fanout=2)        0.468   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o
    SLICE_X109Y17.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.047ns logic, 0.898ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.823ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.D3     net (fanout=134)      4.648   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1
    SLICE_X109Y17.CLK    net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (0.714ns logic, 5.463ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.203ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.797ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y17.D5     net (fanout=266)      3.413   RESET_IBUF
    SLICE_X109Y17.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1
    SLICE_X109Y17.CLK    net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (1.569ns logic, 4.228ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.088ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X109Y17.D4     net (fanout=2)        0.430   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X109Y17.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1
    SLICE_X109Y17.CLK    net (fanout=2)        0.815   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.667ns logic, 1.245ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.043ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X109Y17.D4     net (fanout=2)        0.220   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X109Y17.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1
    SLICE_X109Y17.SR     net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o
    SLICE_X109Y17.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.562ns logic, 0.481ns route)
                                                       (53.9% logic, 46.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.544ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      3.544ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y17.D5     net (fanout=266)      2.158   RESET_IBUF
    SLICE_X109Y17.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1
    SLICE_X109Y17.SR     net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o
    SLICE_X109Y17.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.125ns logic, 2.419ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.D3     net (fanout=134)      2.811   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o1
    SLICE_X109Y17.SR     net (fanout=2)        0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_125_o
    SLICE_X109Y17.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.600ns logic, 3.072ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.997ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_34 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      0.997ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_34 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_34
    SLICE_X109Y17.D4     net (fanout=2)        0.220   SREG_CONTROL_INST/SPI_DATA_BUFFER<34>
    SLICE_X109Y17.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1
    SLICE_X109Y17.CLK    net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.356ns logic, 0.641ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.498ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      3.498ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y17.D5     net (fanout=266)      2.158   RESET_IBUF
    SLICE_X109Y17.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1
    SLICE_X109Y17.CLK    net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.919ns logic, 2.579ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (SLICE_X109Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.626ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC (LATCH)
  Data Path Delay:      3.626ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.D3     net (fanout=134)      2.811   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y17.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_34_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o1
    SLICE_X109Y17.CLK    net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[34]_AND_124_o
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (0.394ns logic, 3.232ns route)
                                                       (10.9% logic, 89.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.746ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.254ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.B5     net (fanout=134)      4.304   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1
    SLICE_X111Y17.CLK    net (fanout=2)        0.728   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (0.714ns logic, 5.032ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.266ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y17.B3     net (fanout=266)      3.437   RESET_IBUF
    SLICE_X111Y17.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1
    SLICE_X111Y17.CLK    net (fanout=2)        0.728   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (1.569ns logic, 4.165ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.945ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X111Y17.B4     net (fanout=2)        0.660   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X111Y17.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1
    SLICE_X111Y17.CLK    net (fanout=2)        0.728   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.667ns logic, 1.388ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.B5     net (fanout=134)      4.304   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1
    SLICE_X111Y17.SR     net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o
    SLICE_X111Y17.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.671ns (1.050ns logic, 4.621ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.341ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.659ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y17.B3     net (fanout=266)      3.437   RESET_IBUF
    SLICE_X111Y17.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1
    SLICE_X111Y17.SR     net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o
    SLICE_X111Y17.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (1.905ns logic, 3.754ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X111Y17.B4     net (fanout=2)        0.660   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X111Y17.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1
    SLICE_X111Y17.SR     net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o
    SLICE_X111Y17.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (1.003ns logic, 0.977ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X111Y17.B4     net (fanout=2)        0.335   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X111Y17.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1
    SLICE_X111Y17.SR     net (fanout=2)        0.174   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o
    SLICE_X111Y17.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.561ns logic, 0.509ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.B5     net (fanout=134)      2.581   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1
    SLICE_X111Y17.SR     net (fanout=2)        0.174   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o
    SLICE_X111Y17.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.599ns logic, 2.755ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.501ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      3.501ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y17.B3     net (fanout=266)      2.203   RESET_IBUF
    SLICE_X111Y17.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o1
    SLICE_X111Y17.SR     net (fanout=2)        0.174   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_127_o
    SLICE_X111Y17.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.124ns logic, 2.377ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.059ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_33 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      1.059ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_33 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_33
    SLICE_X111Y17.B4     net (fanout=2)        0.335   SREG_CONTROL_INST/SPI_DATA_BUFFER<33>
    SLICE_X111Y17.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1
    SLICE_X111Y17.CLK    net (fanout=2)        0.368   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.356ns logic, 0.703ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.343ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      3.343ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.B5     net (fanout=134)      2.581   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y17.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1
    SLICE_X111Y17.CLK    net (fanout=2)        0.368   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (0.394ns logic, 2.949ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (SLICE_X111Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.490ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC (LATCH)
  Data Path Delay:      3.490ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y17.B3     net (fanout=266)      2.203   RESET_IBUF
    SLICE_X111Y17.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_33_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o1
    SLICE_X111Y17.CLK    net (fanout=2)        0.368   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[33]_AND_126_o
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (0.919ns logic, 2.571ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.950ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.D1     net (fanout=134)      4.670   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1
    SLICE_X104Y18.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o
    SLICE_X104Y18.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (0.945ns logic, 5.005ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.270ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y18.D5     net (fanout=266)      3.595   RESET_IBUF
    SLICE_X104Y18.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1
    SLICE_X104Y18.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o
    SLICE_X104Y18.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (1.800ns logic, 3.930ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X104Y18.D2     net (fanout=2)        0.894   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X104Y18.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1
    SLICE_X104Y18.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o
    SLICE_X104Y18.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.898ns logic, 1.229ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.199ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.D1     net (fanout=134)      4.670   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1
    SLICE_X104Y18.CLK    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (0.658ns logic, 5.143ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.419ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.581ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y18.D5     net (fanout=266)      3.595   RESET_IBUF
    SLICE_X104Y18.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1
    SLICE_X104Y18.CLK    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (1.513ns logic, 4.068ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.022ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.978ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X104Y18.D2     net (fanout=2)        0.894   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X104Y18.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1
    SLICE_X104Y18.CLK    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.611ns logic, 1.367ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X104Y18.D2     net (fanout=2)        0.535   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X104Y18.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1
    SLICE_X104Y18.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o
    SLICE_X104Y18.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.485ns logic, 0.707ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.504ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      3.504ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y18.D5     net (fanout=266)      2.284   RESET_IBUF
    SLICE_X104Y18.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1
    SLICE_X104Y18.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o
    SLICE_X104Y18.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.048ns logic, 2.456ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.D1     net (fanout=134)      2.834   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o1
    SLICE_X104Y18.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_129_o
    SLICE_X104Y18.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.523ns logic, 3.006ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.181ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_32 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_32 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y17.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<35>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_32
    SLICE_X104Y18.D2     net (fanout=2)        0.535   SREG_CONTROL_INST/SPI_DATA_BUFFER<32>
    SLICE_X104Y18.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1
    SLICE_X104Y18.CLK    net (fanout=2)        0.290   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.356ns logic, 0.825ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.493ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      3.493ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y18.D5     net (fanout=266)      2.284   RESET_IBUF
    SLICE_X104Y18.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1
    SLICE_X104Y18.CLK    net (fanout=2)        0.290   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (0.919ns logic, 2.574ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (SLICE_X104Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.518ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC (LATCH)
  Data Path Delay:      3.518ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.D1     net (fanout=134)      2.834   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y18.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_32_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o1
    SLICE_X104Y18.CLK    net (fanout=2)        0.290   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[32]_AND_128_o
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (0.394ns logic, 3.124ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.765ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.B3     net (fanout=134)      4.697   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.BMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1
    SLICE_X108Y17.SR     net (fanout=2)        1.120   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o
    SLICE_X108Y17.CLK    Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (0.948ns logic, 5.817ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.604ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y17.B4     net (fanout=266)      3.473   RESET_IBUF
    SLICE_X108Y17.BMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1
    SLICE_X108Y17.SR     net (fanout=2)        1.120   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o
    SLICE_X108Y17.CLK    Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.803ns logic, 4.593ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X108Y17.B1     net (fanout=2)        0.944   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X108Y17.BMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1
    SLICE_X108Y17.SR     net (fanout=2)        1.120   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o
    SLICE_X108Y17.CLK    Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.940ns logic, 2.064ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.168ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.B3     net (fanout=134)      4.697   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.B      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1
    SLICE_X108Y17.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (0.658ns logic, 5.174ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.537ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y17.B4     net (fanout=266)      3.473   RESET_IBUF
    SLICE_X108Y17.B      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1
    SLICE_X108Y17.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (1.513ns logic, 3.950ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.929ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X108Y17.B1     net (fanout=2)        0.944   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X108Y17.B      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1
    SLICE_X108Y17.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.650ns logic, 1.421ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X108Y17.B1     net (fanout=2)        0.530   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X108Y17.BMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1
    SLICE_X108Y17.SR     net (fanout=2)        0.644   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o
    SLICE_X108Y17.CLK    Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.558ns logic, 1.174ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.945ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      3.945ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y17.B4     net (fanout=266)      2.214   RESET_IBUF
    SLICE_X108Y17.BMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1
    SLICE_X108Y17.SR     net (fanout=2)        0.644   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o
    SLICE_X108Y17.CLK    Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (1.087ns logic, 2.858ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.B3     net (fanout=134)      2.809   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.BMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o1
    SLICE_X108Y17.SR     net (fanout=2)        0.644   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_131_o
    SLICE_X108Y17.CLK    Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (0.562ns logic, 3.453ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.214ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_31 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_31 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_31
    SLICE_X108Y17.B1     net (fanout=2)        0.530   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
    SLICE_X108Y17.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1
    SLICE_X108Y17.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.390ns logic, 0.824ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.427ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      3.427ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y17.B4     net (fanout=266)      2.214   RESET_IBUF
    SLICE_X108Y17.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1
    SLICE_X108Y17.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.919ns logic, 2.508ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X108Y17.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.497ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      3.497ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.B3     net (fanout=134)      2.809   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y17.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o1
    SLICE_X108Y17.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_130_o
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (0.394ns logic, 3.103ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.203ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.797ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y14.A3     net (fanout=266)      3.915   RESET_IBUF
    SLICE_X104Y14.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1
    SLICE_X104Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o
    SLICE_X104Y14.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.786ns logic, 4.417ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.A5     net (fanout=134)      4.630   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1
    SLICE_X104Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o
    SLICE_X104Y14.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (0.931ns logic, 5.132ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y14.A4     net (fanout=2)        1.328   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y14.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1
    SLICE_X104Y14.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o
    SLICE_X104Y14.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.923ns logic, 1.830ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.891ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.109ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y14.A3     net (fanout=266)      3.915   RESET_IBUF
    SLICE_X104Y14.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1
    SLICE_X104Y14.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (1.513ns logic, 4.596ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.031ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.A5     net (fanout=134)      4.630   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1
    SLICE_X104Y14.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (0.658ns logic, 5.311ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.341ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y14.A4     net (fanout=2)        1.328   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y14.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1
    SLICE_X104Y14.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.650ns logic, 2.009ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.558ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y14.A4     net (fanout=2)        0.747   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y14.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1
    SLICE_X104Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o
    SLICE_X104Y14.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.510ns logic, 1.048ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.A5     net (fanout=134)      2.765   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1
    SLICE_X104Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o
    SLICE_X104Y14.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.514ns logic, 3.066ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.831ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      3.831ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y14.A3     net (fanout=266)      2.491   RESET_IBUF
    SLICE_X104Y14.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o1
    SLICE_X104Y14.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_133_o
    SLICE_X104Y14.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.039ns logic, 2.792ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.491ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_30 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_30 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_30
    SLICE_X104Y14.A4     net (fanout=2)        0.747   SREG_CONTROL_INST/SPI_DATA_BUFFER<30>
    SLICE_X104Y14.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1
    SLICE_X104Y14.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.390ns logic, 1.101ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.513ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      3.513ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.A5     net (fanout=134)      2.765   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X104Y14.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1
    SLICE_X104Y14.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.394ns logic, 3.119ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X104Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.764ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      3.764ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X104Y14.A3     net (fanout=266)      2.491   RESET_IBUF
    SLICE_X104Y14.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o1
    SLICE_X104Y14.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_132_o
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (0.919ns logic, 2.845ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.290ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.D1     net (fanout=134)      5.015   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1
    SLICE_X108Y14.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o
    SLICE_X108Y14.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.290ns (0.945ns logic, 5.345ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.292ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.708ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y14.D5     net (fanout=266)      3.578   RESET_IBUF
    SLICE_X108Y14.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1
    SLICE_X108Y14.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o
    SLICE_X108Y14.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (1.800ns logic, 3.908ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X108Y14.D4     net (fanout=2)        1.116   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X108Y14.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1
    SLICE_X108Y14.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o
    SLICE_X108Y14.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (0.937ns logic, 1.446ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.853ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.147ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.D1     net (fanout=134)      5.015   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1
    SLICE_X108Y14.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (0.658ns logic, 5.489ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.435ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y14.D5     net (fanout=266)      3.578   RESET_IBUF
    SLICE_X108Y14.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1
    SLICE_X108Y14.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (1.513ns logic, 4.052ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.760ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.240ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X108Y14.D4     net (fanout=2)        1.116   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X108Y14.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1
    SLICE_X108Y14.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.650ns logic, 1.590ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X108Y14.D4     net (fanout=2)        0.618   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X108Y14.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1
    SLICE_X108Y14.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o
    SLICE_X108Y14.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.519ns logic, 0.785ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.483ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y14.D5     net (fanout=266)      2.268   RESET_IBUF
    SLICE_X108Y14.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1
    SLICE_X108Y14.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o
    SLICE_X108Y14.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.048ns logic, 2.435ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.D1     net (fanout=134)      3.047   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o1
    SLICE_X108Y14.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_135_o
    SLICE_X108Y14.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (0.523ns logic, 3.214ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.299ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_29 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_29 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_29
    SLICE_X108Y14.D4     net (fanout=2)        0.618   SREG_CONTROL_INST/SPI_DATA_BUFFER<29>
    SLICE_X108Y14.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1
    SLICE_X108Y14.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.390ns logic, 0.909ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.478ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.478ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y14.D5     net (fanout=266)      2.268   RESET_IBUF
    SLICE_X108Y14.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1
    SLICE_X108Y14.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (0.919ns logic, 2.559ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X108Y14.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.732ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.D1     net (fanout=134)      3.047   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y14.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o1
    SLICE_X108Y14.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_134_o
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.394ns logic, 3.338ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.287ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.713ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.D1     net (fanout=134)      4.756   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1
    SLICE_X111Y15.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (0.714ns logic, 5.573ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.980ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y15.D3     net (fanout=266)      3.634   RESET_IBUF
    SLICE_X111Y15.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1
    SLICE_X111Y15.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (1.569ns logic, 4.451ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.427ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X111Y15.D2     net (fanout=2)        1.050   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X111Y15.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1
    SLICE_X111Y15.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.706ns logic, 1.867ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.D1     net (fanout=134)      4.756   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1
    SLICE_X111Y15.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o
    SLICE_X111Y15.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (1.094ns logic, 5.071ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.102ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y15.D3     net (fanout=266)      3.634   RESET_IBUF
    SLICE_X111Y15.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1
    SLICE_X111Y15.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o
    SLICE_X111Y15.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.949ns logic, 3.949ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X111Y15.D2     net (fanout=2)        1.050   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X111Y15.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1
    SLICE_X111Y15.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o
    SLICE_X111Y15.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (1.086ns logic, 1.365ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X111Y15.D2     net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X111Y15.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1
    SLICE_X111Y15.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o
    SLICE_X111Y15.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.596ns logic, 0.805ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.617ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.617ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y15.D3     net (fanout=266)      2.320   RESET_IBUF
    SLICE_X111Y15.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1
    SLICE_X111Y15.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o
    SLICE_X111Y15.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.125ns logic, 2.492ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.D1     net (fanout=134)      2.892   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o1
    SLICE_X111Y15.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_137_o
    SLICE_X111Y15.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.600ns logic, 3.064ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.446ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_28 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      1.446ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_28 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y19.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<31>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_28
    SLICE_X111Y15.D2     net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_DATA_BUFFER<28>
    SLICE_X111Y15.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1
    SLICE_X111Y15.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.390ns logic, 1.056ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.662ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.662ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y15.D3     net (fanout=266)      2.320   RESET_IBUF
    SLICE_X111Y15.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1
    SLICE_X111Y15.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (0.919ns logic, 2.743ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X111Y15.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.709ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.709ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.D1     net (fanout=134)      2.892   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y15.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o1
    SLICE_X111Y15.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_136_o
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.394ns logic, 3.315ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.930ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.070ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y18.A1     net (fanout=266)      3.642   RESET_IBUF
    SLICE_X108Y18.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1
    SLICE_X108Y18.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o
    SLICE_X108Y18.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.786ns logic, 4.144ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.A3     net (fanout=134)      4.253   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1
    SLICE_X108Y18.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o
    SLICE_X108Y18.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (0.931ns logic, 4.755ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X108Y18.A4     net (fanout=2)        0.655   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X108Y18.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1
    SLICE_X108Y18.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o
    SLICE_X108Y18.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.923ns logic, 1.157ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.166ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.834ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y18.A1     net (fanout=266)      3.642   RESET_IBUF
    SLICE_X108Y18.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1
    SLICE_X108Y18.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.513ns logic, 4.321ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.410ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.A3     net (fanout=134)      4.253   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1
    SLICE_X108Y18.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (0.658ns logic, 4.932ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.016ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X108Y18.A4     net (fanout=2)        0.655   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X108Y18.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1
    SLICE_X108Y18.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.650ns logic, 1.334ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X108Y18.A4     net (fanout=2)        0.327   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X108Y18.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1
    SLICE_X108Y18.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o
    SLICE_X108Y18.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.510ns logic, 0.628ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.A3     net (fanout=134)      2.560   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1
    SLICE_X108Y18.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o
    SLICE_X108Y18.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (0.514ns logic, 2.861ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.668ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.668ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y18.A1     net (fanout=266)      2.328   RESET_IBUF
    SLICE_X108Y18.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o1
    SLICE_X108Y18.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_139_o
    SLICE_X108Y18.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.039ns logic, 2.629ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.069ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_27 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      1.069ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_27 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_27
    SLICE_X108Y18.A4     net (fanout=2)        0.327   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
    SLICE_X108Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1
    SLICE_X108Y18.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.390ns logic, 0.679ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.306ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.306ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.A3     net (fanout=134)      2.560   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1
    SLICE_X108Y18.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.394ns logic, 2.912ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X108Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.599ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.599ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y18.A1     net (fanout=266)      2.328   RESET_IBUF
    SLICE_X108Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o1
    SLICE_X108Y18.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_138_o
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (0.919ns logic, 2.680ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.470ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.530ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y18.A4     net (fanout=266)      4.084   RESET_IBUF
    SLICE_X103Y18.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1
    SLICE_X103Y18.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.569ns logic, 4.901ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.413ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.A5     net (fanout=134)      4.056   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1
    SLICE_X103Y18.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (0.714ns logic, 4.873ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.248ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X103Y18.A2     net (fanout=2)        1.229   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X103Y18.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1
    SLICE_X103Y18.CLK    net (fanout=2)        0.817   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.706ns logic, 2.046ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.536ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.464ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y18.A4     net (fanout=266)      4.084   RESET_IBUF
    SLICE_X103Y18.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1
    SLICE_X103Y18.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o
    SLICE_X103Y18.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.464ns (1.903ns logic, 4.561ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.A5     net (fanout=134)      4.056   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1
    SLICE_X103Y18.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o
    SLICE_X103Y18.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (1.048ns logic, 4.533ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X103Y18.A2     net (fanout=2)        1.229   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X103Y18.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1
    SLICE_X103Y18.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o
    SLICE_X103Y18.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (1.040ns logic, 1.706ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.692ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X103Y18.A2     net (fanout=2)        0.804   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X103Y18.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1
    SLICE_X103Y18.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o
    SLICE_X103Y18.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (0.592ns logic, 1.100ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.A5     net (fanout=134)      2.462   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1
    SLICE_X103Y18.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o
    SLICE_X103Y18.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.596ns logic, 2.758ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.016ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      4.016ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y18.A4     net (fanout=266)      2.599   RESET_IBUF
    SLICE_X103Y18.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o1
    SLICE_X103Y18.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_141_o
    SLICE_X103Y18.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.121ns logic, 2.895ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.617ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_26 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      1.617ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_26 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_26
    SLICE_X103Y18.A2     net (fanout=2)        0.804   SREG_CONTROL_INST/SPI_DATA_BUFFER<26>
    SLICE_X103Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1
    SLICE_X103Y18.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      1.617ns (0.390ns logic, 1.227ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.279ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.279ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.A5     net (fanout=134)      2.462   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1
    SLICE_X103Y18.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (0.394ns logic, 2.885ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X103Y18.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.941ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.941ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y18.A4     net (fanout=266)      2.599   RESET_IBUF
    SLICE_X103Y18.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o1
    SLICE_X103Y18.CLK    net (fanout=2)        0.423   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_140_o
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (0.919ns logic, 3.022ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.260ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.740ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.260ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y23.C1     net (fanout=266)      2.967   RESET_IBUF
    SLICE_X108Y23.CMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1
    SLICE_X108Y23.SR     net (fanout=2)        0.501   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o
    SLICE_X108Y23.CLK    Trck                  0.221   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.260ns (1.792ns logic, 3.468ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.C5     net (fanout=134)      3.760   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.CMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1
    SLICE_X108Y23.SR     net (fanout=2)        0.501   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o
    SLICE_X108Y23.CLK    Trck                  0.221   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.198ns (0.937ns logic, 4.261ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X108Y23.C2     net (fanout=2)        1.018   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X108Y23.CMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1
    SLICE_X108Y23.SR     net (fanout=2)        0.501   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o
    SLICE_X108Y23.CLK    Trck                  0.221   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.929ns logic, 1.519ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.961ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y23.C1     net (fanout=266)      2.967   RESET_IBUF
    SLICE_X108Y23.C      Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1
    SLICE_X108Y23.CLK    net (fanout=2)        0.558   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.514ns logic, 3.525ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.023ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.977ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.C5     net (fanout=134)      3.760   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.C      Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1
    SLICE_X108Y23.CLK    net (fanout=2)        0.558   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (0.659ns logic, 4.318ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.773ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X108Y23.C2     net (fanout=2)        1.018   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X108Y23.C      Tilo                  0.204   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1
    SLICE_X108Y23.CLK    net (fanout=2)        0.558   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.651ns logic, 1.576ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.417ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X108Y23.C2     net (fanout=2)        0.597   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X108Y23.CMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1
    SLICE_X108Y23.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o
    SLICE_X108Y23.CLK    Tremck      (-Th)    -0.095   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.417ns (0.520ns logic, 0.897ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.C5     net (fanout=134)      2.249   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.CMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1
    SLICE_X108Y23.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o
    SLICE_X108Y23.CLK    Tremck      (-Th)    -0.095   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.524ns logic, 2.549ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.253ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      3.253ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y23.C1     net (fanout=266)      1.904   RESET_IBUF
    SLICE_X108Y23.CMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o1
    SLICE_X108Y23.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_143_o
    SLICE_X108Y23.CLK    Tremck      (-Th)    -0.095   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.049ns logic, 2.204ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.190ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_25 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_25 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_25
    SLICE_X108Y23.C2     net (fanout=2)        0.597   SREG_CONTROL_INST/SPI_DATA_BUFFER<25>
    SLICE_X108Y23.C      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1
    SLICE_X108Y23.CLK    net (fanout=2)        0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.390ns logic, 0.800ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.846ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.C5     net (fanout=134)      2.249   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y23.C      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1
    SLICE_X108Y23.CLK    net (fanout=2)        0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.394ns logic, 2.452ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X108Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.026ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      3.026ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y23.C1     net (fanout=266)      1.904   RESET_IBUF
    SLICE_X108Y23.C      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o1
    SLICE_X108Y23.CLK    net (fanout=2)        0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_142_o
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.919ns logic, 2.107ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.402ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.598ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y24.D4     net (fanout=266)      3.112   RESET_IBUF
    SLICE_X103Y24.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1
    SLICE_X103Y24.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (1.569ns logic, 3.833ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.677ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.D2     net (fanout=134)      3.888   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1
    SLICE_X103Y24.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (0.714ns logic, 4.609ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.231ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X103Y24.D3     net (fanout=2)        1.342   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X103Y24.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1
    SLICE_X103Y24.CLK    net (fanout=2)        0.721   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.706ns logic, 2.063ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.625ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y24.D4     net (fanout=266)      3.112   RESET_IBUF
    SLICE_X103Y24.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1
    SLICE_X103Y24.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o
    SLICE_X103Y24.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.949ns logic, 3.426ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.D2     net (fanout=134)      3.888   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1
    SLICE_X103Y24.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o
    SLICE_X103Y24.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (1.094ns logic, 4.202ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X103Y24.D3     net (fanout=2)        1.342   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X103Y24.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1
    SLICE_X103Y24.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o
    SLICE_X103Y24.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (1.086ns logic, 1.656ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.628ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X103Y24.D3     net (fanout=2)        0.861   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X103Y24.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1
    SLICE_X103Y24.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o
    SLICE_X103Y24.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.596ns logic, 1.032ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.177ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.D2     net (fanout=134)      2.406   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1
    SLICE_X103Y24.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o
    SLICE_X103Y24.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.600ns logic, 2.577ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.326ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.326ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y24.D4     net (fanout=266)      2.030   RESET_IBUF
    SLICE_X103Y24.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o1
    SLICE_X103Y24.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_145_o
    SLICE_X103Y24.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.125ns logic, 2.201ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.579ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_24 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_24 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y19.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<27>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_24
    SLICE_X103Y24.D3     net (fanout=2)        0.861   SREG_CONTROL_INST/SPI_DATA_BUFFER<24>
    SLICE_X103Y24.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1
    SLICE_X103Y24.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.390ns logic, 1.189ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.128ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.128ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.D2     net (fanout=134)      2.406   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X103Y24.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1
    SLICE_X103Y24.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.394ns logic, 2.734ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X103Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.277ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.277ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X103Y24.D4     net (fanout=266)      2.030   RESET_IBUF
    SLICE_X103Y24.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o1
    SLICE_X103Y24.CLK    net (fanout=2)        0.328   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_144_o
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (0.919ns logic, 2.358ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.741ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.259ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y28.B1     net (fanout=266)      3.519   RESET_IBUF
    SLICE_X109Y28.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1
    SLICE_X109Y28.SR     net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o
    SLICE_X109Y28.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.905ns logic, 3.836ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.B5     net (fanout=134)      3.352   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1
    SLICE_X109Y28.SR     net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o
    SLICE_X109Y28.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.050ns logic, 3.669ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X109Y28.B4     net (fanout=2)        0.953   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X109Y28.BMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1
    SLICE_X109Y28.SR     net (fanout=2)        0.317   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o
    SLICE_X109Y28.CLK    Trck                  0.282   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (1.003ns logic, 1.270ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.606ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y28.B1     net (fanout=266)      3.519   RESET_IBUF
    SLICE_X109Y28.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1
    SLICE_X109Y28.CLK    net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.569ns logic, 3.825ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.628ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.B5     net (fanout=134)      3.352   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1
    SLICE_X109Y28.CLK    net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.714ns logic, 3.658ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.074ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X109Y28.B4     net (fanout=2)        0.953   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X109Y28.B      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1
    SLICE_X109Y28.CLK    net (fanout=2)        0.306   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.667ns logic, 1.259ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X109Y28.B4     net (fanout=2)        0.483   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X109Y28.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1
    SLICE_X109Y28.SR     net (fanout=2)        0.174   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o
    SLICE_X109Y28.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.561ns logic, 0.657ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.774ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.B5     net (fanout=134)      2.001   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1
    SLICE_X109Y28.SR     net (fanout=2)        0.174   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o
    SLICE_X109Y28.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.599ns logic, 2.175ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.534ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.534ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y28.B1     net (fanout=266)      2.236   RESET_IBUF
    SLICE_X109Y28.BMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o1
    SLICE_X109Y28.SR     net (fanout=2)        0.174   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_147_o
    SLICE_X109Y28.CLK    Tremck      (-Th)    -0.158   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.124ns logic, 2.410ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.000ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_23 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      1.000ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_23 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_23
    SLICE_X109Y28.B4     net (fanout=2)        0.483   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
    SLICE_X109Y28.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1
    SLICE_X109Y28.CLK    net (fanout=2)        0.161   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.356ns logic, 0.644ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.556ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.B5     net (fanout=134)      2.001   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y28.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1
    SLICE_X109Y28.CLK    net (fanout=2)        0.161   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.394ns logic, 2.162ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X109Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.316ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.316ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y28.B1     net (fanout=266)      2.236   RESET_IBUF
    SLICE_X109Y28.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o1
    SLICE_X109Y28.CLK    net (fanout=2)        0.161   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_146_o
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.919ns logic, 2.397ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.987ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.013ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X102Y27.A1     net (fanout=266)      3.694   RESET_IBUF
    SLICE_X102Y27.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1
    SLICE_X102Y27.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o
    SLICE_X102Y27.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.791ns logic, 4.196ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.A2     net (fanout=134)      3.639   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1
    SLICE_X102Y27.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o
    SLICE_X102Y27.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (0.936ns logic, 4.141ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X102Y27.A5     net (fanout=2)        1.280   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X102Y27.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1
    SLICE_X102Y27.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o
    SLICE_X102Y27.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (0.889ns logic, 1.782ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.110ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X102Y27.A1     net (fanout=266)      3.694   RESET_IBUF
    SLICE_X102Y27.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1
    SLICE_X102Y27.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (1.515ns logic, 4.375ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.020ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.980ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.A2     net (fanout=134)      3.639   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1
    SLICE_X102Y27.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (0.660ns logic, 4.320ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.426ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X102Y27.A5     net (fanout=2)        1.280   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X102Y27.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1
    SLICE_X102Y27.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (0.613ns logic, 1.961ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X102Y27.A5     net (fanout=2)        0.760   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X102Y27.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1
    SLICE_X102Y27.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o
    SLICE_X102Y27.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.490ns logic, 1.061ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.A2     net (fanout=134)      2.254   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1
    SLICE_X102Y27.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o
    SLICE_X102Y27.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.528ns logic, 2.555ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.755ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.755ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X102Y27.A1     net (fanout=266)      2.401   RESET_IBUF
    SLICE_X102Y27.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o1
    SLICE_X102Y27.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_149_o
    SLICE_X102Y27.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (1.053ns logic, 2.702ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.456ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_22 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_22 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_22
    SLICE_X102Y27.A5     net (fanout=2)        0.760   SREG_CONTROL_INST/SPI_DATA_BUFFER<22>
    SLICE_X102Y27.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1
    SLICE_X102Y27.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.342ns logic, 1.114ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.988ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      2.988ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.A2     net (fanout=134)      2.254   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X102Y27.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1
    SLICE_X102Y27.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.380ns logic, 2.608ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X102Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.660ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.660ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X102Y27.A1     net (fanout=266)      2.401   RESET_IBUF
    SLICE_X102Y27.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o1
    SLICE_X102Y27.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_148_o
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.905ns logic, 2.755ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.495ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.505ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.495ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y27.D2     net (fanout=266)      3.360   RESET_IBUF
    SLICE_X108Y27.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1
    SLICE_X108Y27.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o
    SLICE_X108Y27.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (1.800ns logic, 3.695ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.D4     net (fanout=134)      3.602   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1
    SLICE_X108Y27.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o
    SLICE_X108Y27.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.882ns (0.945ns logic, 3.937ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y27.D5     net (fanout=2)        0.798   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y27.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1
    SLICE_X108Y27.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o
    SLICE_X108Y27.CLK    Trck                  0.229   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.898ns logic, 1.133ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.654ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y27.D2     net (fanout=266)      3.360   RESET_IBUF
    SLICE_X108Y27.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1
    SLICE_X108Y27.CLK    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.513ns logic, 3.833ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.267ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.D4     net (fanout=134)      3.602   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1
    SLICE_X108Y27.CLK    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.658ns logic, 4.075ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.118ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y27.D5     net (fanout=2)        0.798   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y27.D      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1
    SLICE_X108Y27.CLK    net (fanout=2)        0.473   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.611ns logic, 1.271ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y27.D5     net (fanout=2)        0.437   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y27.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1
    SLICE_X108Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o
    SLICE_X108Y27.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.485ns logic, 0.609ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.D4     net (fanout=134)      2.143   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1
    SLICE_X108Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o
    SLICE_X108Y27.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.523ns logic, 2.315ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.333ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.333ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y27.D2     net (fanout=266)      2.113   RESET_IBUF
    SLICE_X108Y27.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o1
    SLICE_X108Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_151_o
    SLICE_X108Y27.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (1.048ns logic, 2.285ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.083ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_21 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      1.083ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_21 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_21
    SLICE_X108Y27.D5     net (fanout=2)        0.437   SREG_CONTROL_INST/SPI_DATA_BUFFER<21>
    SLICE_X108Y27.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1
    SLICE_X108Y27.CLK    net (fanout=2)        0.290   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.356ns logic, 0.727ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.827ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.D4     net (fanout=134)      2.143   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X108Y27.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1
    SLICE_X108Y27.CLK    net (fanout=2)        0.290   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.394ns logic, 2.433ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X108Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.322ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.322ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X108Y27.D2     net (fanout=266)      2.113   RESET_IBUF
    SLICE_X108Y27.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o1
    SLICE_X108Y27.CLK    net (fanout=2)        0.290   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_150_o
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.919ns logic, 2.403ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.994ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.006ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.994ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y26.D1     net (fanout=266)      3.328   RESET_IBUF
    SLICE_X111Y26.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1
    SLICE_X111Y26.CLK    net (fanout=2)        1.097   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (1.569ns logic, 4.425ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.542ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.458ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.D3     net (fanout=134)      3.647   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1
    SLICE_X111Y26.CLK    net (fanout=2)        1.097   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (0.714ns logic, 4.744ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.624ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.376ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X111Y26.D5     net (fanout=2)        0.612   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X111Y26.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1
    SLICE_X111Y26.CLK    net (fanout=2)        1.097   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.667ns logic, 1.709ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.413ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y26.D1     net (fanout=266)      3.328   RESET_IBUF
    SLICE_X111Y26.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1
    SLICE_X111Y26.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o
    SLICE_X111Y26.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.949ns logic, 3.638ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.051ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.D3     net (fanout=134)      3.647   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1
    SLICE_X111Y26.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o
    SLICE_X111Y26.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (1.094ns logic, 3.957ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X111Y26.D5     net (fanout=2)        0.612   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X111Y26.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1
    SLICE_X111Y26.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o
    SLICE_X111Y26.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (1.047ns logic, 0.922ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.021ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X111Y26.D5     net (fanout=2)        0.292   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X111Y26.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1
    SLICE_X111Y26.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o
    SLICE_X111Y26.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.562ns logic, 0.459ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.D3     net (fanout=134)      2.206   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1
    SLICE_X111Y26.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o
    SLICE_X111Y26.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.600ns logic, 2.373ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.388ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.388ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y26.D1     net (fanout=266)      2.096   RESET_IBUF
    SLICE_X111Y26.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o1
    SLICE_X111Y26.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_153_o
    SLICE_X111Y26.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.125ns logic, 2.263ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.227ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_20 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_20 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y21.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<23>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_20
    SLICE_X111Y26.D5     net (fanout=2)        0.292   SREG_CONTROL_INST/SPI_DATA_BUFFER<20>
    SLICE_X111Y26.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1
    SLICE_X111Y26.CLK    net (fanout=2)        0.579   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.356ns logic, 0.871ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.179ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.D3     net (fanout=134)      2.206   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y26.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1
    SLICE_X111Y26.CLK    net (fanout=2)        0.579   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (0.394ns logic, 2.785ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X111Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.594ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.594ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y26.D1     net (fanout=266)      2.096   RESET_IBUF
    SLICE_X111Y26.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o1
    SLICE_X111Y26.CLK    net (fanout=2)        0.579   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_152_o
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.919ns logic, 2.675ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.523ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.477ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X110Y26.A3     net (fanout=266)      3.144   RESET_IBUF
    SLICE_X110Y26.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1
    SLICE_X110Y26.SR     net (fanout=2)        0.588   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o
    SLICE_X110Y26.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (1.791ns logic, 3.732ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.A2     net (fanout=134)      3.731   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1
    SLICE_X110Y26.SR     net (fanout=2)        0.588   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o
    SLICE_X110Y26.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (0.936ns logic, 4.319ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X110Y26.A4     net (fanout=2)        0.459   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X110Y26.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1
    SLICE_X110Y26.SR     net (fanout=2)        0.588   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o
    SLICE_X110Y26.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.872ns logic, 1.047ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.662ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X110Y26.A3     net (fanout=266)      3.144   RESET_IBUF
    SLICE_X110Y26.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1
    SLICE_X110Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.515ns logic, 3.823ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.930ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.A2     net (fanout=134)      3.731   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1
    SLICE_X110Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (0.660ns logic, 4.410ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.266ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X110Y26.A4     net (fanout=2)        0.459   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X110Y26.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1
    SLICE_X110Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.596ns logic, 1.138ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X110Y26.A4     net (fanout=2)        0.241   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X110Y26.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1
    SLICE_X110Y26.SR     net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o
    SLICE_X110Y26.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.488ns logic, 0.456ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.A2     net (fanout=134)      2.273   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1
    SLICE_X110Y26.SR     net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o
    SLICE_X110Y26.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (0.528ns logic, 2.488ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.242ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X110Y26.A3     net (fanout=266)      1.974   RESET_IBUF
    SLICE_X110Y26.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o1
    SLICE_X110Y26.SR     net (fanout=2)        0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_155_o
    SLICE_X110Y26.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.053ns logic, 2.189ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.933ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_19 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      0.933ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_19 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_19
    SLICE_X110Y26.A4     net (fanout=2)        0.241   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
    SLICE_X110Y26.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1
    SLICE_X110Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.340ns logic, 0.593ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.005ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.005ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.A2     net (fanout=134)      2.273   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X110Y26.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1
    SLICE_X110Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.380ns logic, 2.625ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X110Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.231ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.231ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X110Y26.A3     net (fanout=266)      1.974   RESET_IBUF
    SLICE_X110Y26.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o1
    SLICE_X110Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_154_o
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.905ns logic, 2.326ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.165ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.835ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.165ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y26.A5     net (fanout=266)      2.787   RESET_IBUF
    SLICE_X113Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1
    SLICE_X113Y26.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o
    SLICE_X113Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.165ns (1.903ns logic, 3.262ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.A1     net (fanout=134)      3.569   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1
    SLICE_X113Y26.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o
    SLICE_X113Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.048ns logic, 4.044ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y26.A4     net (fanout=2)        0.443   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1
    SLICE_X113Y26.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o
    SLICE_X113Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.984ns logic, 0.918ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.965ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y26.A5     net (fanout=266)      2.787   RESET_IBUF
    SLICE_X113Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1
    SLICE_X113Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.569ns logic, 3.466ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.038ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.A1     net (fanout=134)      3.569   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1
    SLICE_X113Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (0.714ns logic, 4.248ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.228ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y26.A4     net (fanout=2)        0.443   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1
    SLICE_X113Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.650ns logic, 1.122ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y26.A4     net (fanout=2)        0.211   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1
    SLICE_X113Y26.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o
    SLICE_X113Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.556ns logic, 0.505ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.A1     net (fanout=134)      2.167   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1
    SLICE_X113Y26.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o
    SLICE_X113Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.596ns logic, 2.461ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.171ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y26.A5     net (fanout=266)      1.756   RESET_IBUF
    SLICE_X113Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o1
    SLICE_X113Y26.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_157_o
    SLICE_X113Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (1.121ns logic, 2.050ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.917ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_18 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      0.917ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_18 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_18
    SLICE_X113Y26.A4     net (fanout=2)        0.211   SREG_CONTROL_INST/SPI_DATA_BUFFER<18>
    SLICE_X113Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1
    SLICE_X113Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.354ns logic, 0.563ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.913ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      2.913ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.A1     net (fanout=134)      2.167   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1
    SLICE_X113Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.394ns logic, 2.519ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X113Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.027ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.027ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y26.A5     net (fanout=266)      1.756   RESET_IBUF
    SLICE_X113Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o1
    SLICE_X113Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_156_o
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.919ns logic, 2.108ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.481ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.519ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.481ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y26.A4     net (fanout=266)      3.101   RESET_IBUF
    SLICE_X109Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1
    SLICE_X109Y26.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o
    SLICE_X109Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.481ns (1.903ns logic, 3.578ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.A2     net (fanout=134)      3.954   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1
    SLICE_X109Y26.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o
    SLICE_X109Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (1.048ns logic, 4.431ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X109Y26.A1     net (fanout=2)        0.840   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X109Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1
    SLICE_X109Y26.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o
    SLICE_X109Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.984ns logic, 1.317ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.651ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y26.A4     net (fanout=266)      3.101   RESET_IBUF
    SLICE_X109Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1
    SLICE_X109Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.569ns logic, 3.780ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.653ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.347ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.A2     net (fanout=134)      3.954   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1
    SLICE_X109Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (0.714ns logic, 4.633ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.831ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.169ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X109Y26.A1     net (fanout=2)        0.840   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X109Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1
    SLICE_X109Y26.CLK    net (fanout=2)        0.679   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.650ns logic, 1.519ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X109Y26.A1     net (fanout=2)        0.500   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X109Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1
    SLICE_X109Y26.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o
    SLICE_X109Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.556ns logic, 0.796ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.A2     net (fanout=134)      2.403   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1
    SLICE_X109Y26.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o
    SLICE_X109Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.596ns logic, 2.699ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.350ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y26.A4     net (fanout=266)      1.933   RESET_IBUF
    SLICE_X109Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o1
    SLICE_X109Y26.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_159_o
    SLICE_X109Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.121ns logic, 2.229ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.206ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_17 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_17 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_17
    SLICE_X109Y26.A1     net (fanout=2)        0.500   SREG_CONTROL_INST/SPI_DATA_BUFFER<17>
    SLICE_X109Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1
    SLICE_X109Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.354ns logic, 0.852ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.149ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.A2     net (fanout=134)      2.403   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1
    SLICE_X109Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.394ns logic, 2.755ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X109Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.204ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.204ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y26.A4     net (fanout=266)      1.933   RESET_IBUF
    SLICE_X109Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o1
    SLICE_X109Y26.CLK    net (fanout=2)        0.352   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_158_o
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.919ns logic, 2.285ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.544ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.456ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.544ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y28.A1     net (fanout=266)      3.261   RESET_IBUF
    SLICE_X112Y28.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1
    SLICE_X112Y28.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o
    SLICE_X112Y28.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (1.786ns logic, 3.758ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.A5     net (fanout=134)      3.155   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1
    SLICE_X112Y28.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o
    SLICE_X112Y28.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (0.931ns logic, 3.652ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X112Y28.A4     net (fanout=2)        0.631   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X112Y28.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1
    SLICE_X112Y28.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o
    SLICE_X112Y28.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.867ns logic, 1.128ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.545ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y28.A1     net (fanout=266)      3.261   RESET_IBUF
    SLICE_X112Y28.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1
    SLICE_X112Y28.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.513ns logic, 3.942ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.506ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.A5     net (fanout=134)      3.155   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1
    SLICE_X112Y28.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (0.658ns logic, 3.836ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.094ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X112Y28.A4     net (fanout=2)        0.631   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X112Y28.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1
    SLICE_X112Y28.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.594ns logic, 1.312ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X112Y28.A4     net (fanout=2)        0.321   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X112Y28.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1
    SLICE_X112Y28.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o
    SLICE_X112Y28.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.474ns logic, 0.617ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.A5     net (fanout=134)      1.860   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1
    SLICE_X112Y28.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o
    SLICE_X112Y28.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.514ns logic, 2.156ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.395ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y28.A1     net (fanout=266)      2.060   RESET_IBUF
    SLICE_X112Y28.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o1
    SLICE_X112Y28.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_161_o
    SLICE_X112Y28.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.039ns logic, 2.356ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.029ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_16 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_16 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y25.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<19>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_16
    SLICE_X112Y28.A4     net (fanout=2)        0.321   SREG_CONTROL_INST/SPI_DATA_BUFFER<16>
    SLICE_X112Y28.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1
    SLICE_X112Y28.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.354ns logic, 0.675ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.608ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.A5     net (fanout=134)      1.860   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y28.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1
    SLICE_X112Y28.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.394ns logic, 2.214ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X112Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.333ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      3.333ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y28.A1     net (fanout=266)      2.060   RESET_IBUF
    SLICE_X112Y28.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o1
    SLICE_X112Y28.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_160_o
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.919ns logic, 2.414ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.831ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.169ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X116Y27.B3     net (fanout=266)      2.693   RESET_IBUF
    SLICE_X116Y27.BMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1
    SLICE_X116Y27.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o
    SLICE_X116Y27.CLK    Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.803ns logic, 3.028ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.B5     net (fanout=134)      3.539   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.BMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1
    SLICE_X116Y27.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o
    SLICE_X116Y27.CLK    Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (0.948ns logic, 3.874ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X116Y27.B1     net (fanout=2)        0.907   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X116Y27.BMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1
    SLICE_X116Y27.SR     net (fanout=2)        0.335   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o
    SLICE_X116Y27.CLK    Trck                  0.232   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.901ns logic, 1.242ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.325ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X116Y27.B3     net (fanout=266)      2.693   RESET_IBUF
    SLICE_X116Y27.B      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1
    SLICE_X116Y27.CLK    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.513ns logic, 3.162ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.334ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.B5     net (fanout=134)      3.539   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.B      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1
    SLICE_X116Y27.CLK    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (0.658ns logic, 4.008ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.013ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X116Y27.B1     net (fanout=2)        0.907   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X116Y27.B      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1
    SLICE_X116Y27.CLK    net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.611ns logic, 1.376ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X116Y27.B1     net (fanout=2)        0.512   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X116Y27.BMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1
    SLICE_X116Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o
    SLICE_X116Y27.CLK    Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.524ns logic, 0.684ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.B5     net (fanout=134)      2.103   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.BMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1
    SLICE_X116Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o
    SLICE_X116Y27.CLK    Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.562ns logic, 2.275ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.961ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X116Y27.B3     net (fanout=266)      1.702   RESET_IBUF
    SLICE_X116Y27.BMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o1
    SLICE_X116Y27.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_163_o
    SLICE_X116Y27.CLK    Tremck      (-Th)    -0.133   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.087ns logic, 1.874ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.154ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_15 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_15 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_15
    SLICE_X116Y27.B1     net (fanout=2)        0.512   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
    SLICE_X116Y27.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1
    SLICE_X116Y27.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.356ns logic, 0.798ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.783ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.B5     net (fanout=134)      2.103   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X116Y27.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1
    SLICE_X116Y27.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.394ns logic, 2.389ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X116Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.907ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      2.907ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X116Y27.B3     net (fanout=266)      1.702   RESET_IBUF
    SLICE_X116Y27.B      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o1
    SLICE_X116Y27.CLK    net (fanout=2)        0.286   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_162_o
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.919ns logic, 1.988ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.873ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.D3     net (fanout=134)      3.644   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1
    SLICE_X118Y26.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o
    SLICE_X118Y26.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.899ns logic, 3.974ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.382ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y26.D2     net (fanout=266)      2.534   RESET_IBUF
    SLICE_X118Y26.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1
    SLICE_X118Y26.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o
    SLICE_X118Y26.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.754ns logic, 2.864ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X118Y26.D5     net (fanout=2)        0.400   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X118Y26.DMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1
    SLICE_X118Y26.SR     net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o
    SLICE_X118Y26.CLK    Trck                  0.193   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.852ns logic, 0.730ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.222ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.D3     net (fanout=134)      3.644   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1
    SLICE_X118Y26.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.660ns logic, 4.118ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.477ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y26.D2     net (fanout=266)      2.534   RESET_IBUF
    SLICE_X118Y26.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1
    SLICE_X118Y26.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.515ns logic, 3.008ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.513ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X118Y26.D5     net (fanout=2)        0.400   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X118Y26.D      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1
    SLICE_X118Y26.CLK    net (fanout=2)        0.474   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.613ns logic, 0.874ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X118Y26.D5     net (fanout=2)        0.181   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X118Y26.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1
    SLICE_X118Y26.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o
    SLICE_X118Y26.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.466ns logic, 0.348ns route)
                                                       (57.2% logic, 42.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.842ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      2.842ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y26.D2     net (fanout=266)      1.646   RESET_IBUF
    SLICE_X118Y26.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1
    SLICE_X118Y26.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o
    SLICE_X118Y26.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (1.029ns logic, 1.813ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.D3     net (fanout=134)      2.200   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.DMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o1
    SLICE_X118Y26.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_165_o
    SLICE_X118Y26.CLK    Tremck      (-Th)    -0.083   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.504ns logic, 2.367ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.814ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_14 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      0.814ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_14 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_14
    SLICE_X118Y26.D5     net (fanout=2)        0.181   SREG_CONTROL_INST/SPI_DATA_BUFFER<14>
    SLICE_X118Y26.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1
    SLICE_X118Y26.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.342ns logic, 0.472ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.842ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      2.842ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X118Y26.D2     net (fanout=266)      1.646   RESET_IBUF
    SLICE_X118Y26.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1
    SLICE_X118Y26.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.905ns logic, 1.937ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X118Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.871ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.D3     net (fanout=134)      2.200   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X118Y26.D      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o1
    SLICE_X118Y26.CLK    net (fanout=2)        0.291   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_164_o
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.380ns logic, 2.491ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.500ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.A3     net (fanout=134)      3.975   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1
    SLICE_X121Y24.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o
    SLICE_X121Y24.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.048ns logic, 4.452ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.743ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y24.A4     net (fanout=266)      1.877   RESET_IBUF
    SLICE_X121Y24.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1
    SLICE_X121Y24.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o
    SLICE_X121Y24.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.903ns logic, 2.354ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X121Y24.A5     net (fanout=2)        0.438   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X121Y24.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1
    SLICE_X121Y24.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o
    SLICE_X121Y24.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (1.001ns logic, 0.915ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.631ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.369ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.A3     net (fanout=134)      3.975   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1
    SLICE_X121Y24.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (0.714ns logic, 4.655ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.874ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.126ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y24.A4     net (fanout=266)      1.877   RESET_IBUF
    SLICE_X121Y24.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1
    SLICE_X121Y24.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.569ns logic, 2.557ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.215ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.785ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X121Y24.A5     net (fanout=2)        0.438   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X121Y24.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1
    SLICE_X121Y24.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.667ns logic, 1.118ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X121Y24.A5     net (fanout=2)        0.237   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X121Y24.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1
    SLICE_X121Y24.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o
    SLICE_X121Y24.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.558ns logic, 0.533ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.611ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      2.611ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y24.A4     net (fanout=266)      1.194   RESET_IBUF
    SLICE_X121Y24.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1
    SLICE_X121Y24.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o
    SLICE_X121Y24.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (1.121ns logic, 1.490ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.A3     net (fanout=134)      2.408   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o1
    SLICE_X121Y24.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_167_o
    SLICE_X121Y24.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.596ns logic, 2.704ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.946ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_13 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      0.946ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_13 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_13
    SLICE_X121Y24.A5     net (fanout=2)        0.237   SREG_CONTROL_INST/SPI_DATA_BUFFER<13>
    SLICE_X121Y24.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1
    SLICE_X121Y24.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.356ns logic, 0.590ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.466ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      2.466ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y24.A4     net (fanout=266)      1.194   RESET_IBUF
    SLICE_X121Y24.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1
    SLICE_X121Y24.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.919ns logic, 1.547ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X121Y24.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.155ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      3.155ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.A3     net (fanout=134)      2.408   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y24.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o1
    SLICE_X121Y24.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_166_o
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.394ns logic, 2.761ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.181ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.819ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.D5     net (fanout=134)      4.651   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1
    SLICE_X125Y23.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (0.714ns logic, 5.467ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.776ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y23.D3     net (fanout=266)      1.839   RESET_IBUF
    SLICE_X125Y23.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1
    SLICE_X125Y23.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.569ns logic, 2.655ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.214ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X125Y23.D4     net (fanout=2)        1.303   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X125Y23.D      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1
    SLICE_X125Y23.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.667ns logic, 2.119ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.D5     net (fanout=134)      4.651   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1
    SLICE_X125Y23.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o
    SLICE_X125Y23.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (1.094ns logic, 4.961ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.902ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y23.D3     net (fanout=266)      1.839   RESET_IBUF
    SLICE_X125Y23.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1
    SLICE_X125Y23.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o
    SLICE_X125Y23.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.949ns logic, 2.149ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X125Y23.D4     net (fanout=2)        1.303   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X125Y23.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1
    SLICE_X125Y23.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o
    SLICE_X125Y23.CLK    Trck                  0.326   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (1.047ns logic, 1.613ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X125Y23.D4     net (fanout=2)        0.811   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X125Y23.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1
    SLICE_X125Y23.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o
    SLICE_X125Y23.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.562ns logic, 0.978ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.483ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y23.D3     net (fanout=266)      1.191   RESET_IBUF
    SLICE_X125Y23.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1
    SLICE_X125Y23.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o
    SLICE_X125Y23.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.125ns logic, 1.358ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.D5     net (fanout=134)      2.820   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o1
    SLICE_X125Y23.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_169_o
    SLICE_X125Y23.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (0.600ns logic, 2.987ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.589ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_12 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      1.589ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_12 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y24.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<15>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_12
    SLICE_X125Y23.D4     net (fanout=2)        0.811   SREG_CONTROL_INST/SPI_DATA_BUFFER<12>
    SLICE_X125Y23.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1
    SLICE_X125Y23.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.356ns logic, 1.233ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.532ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      2.532ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y23.D3     net (fanout=266)      1.191   RESET_IBUF
    SLICE_X125Y23.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1
    SLICE_X125Y23.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.919ns logic, 1.613ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X125Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.636ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.D5     net (fanout=134)      2.820   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y23.D      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o1
    SLICE_X125Y23.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_168_o
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.394ns logic, 3.242ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.017ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.A1     net (fanout=134)      4.492   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1
    SLICE_X125Y26.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o
    SLICE_X125Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (1.048ns logic, 4.969ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.941ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y26.A5     net (fanout=266)      1.679   RESET_IBUF
    SLICE_X125Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1
    SLICE_X125Y26.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o
    SLICE_X125Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.903ns logic, 2.156ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X125Y26.A3     net (fanout=2)        0.457   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X125Y26.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1
    SLICE_X125Y26.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o
    SLICE_X125Y26.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (1.040ns logic, 0.934ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.110ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.A1     net (fanout=134)      4.492   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1
    SLICE_X125Y26.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (0.714ns logic, 5.176ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.068ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y26.A5     net (fanout=266)      1.679   RESET_IBUF
    SLICE_X125Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1
    SLICE_X125Y26.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.569ns logic, 2.363ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.153ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X125Y26.A3     net (fanout=2)        0.457   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X125Y26.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1
    SLICE_X125Y26.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.706ns logic, 1.141ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X125Y26.A3     net (fanout=2)        0.256   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X125Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1
    SLICE_X125Y26.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o
    SLICE_X125Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.592ns logic, 0.552ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.483ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y26.A5     net (fanout=266)      1.066   RESET_IBUF
    SLICE_X125Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1
    SLICE_X125Y26.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o
    SLICE_X125Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.121ns logic, 1.362ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.A1     net (fanout=134)      2.770   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o1
    SLICE_X125Y26.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_171_o
    SLICE_X125Y26.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (0.596ns logic, 3.066ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.003ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_11 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      1.003ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_11 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_11
    SLICE_X125Y26.A3     net (fanout=2)        0.256   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
    SLICE_X125Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1
    SLICE_X125Y26.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.390ns logic, 0.613ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.342ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      2.342ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y26.A5     net (fanout=266)      1.066   RESET_IBUF
    SLICE_X125Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1
    SLICE_X125Y26.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.919ns logic, 1.423ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X125Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.521ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.A1     net (fanout=134)      2.770   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y26.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o1
    SLICE_X125Y26.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_170_o
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.394ns logic, 3.127ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.882ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.A2     net (fanout=134)      4.449   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1
    SLICE_X124Y27.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o
    SLICE_X124Y27.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (0.931ns logic, 4.951ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.564ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y27.A1     net (fanout=266)      2.148   RESET_IBUF
    SLICE_X124Y27.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1
    SLICE_X124Y27.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o
    SLICE_X124Y27.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.786ns logic, 2.650ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X124Y27.A5     net (fanout=2)        0.418   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X124Y27.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1
    SLICE_X124Y27.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o
    SLICE_X124Y27.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.923ns logic, 0.920ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.212ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.A2     net (fanout=134)      4.449   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1
    SLICE_X124Y27.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (0.658ns logic, 5.130ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.658ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y27.A1     net (fanout=266)      2.148   RESET_IBUF
    SLICE_X124Y27.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1
    SLICE_X124Y27.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.513ns logic, 2.829ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.251ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X124Y27.A5     net (fanout=2)        0.418   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X124Y27.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1
    SLICE_X124Y27.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.650ns logic, 1.099ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X124Y27.A5     net (fanout=2)        0.188   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X124Y27.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1
    SLICE_X124Y27.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o
    SLICE_X124Y27.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.510ns logic, 0.489ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.702ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      2.702ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y27.A1     net (fanout=266)      1.362   RESET_IBUF
    SLICE_X124Y27.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1
    SLICE_X124Y27.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o
    SLICE_X124Y27.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (1.039ns logic, 1.663ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.A2     net (fanout=134)      2.731   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o1
    SLICE_X124Y27.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_173_o
    SLICE_X124Y27.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.514ns logic, 3.032ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.932ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_10 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_10 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_10
    SLICE_X124Y27.A5     net (fanout=2)        0.188   SREG_CONTROL_INST/SPI_DATA_BUFFER<10>
    SLICE_X124Y27.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1
    SLICE_X124Y27.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.390ns logic, 0.542ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.635ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      2.635ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y27.A1     net (fanout=266)      1.362   RESET_IBUF
    SLICE_X124Y27.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1
    SLICE_X124Y27.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.919ns logic, 1.716ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X124Y27.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.479ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      3.479ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.A2     net (fanout=134)      2.731   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y27.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o1
    SLICE_X124Y27.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_172_o
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (0.394ns logic, 3.085ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.871ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.A5     net (fanout=134)      4.438   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1
    SLICE_X126Y25.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o
    SLICE_X126Y25.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (0.936ns logic, 4.935ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.028ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y25.A2     net (fanout=266)      1.684   RESET_IBUF
    SLICE_X126Y25.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1
    SLICE_X126Y25.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o
    SLICE_X126Y25.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (1.791ns logic, 2.181ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.856ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X126Y25.A4     net (fanout=2)        0.431   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X126Y25.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1
    SLICE_X126Y25.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o
    SLICE_X126Y25.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.928ns logic, 0.928ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.332ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.A5     net (fanout=134)      4.438   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1
    SLICE_X126Y25.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (0.660ns logic, 5.008ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.231ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y25.A2     net (fanout=266)      1.684   RESET_IBUF
    SLICE_X126Y25.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1
    SLICE_X126Y25.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.515ns logic, 2.254ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.347ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X126Y25.A4     net (fanout=2)        0.431   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X126Y25.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1
    SLICE_X126Y25.CLK    net (fanout=2)        0.570   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.652ns logic, 1.001ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X126Y25.A4     net (fanout=2)        0.210   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X126Y25.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1
    SLICE_X126Y25.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o
    SLICE_X126Y25.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.524ns logic, 0.506ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.450ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      2.450ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y25.A2     net (fanout=266)      1.101   RESET_IBUF
    SLICE_X126Y25.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1
    SLICE_X126Y25.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o
    SLICE_X126Y25.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.053ns logic, 1.397ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.526ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.A5     net (fanout=134)      2.702   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o1
    SLICE_X126Y25.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_175_o
    SLICE_X126Y25.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (0.528ns logic, 2.998ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.869ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_9 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_9 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_9
    SLICE_X126Y25.A4     net (fanout=2)        0.210   SREG_CONTROL_INST/SPI_DATA_BUFFER<9>
    SLICE_X126Y25.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1
    SLICE_X126Y25.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.376ns logic, 0.493ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.289ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      2.289ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y25.A2     net (fanout=266)      1.101   RESET_IBUF
    SLICE_X126Y25.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1
    SLICE_X126Y25.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.905ns logic, 1.384ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X126Y25.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.365ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.A5     net (fanout=134)      2.702   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y25.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o1
    SLICE_X126Y25.CLK    net (fanout=2)        0.283   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_174_o
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (0.380ns logic, 2.985ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.409ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.A4     net (fanout=134)      4.884   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1
    SLICE_X125Y22.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o
    SLICE_X125Y22.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (1.048ns logic, 5.361ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.596ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y22.A3     net (fanout=266)      2.024   RESET_IBUF
    SLICE_X125Y22.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1
    SLICE_X125Y22.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o
    SLICE_X125Y22.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (1.903ns logic, 2.501ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X125Y22.A5     net (fanout=2)        0.802   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X125Y22.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1
    SLICE_X125Y22.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o
    SLICE_X125Y22.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (1.040ns logic, 1.279ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.721ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.A4     net (fanout=134)      4.884   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1
    SLICE_X125Y22.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (0.714ns logic, 5.565ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.726ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y22.A3     net (fanout=266)      2.024   RESET_IBUF
    SLICE_X125Y22.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1
    SLICE_X125Y22.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.569ns logic, 2.705ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.811ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X125Y22.A5     net (fanout=2)        0.802   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X125Y22.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1
    SLICE_X125Y22.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.706ns logic, 1.483ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X125Y22.A5     net (fanout=2)        0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X125Y22.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1
    SLICE_X125Y22.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o
    SLICE_X125Y22.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.592ns logic, 0.751ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.731ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      2.731ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y22.A3     net (fanout=266)      1.314   RESET_IBUF
    SLICE_X125Y22.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1
    SLICE_X125Y22.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o
    SLICE_X125Y22.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (1.121ns logic, 1.610ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.A4     net (fanout=134)      2.975   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o1
    SLICE_X125Y22.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_177_o
    SLICE_X125Y22.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (0.596ns logic, 3.271ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.199ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_8 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_8 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y25.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<11>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_8
    SLICE_X125Y22.A5     net (fanout=2)        0.455   SREG_CONTROL_INST/SPI_DATA_BUFFER<8>
    SLICE_X125Y22.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1
    SLICE_X125Y22.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.390ns logic, 0.809ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.587ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      2.587ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y22.A3     net (fanout=266)      1.314   RESET_IBUF
    SLICE_X125Y22.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1
    SLICE_X125Y22.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.919ns logic, 1.668ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X125Y22.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.723ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      3.723ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.A4     net (fanout=134)      2.975   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y22.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o1
    SLICE_X125Y22.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_176_o
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.394ns logic, 3.329ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.462ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.A3     net (fanout=134)      4.945   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1
    SLICE_X127Y23.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o
    SLICE_X127Y23.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (1.048ns logic, 5.414ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.507ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y23.A2     net (fanout=266)      2.121   RESET_IBUF
    SLICE_X127Y23.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1
    SLICE_X127Y23.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o
    SLICE_X127Y23.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.903ns logic, 2.590ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X127Y23.A5     net (fanout=1)        0.585   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X127Y23.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1
    SLICE_X127Y23.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o
    SLICE_X127Y23.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.984ns logic, 1.054ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.593ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.407ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.A3     net (fanout=134)      4.945   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1
    SLICE_X127Y23.CLK    net (fanout=2)        0.748   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      6.407ns (0.714ns logic, 5.693ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.562ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.438ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y23.A2     net (fanout=266)      2.121   RESET_IBUF
    SLICE_X127Y23.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1
    SLICE_X127Y23.CLK    net (fanout=2)        0.748   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (1.569ns logic, 2.869ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.017ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.983ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X127Y23.A5     net (fanout=1)        0.585   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X127Y23.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1
    SLICE_X127Y23.CLK    net (fanout=2)        0.748   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.650ns logic, 1.333ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X127Y23.A5     net (fanout=1)        0.355   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X127Y23.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1
    SLICE_X127Y23.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o
    SLICE_X127Y23.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.556ns logic, 0.643ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.819ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y23.A2     net (fanout=266)      1.410   RESET_IBUF
    SLICE_X127Y23.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1
    SLICE_X127Y23.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o
    SLICE_X127Y23.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (1.121ns logic, 1.698ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.A3     net (fanout=134)      3.052   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o1
    SLICE_X127Y23.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_179_o
    SLICE_X127Y23.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.596ns logic, 3.340ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.130ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_7 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      1.130ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_7 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_7
    SLICE_X127Y23.A5     net (fanout=1)        0.355   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
    SLICE_X127Y23.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1
    SLICE_X127Y23.CLK    net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.354ns logic, 0.776ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.750ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      2.750ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y23.A2     net (fanout=266)      1.410   RESET_IBUF
    SLICE_X127Y23.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1
    SLICE_X127Y23.CLK    net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.919ns logic, 1.831ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X127Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.867ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      3.867ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.A3     net (fanout=134)      3.052   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y23.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o1
    SLICE_X127Y23.CLK    net (fanout=2)        0.421   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_178_o
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (0.394ns logic, 3.473ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.882ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.A3     net (fanout=134)      4.454   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1
    SLICE_X124Y28.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o
    SLICE_X124Y28.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (0.931ns logic, 4.951ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.593ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y28.A2     net (fanout=266)      2.124   RESET_IBUF
    SLICE_X124Y28.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1
    SLICE_X124Y28.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o
    SLICE_X124Y28.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (1.786ns logic, 2.621ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X124Y28.A1     net (fanout=1)        0.854   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X124Y28.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1
    SLICE_X124Y28.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o
    SLICE_X124Y28.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.867ns logic, 1.351ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.208ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.A3     net (fanout=134)      4.454   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1
    SLICE_X124Y28.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (0.658ns logic, 5.134ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.683ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y28.A2     net (fanout=266)      2.124   RESET_IBUF
    SLICE_X124Y28.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1
    SLICE_X124Y28.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.513ns logic, 2.804ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.872ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X124Y28.A1     net (fanout=1)        0.854   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X124Y28.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1
    SLICE_X124Y28.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.594ns logic, 1.534ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X124Y28.A1     net (fanout=1)        0.492   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X124Y28.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1
    SLICE_X124Y28.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o
    SLICE_X124Y28.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.474ns logic, 0.788ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.697ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      2.697ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y28.A2     net (fanout=266)      1.362   RESET_IBUF
    SLICE_X124Y28.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1
    SLICE_X124Y28.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o
    SLICE_X124Y28.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (1.039ns logic, 1.658ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.A3     net (fanout=134)      2.727   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o1
    SLICE_X124Y28.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_181_o
    SLICE_X124Y28.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.514ns logic, 3.023ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.199ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_6 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_6 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_6
    SLICE_X124Y28.A1     net (fanout=1)        0.492   SREG_CONTROL_INST/SPI_DATA_BUFFER<6>
    SLICE_X124Y28.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1
    SLICE_X124Y28.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.354ns logic, 0.845ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.634ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      2.634ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y28.A2     net (fanout=266)      1.362   RESET_IBUF
    SLICE_X124Y28.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1
    SLICE_X124Y28.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.919ns logic, 1.715ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X124Y28.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.474ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      3.474ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.A3     net (fanout=134)      2.727   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y28.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o1
    SLICE_X124Y28.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_180_o
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (0.394ns logic, 3.080ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.558ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.A1     net (fanout=134)      4.041   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1
    SLICE_X127Y31.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o
    SLICE_X127Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.048ns logic, 4.510ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.557ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y31.A5     net (fanout=266)      2.071   RESET_IBUF
    SLICE_X127Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1
    SLICE_X127Y31.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o
    SLICE_X127Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (1.903ns logic, 2.540ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X127Y31.A4     net (fanout=1)        1.088   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X127Y31.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1
    SLICE_X127Y31.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o
    SLICE_X127Y31.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.984ns logic, 1.557ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.565ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.435ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.A1     net (fanout=134)      4.041   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1
    SLICE_X127Y31.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (0.714ns logic, 4.721ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.680ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y31.A5     net (fanout=266)      2.071   RESET_IBUF
    SLICE_X127Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1
    SLICE_X127Y31.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.569ns logic, 2.751ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.582ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X127Y31.A4     net (fanout=1)        1.088   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X127Y31.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1
    SLICE_X127Y31.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.650ns logic, 1.768ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X127Y31.A4     net (fanout=1)        0.586   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X127Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1
    SLICE_X127Y31.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o
    SLICE_X127Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.556ns logic, 0.874ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.715ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      2.715ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y31.A5     net (fanout=266)      1.306   RESET_IBUF
    SLICE_X127Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1
    SLICE_X127Y31.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o
    SLICE_X127Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (1.121ns logic, 1.594ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.A1     net (fanout=134)      2.490   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o1
    SLICE_X127Y31.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_183_o
    SLICE_X127Y31.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (0.596ns logic, 2.778ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_5 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_5 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_5
    SLICE_X127Y31.A4     net (fanout=1)        0.586   SREG_CONTROL_INST/SPI_DATA_BUFFER<5>
    SLICE_X127Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1
    SLICE_X127Y31.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.354ns logic, 0.939ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.578ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      2.578ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y31.A5     net (fanout=266)      1.306   RESET_IBUF
    SLICE_X127Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1
    SLICE_X127Y31.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.919ns logic, 1.659ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X127Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.237ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.A1     net (fanout=134)      2.490   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y31.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o1
    SLICE_X127Y31.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_182_o
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.394ns logic, 2.843ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.290ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.A1     net (fanout=134)      3.857   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1
    SLICE_X126Y33.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o
    SLICE_X126Y33.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.936ns logic, 4.354ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.224ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y33.A2     net (fanout=266)      2.488   RESET_IBUF
    SLICE_X126Y33.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1
    SLICE_X126Y33.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o
    SLICE_X126Y33.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (1.791ns logic, 2.985ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X126Y33.A3     net (fanout=1)        1.087   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X126Y33.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1
    SLICE_X126Y33.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o
    SLICE_X126Y33.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (0.872ns logic, 1.584ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.799ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.201ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.A1     net (fanout=134)      3.857   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1
    SLICE_X126Y33.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (0.660ns logic, 4.541ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.313ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y33.A2     net (fanout=266)      2.488   RESET_IBUF
    SLICE_X126Y33.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1
    SLICE_X126Y33.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (1.515ns logic, 3.172ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.633ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X126Y33.A3     net (fanout=1)        1.087   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X126Y33.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1
    SLICE_X126Y33.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.596ns logic, 1.771ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.402ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X126Y33.A3     net (fanout=1)        0.618   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X126Y33.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1
    SLICE_X126Y33.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o
    SLICE_X126Y33.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.488ns logic, 0.914ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.950ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y33.A2     net (fanout=266)      1.601   RESET_IBUF
    SLICE_X126Y33.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1
    SLICE_X126Y33.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o
    SLICE_X126Y33.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.053ns logic, 1.897ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.A1     net (fanout=134)      2.365   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o1
    SLICE_X126Y33.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_185_o
    SLICE_X126Y33.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.528ns logic, 2.661ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.315ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_4 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_4 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y24.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<7>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_4
    SLICE_X126Y33.A3     net (fanout=1)        0.618   SREG_CONTROL_INST/SPI_DATA_BUFFER<4>
    SLICE_X126Y33.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1
    SLICE_X126Y33.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.340ns logic, 0.975ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.863ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      2.863ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y33.A2     net (fanout=266)      1.601   RESET_IBUF
    SLICE_X126Y33.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1
    SLICE_X126Y33.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.905ns logic, 1.958ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X126Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.102ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      3.102ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.A1     net (fanout=134)      2.365   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y33.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o1
    SLICE_X126Y33.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_184_o
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.380ns logic, 2.722ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.175ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.825ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y37.A2     net (fanout=266)      2.879   RESET_IBUF
    SLICE_X126Y37.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1
    SLICE_X126Y37.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o
    SLICE_X126Y37.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (1.791ns logic, 3.384ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.A5     net (fanout=134)      3.145   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1
    SLICE_X126Y37.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o
    SLICE_X126Y37.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.936ns logic, 3.650ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.014ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X126Y37.A1     net (fanout=1)        0.637   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X126Y37.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1
    SLICE_X126Y37.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o
    SLICE_X126Y37.CLK    Trck                  0.230   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.872ns logic, 1.142ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.989ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y37.A2     net (fanout=266)      2.879   RESET_IBUF
    SLICE_X126Y37.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1
    SLICE_X126Y37.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (1.515ns logic, 3.496ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.578ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.A5     net (fanout=134)      3.145   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1
    SLICE_X126Y37.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (0.660ns logic, 3.762ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.150ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X126Y37.A1     net (fanout=1)        0.637   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X126Y37.A      Tilo                  0.205   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1
    SLICE_X126Y37.CLK    net (fanout=2)        0.617   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.596ns logic, 1.254ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.148ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X126Y37.A1     net (fanout=1)        0.356   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X126Y37.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1
    SLICE_X126Y37.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o
    SLICE_X126Y37.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.488ns logic, 0.660ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.742ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.A5     net (fanout=134)      1.910   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1
    SLICE_X126Y37.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o
    SLICE_X126Y37.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.742ns (0.528ns logic, 2.214ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.197ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.197ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y37.A2     net (fanout=266)      1.840   RESET_IBUF
    SLICE_X126Y37.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o1
    SLICE_X126Y37.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_187_o
    SLICE_X126Y37.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.053ns logic, 2.144ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.026ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_3 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      1.026ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_3 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_3
    SLICE_X126Y37.A1     net (fanout=1)        0.356   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
    SLICE_X126Y37.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1
    SLICE_X126Y37.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.340ns logic, 0.686ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.620ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.A5     net (fanout=134)      1.910   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X126Y37.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1
    SLICE_X126Y37.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.380ns logic, 2.240ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X126Y37.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.075ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.075ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X126Y37.A2     net (fanout=266)      1.840   RESET_IBUF
    SLICE_X126Y37.A      Tilo                  0.142   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o1
    SLICE_X126Y37.CLK    net (fanout=2)        0.330   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_186_o
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.905ns logic, 2.170ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.287ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.713ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y46.A5     net (fanout=266)      3.903   RESET_IBUF
    SLICE_X127Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1
    SLICE_X127Y46.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o
    SLICE_X127Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (1.903ns logic, 4.384ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.A4     net (fanout=134)      2.406   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1
    SLICE_X127Y46.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o
    SLICE_X127Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.048ns logic, 2.887ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X127Y46.A1     net (fanout=1)        1.290   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X127Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1
    SLICE_X127Y46.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o
    SLICE_X127Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.984ns logic, 1.771ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.848ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.152ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y46.A5     net (fanout=266)      3.903   RESET_IBUF
    SLICE_X127Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1
    SLICE_X127Y46.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (1.569ns logic, 4.583ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.200ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.A4     net (fanout=134)      2.406   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1
    SLICE_X127Y46.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (0.714ns logic, 3.086ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.380ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X127Y46.A1     net (fanout=1)        1.290   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X127Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1
    SLICE_X127Y46.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.650ns logic, 1.970ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X127Y46.A1     net (fanout=1)        0.769   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X127Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1
    SLICE_X127Y46.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o
    SLICE_X127Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.556ns logic, 1.069ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.A4     net (fanout=134)      1.442   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1
    SLICE_X127Y46.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o
    SLICE_X127Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.596ns logic, 1.742ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.861ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.861ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y46.A5     net (fanout=266)      2.440   RESET_IBUF
    SLICE_X127Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o1
    SLICE_X127Y46.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_189_o
    SLICE_X127Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.121ns logic, 2.740ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.476ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_2 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      1.476ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_2 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_2
    SLICE_X127Y46.A1     net (fanout=1)        0.769   SREG_CONTROL_INST/SPI_DATA_BUFFER<2>
    SLICE_X127Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1
    SLICE_X127Y46.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.354ns logic, 1.122ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.189ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.A4     net (fanout=134)      1.442   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1
    SLICE_X127Y46.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.394ns logic, 1.795ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X127Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.712ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.712ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y46.A5     net (fanout=266)      2.440   RESET_IBUF
    SLICE_X127Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o1
    SLICE_X127Y46.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_188_o
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.919ns logic, 2.793ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.818ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.182ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.818ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y52.A2     net (fanout=266)      4.535   RESET_IBUF
    SLICE_X124Y52.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1
    SLICE_X124Y52.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o
    SLICE_X124Y52.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.818ns (1.786ns logic, 5.032ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.A5     net (fanout=134)      1.578   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1
    SLICE_X124Y52.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o
    SLICE_X124Y52.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.931ns logic, 2.075ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X124Y52.A1     net (fanout=1)        1.592   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X124Y52.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1
    SLICE_X124Y52.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o
    SLICE_X124Y52.CLK    Trck                  0.215   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.867ns logic, 2.089ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.272ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y52.A2     net (fanout=266)      4.535   RESET_IBUF
    SLICE_X124Y52.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1
    SLICE_X124Y52.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (1.513ns logic, 5.215ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.084ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.A5     net (fanout=134)      1.578   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1
    SLICE_X124Y52.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (0.658ns logic, 2.258ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.134ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X124Y52.A1     net (fanout=1)        1.592   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X124Y52.A      Tilo                  0.203   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1
    SLICE_X124Y52.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.594ns logic, 2.272ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.701ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X124Y52.A1     net (fanout=1)        0.931   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X124Y52.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1
    SLICE_X124Y52.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o
    SLICE_X124Y52.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (0.474ns logic, 1.227ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.A5     net (fanout=134)      0.958   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1
    SLICE_X124Y52.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o
    SLICE_X124Y52.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.514ns logic, 1.254ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.170ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      4.170ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y52.A2     net (fanout=266)      2.835   RESET_IBUF
    SLICE_X124Y52.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o1
    SLICE_X124Y52.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_191_o
    SLICE_X124Y52.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (1.039ns logic, 3.131ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.638ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_1 (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_1 to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y37.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<3>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_1
    SLICE_X124Y52.A1     net (fanout=1)        0.931   SREG_CONTROL_INST/SPI_DATA_BUFFER<1>
    SLICE_X124Y52.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1
    SLICE_X124Y52.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.354ns logic, 1.284ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.705ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.A5     net (fanout=134)      0.958   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y52.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1
    SLICE_X124Y52.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.394ns logic, 1.311ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X124Y52.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.107ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      4.107ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y52.A2     net (fanout=266)      2.835   RESET_IBUF
    SLICE_X124Y52.A      Tilo                  0.156   SREG_CONTROL_INST/SREG_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o1
    SLICE_X124Y52.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SREG_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_190_o
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (0.919ns logic, 3.188ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.267ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.733ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.267ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y51.D5     net (fanout=266)      4.879   RESET_IBUF
    SLICE_X105Y51.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1
    SLICE_X105Y51.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (1.569ns logic, 5.698ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.150ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.850ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.D4     net (fanout=134)      1.317   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1
    SLICE_X105Y51.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.714ns logic, 2.136ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.752ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_127 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_127 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_127
    SLICE_X105Y51.D3     net (fanout=2)        0.762   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
    SLICE_X105Y51.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1
    SLICE_X105Y51.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.667ns logic, 1.581ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.870ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y51.D5     net (fanout=266)      4.879   RESET_IBUF
    SLICE_X105Y51.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1
    SLICE_X105Y51.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o
    SLICE_X105Y51.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (1.949ns logic, 5.181ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.D4     net (fanout=134)      1.317   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1
    SLICE_X105Y51.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o
    SLICE_X105Y51.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (1.094ns logic, 1.619ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_127 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_127 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_127
    SLICE_X105Y51.D3     net (fanout=2)        0.762   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
    SLICE_X105Y51.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1
    SLICE_X105Y51.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o
    SLICE_X105Y51.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (1.047ns logic, 1.064ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_127 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_127 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_127
    SLICE_X105Y51.D3     net (fanout=2)        0.444   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
    SLICE_X105Y51.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1
    SLICE_X105Y51.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o
    SLICE_X105Y51.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.562ns logic, 0.603ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.D4     net (fanout=134)      0.752   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1
    SLICE_X105Y51.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o
    SLICE_X105Y51.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.600ns logic, 0.911ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.310ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      4.310ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y51.D5     net (fanout=266)      3.026   RESET_IBUF
    SLICE_X105Y51.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o1
    SLICE_X105Y51.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_194_o
    SLICE_X105Y51.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.125ns logic, 3.185ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_127 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_127 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_127
    SLICE_X105Y51.D3     net (fanout=2)        0.444   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
    SLICE_X105Y51.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1
    SLICE_X105Y51.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.356ns logic, 0.869ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.571ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.D4     net (fanout=134)      0.752   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X105Y51.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1
    SLICE_X105Y51.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.394ns logic, 1.177ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (SLICE_X105Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.370ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC (LATCH)
  Data Path Delay:      4.370ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X105Y51.D5     net (fanout=266)      3.026   RESET_IBUF
    SLICE_X105Y51.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_31_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o1
    SLICE_X105Y51.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (0.919ns logic, 3.451ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.339ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.661ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y46.A5     net (fanout=266)      3.955   RESET_IBUF
    SLICE_X115Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1
    SLICE_X115Y46.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o
    SLICE_X115Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (1.903ns logic, 4.436ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.A3     net (fanout=134)      1.196   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1
    SLICE_X115Y46.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o
    SLICE_X115Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.048ns logic, 1.677ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X115Y46.A4     net (fanout=2)        0.673   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X115Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1
    SLICE_X115Y46.SR     net (fanout=2)        0.481   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o
    SLICE_X115Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.001ns logic, 1.154ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.792ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y46.A5     net (fanout=266)      3.955   RESET_IBUF
    SLICE_X115Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1
    SLICE_X115Y46.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (1.569ns logic, 4.639ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.406ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.A3     net (fanout=134)      1.196   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1
    SLICE_X115Y46.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (0.714ns logic, 1.880ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.976ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.024ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X115Y46.A4     net (fanout=2)        0.673   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X115Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1
    SLICE_X115Y46.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.667ns logic, 1.357ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X115Y46.A4     net (fanout=2)        0.339   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X115Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1
    SLICE_X115Y46.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o
    SLICE_X115Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.558ns logic, 0.639ns route)
                                                       (46.6% logic, 53.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.587ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.A3     net (fanout=134)      0.691   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1
    SLICE_X115Y46.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o
    SLICE_X115Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.596ns logic, 0.991ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.902ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      3.902ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y46.A5     net (fanout=266)      2.481   RESET_IBUF
    SLICE_X115Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o1
    SLICE_X115Y46.SR     net (fanout=2)        0.300   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_196_o
    SLICE_X115Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (1.121ns logic, 2.781ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.052ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_126 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      1.052ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_126 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_126
    SLICE_X115Y46.A4     net (fanout=2)        0.339   SREG_CONTROL_INST/SPI_DATA_BUFFER<126>
    SLICE_X115Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1
    SLICE_X115Y46.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.356ns logic, 0.696ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.442ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.A3     net (fanout=134)      0.691   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1
    SLICE_X115Y46.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.394ns logic, 1.048ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (SLICE_X115Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.757ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC (LATCH)
  Data Path Delay:      3.757ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y46.A5     net (fanout=266)      2.481   RESET_IBUF
    SLICE_X115Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_30_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o1
    SLICE_X115Y46.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.919ns logic, 2.838ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.854ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.146ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y39.A1     net (fanout=266)      3.561   RESET_IBUF
    SLICE_X114Y39.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1
    SLICE_X114Y39.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o
    SLICE_X114Y39.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.791ns logic, 4.063ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.A5     net (fanout=134)      2.054   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1
    SLICE_X114Y39.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o
    SLICE_X114Y39.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (0.936ns logic, 2.556ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X114Y39.A4     net (fanout=2)        1.236   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X114Y39.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1
    SLICE_X114Y39.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o
    SLICE_X114Y39.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.889ns logic, 1.738ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.291ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y39.A1     net (fanout=266)      3.561   RESET_IBUF
    SLICE_X114Y39.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1
    SLICE_X114Y39.CLK    net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.515ns logic, 4.194ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.653ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.347ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.A5     net (fanout=134)      2.054   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1
    SLICE_X114Y39.CLK    net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.660ns logic, 2.687ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.518ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X114Y39.A4     net (fanout=2)        1.236   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X114Y39.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1
    SLICE_X114Y39.CLK    net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (0.613ns logic, 1.869ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X114Y39.A4     net (fanout=2)        0.699   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X114Y39.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1
    SLICE_X114Y39.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o
    SLICE_X114Y39.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.490ns logic, 1.000ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.A5     net (fanout=134)      1.189   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1
    SLICE_X114Y39.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o
    SLICE_X114Y39.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.528ns logic, 1.490ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.625ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y39.A1     net (fanout=266)      2.271   RESET_IBUF
    SLICE_X114Y39.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o1
    SLICE_X114Y39.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_198_o
    SLICE_X114Y39.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.053ns logic, 2.572ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.387ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_125 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_125 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_125
    SLICE_X114Y39.A4     net (fanout=2)        0.699   SREG_CONTROL_INST/SPI_DATA_BUFFER<125>
    SLICE_X114Y39.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1
    SLICE_X114Y39.CLK    net (fanout=2)        0.346   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.342ns logic, 1.045ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.915ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.A5     net (fanout=134)      1.189   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y39.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1
    SLICE_X114Y39.CLK    net (fanout=2)        0.346   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.380ns logic, 1.535ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (SLICE_X114Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.522ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC (LATCH)
  Data Path Delay:      3.522ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y39.A1     net (fanout=266)      2.271   RESET_IBUF
    SLICE_X114Y39.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_29_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o1
    SLICE_X114Y39.CLK    net (fanout=2)        0.346   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (0.905ns logic, 2.617ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.960ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.040ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y41.D5     net (fanout=266)      3.541   RESET_IBUF
    SLICE_X115Y41.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1
    SLICE_X115Y41.SR     net (fanout=2)        0.470   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o
    SLICE_X115Y41.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.949ns logic, 4.011ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.D4     net (fanout=134)      1.873   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1
    SLICE_X115Y41.SR     net (fanout=2)        0.470   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o
    SLICE_X115Y41.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.094ns logic, 2.343ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X115Y41.D3     net (fanout=2)        0.952   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X115Y41.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1
    SLICE_X115Y41.SR     net (fanout=2)        0.470   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o
    SLICE_X115Y41.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.047ns logic, 1.422ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.045ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y41.D5     net (fanout=266)      3.541   RESET_IBUF
    SLICE_X115Y41.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1
    SLICE_X115Y41.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.569ns logic, 4.386ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.568ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.D4     net (fanout=134)      1.873   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1
    SLICE_X115Y41.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (0.714ns logic, 2.718ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.536ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.464ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X115Y41.D3     net (fanout=2)        0.952   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X115Y41.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1
    SLICE_X115Y41.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.667ns logic, 1.797ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X115Y41.D3     net (fanout=2)        0.547   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X115Y41.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1
    SLICE_X115Y41.SR     net (fanout=2)        0.263   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o
    SLICE_X115Y41.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.562ns logic, 0.810ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.D4     net (fanout=134)      1.102   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1
    SLICE_X115Y41.SR     net (fanout=2)        0.263   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o
    SLICE_X115Y41.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.600ns logic, 1.365ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.611ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.611ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y41.D5     net (fanout=266)      2.223   RESET_IBUF
    SLICE_X115Y41.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o1
    SLICE_X115Y41.SR     net (fanout=2)        0.263   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_200_o
    SLICE_X115Y41.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.125ns logic, 2.486ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.342ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_124 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_124 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y51.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<127>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_124
    SLICE_X115Y41.D3     net (fanout=2)        0.547   SREG_CONTROL_INST/SPI_DATA_BUFFER<124>
    SLICE_X115Y41.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1
    SLICE_X115Y41.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.356ns logic, 0.986ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.935ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.D4     net (fanout=134)      1.102   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X115Y41.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1
    SLICE_X115Y41.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.394ns logic, 1.541ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (SLICE_X115Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.581ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC (LATCH)
  Data Path Delay:      3.581ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X115Y41.D5     net (fanout=266)      2.223   RESET_IBUF
    SLICE_X115Y41.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_28_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o1
    SLICE_X115Y41.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.919ns logic, 2.662ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.672ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.328ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y40.D5     net (fanout=266)      3.377   RESET_IBUF
    SLICE_X119Y40.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1
    SLICE_X119Y40.CLK    net (fanout=2)        0.726   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (1.569ns logic, 4.103ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.212ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.D4     net (fanout=134)      2.348   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1
    SLICE_X119Y40.CLK    net (fanout=2)        0.726   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.714ns logic, 3.074ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.395ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X119Y40.D1     net (fanout=2)        1.212   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X119Y40.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1
    SLICE_X119Y40.CLK    net (fanout=2)        0.726   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.667ns logic, 1.938ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.372ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y40.D5     net (fanout=266)      3.377   RESET_IBUF
    SLICE_X119Y40.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1
    SLICE_X119Y40.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o
    SLICE_X119Y40.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (1.949ns logic, 3.679ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.D4     net (fanout=134)      2.348   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1
    SLICE_X119Y40.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o
    SLICE_X119Y40.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.094ns logic, 2.650ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X119Y40.D1     net (fanout=2)        1.212   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X119Y40.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1
    SLICE_X119Y40.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o
    SLICE_X119Y40.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (1.047ns logic, 1.514ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X119Y40.D1     net (fanout=2)        0.699   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X119Y40.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1
    SLICE_X119Y40.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o
    SLICE_X119Y40.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.562ns logic, 0.858ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.D4     net (fanout=134)      1.352   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1
    SLICE_X119Y40.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o
    SLICE_X119Y40.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.600ns logic, 1.511ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.399ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.399ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y40.D5     net (fanout=266)      2.115   RESET_IBUF
    SLICE_X119Y40.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o1
    SLICE_X119Y40.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_202_o
    SLICE_X119Y40.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.125ns logic, 2.274ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.388ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_123 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_123 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_123
    SLICE_X119Y40.D1     net (fanout=2)        0.699   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
    SLICE_X119Y40.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1
    SLICE_X119Y40.CLK    net (fanout=2)        0.333   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.356ns logic, 1.032ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.079ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      2.079ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.D4     net (fanout=134)      1.352   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y40.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1
    SLICE_X119Y40.CLK    net (fanout=2)        0.333   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.394ns logic, 1.685ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (SLICE_X119Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.367ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC (LATCH)
  Data Path Delay:      3.367ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y40.D5     net (fanout=266)      2.115   RESET_IBUF
    SLICE_X119Y40.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_27_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o1
    SLICE_X119Y40.CLK    net (fanout=2)        0.333   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.919ns logic, 2.448ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.091ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.909ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.091ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y44.D5     net (fanout=266)      3.706   RESET_IBUF
    SLICE_X117Y44.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1
    SLICE_X117Y44.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.569ns logic, 4.522ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.683ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.D1     net (fanout=134)      1.787   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1
    SLICE_X117Y44.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.714ns logic, 2.603ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.865ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X117Y44.D4     net (fanout=2)        0.652   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X117Y44.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1
    SLICE_X117Y44.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.667ns logic, 1.468ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.035ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y44.D5     net (fanout=266)      3.706   RESET_IBUF
    SLICE_X117Y44.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1
    SLICE_X117Y44.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o
    SLICE_X117Y44.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.949ns logic, 4.016ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.D1     net (fanout=134)      1.787   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1
    SLICE_X117Y44.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o
    SLICE_X117Y44.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.094ns logic, 2.097ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X117Y44.D4     net (fanout=2)        0.652   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X117Y44.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1
    SLICE_X117Y44.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o
    SLICE_X117Y44.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (1.047ns logic, 0.962ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X117Y44.D4     net (fanout=2)        0.358   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X117Y44.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1
    SLICE_X117Y44.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o
    SLICE_X117Y44.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.562ns logic, 0.525ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.806ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.D1     net (fanout=134)      1.039   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1
    SLICE_X117Y44.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o
    SLICE_X117Y44.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.600ns logic, 1.206ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.585ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.585ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y44.D5     net (fanout=266)      2.293   RESET_IBUF
    SLICE_X117Y44.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o1
    SLICE_X117Y44.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_204_o
    SLICE_X117Y44.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (1.125ns logic, 2.460ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_122 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_122 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_122
    SLICE_X117Y44.D4     net (fanout=2)        0.358   SREG_CONTROL_INST/SPI_DATA_BUFFER<122>
    SLICE_X117Y44.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1
    SLICE_X117Y44.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.356ns logic, 0.780ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.855ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      1.855ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.D1     net (fanout=134)      1.039   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X117Y44.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1
    SLICE_X117Y44.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.394ns logic, 1.461ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (SLICE_X117Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.634ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC (LATCH)
  Data Path Delay:      3.634ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X117Y44.D5     net (fanout=266)      2.293   RESET_IBUF
    SLICE_X117Y44.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_26_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o1
    SLICE_X117Y44.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (0.919ns logic, 2.715ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.879ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.121ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y44.A5     net (fanout=266)      3.499   RESET_IBUF
    SLICE_X119Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1
    SLICE_X119Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o
    SLICE_X119Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (1.903ns logic, 3.976ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.A4     net (fanout=134)      1.631   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1
    SLICE_X119Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o
    SLICE_X119Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (1.048ns logic, 2.108ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X119Y44.A1     net (fanout=2)        0.821   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X119Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1
    SLICE_X119Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o
    SLICE_X119Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (1.001ns logic, 1.298ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.252ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y44.A5     net (fanout=266)      3.499   RESET_IBUF
    SLICE_X119Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1
    SLICE_X119Y44.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (1.569ns logic, 4.179ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.975ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.A4     net (fanout=134)      1.631   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1
    SLICE_X119Y44.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.714ns logic, 2.311ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.832ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X119Y44.A1     net (fanout=2)        0.821   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X119Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1
    SLICE_X119Y44.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.667ns logic, 1.501ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X119Y44.A1     net (fanout=2)        0.484   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X119Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1
    SLICE_X119Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o
    SLICE_X119Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.558ns logic, 0.780ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.A4     net (fanout=134)      0.917   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1
    SLICE_X119Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o
    SLICE_X119Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.596ns logic, 1.213ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.620ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      3.620ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y44.A5     net (fanout=266)      2.203   RESET_IBUF
    SLICE_X119Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o1
    SLICE_X119Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_206_o
    SLICE_X119Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.121ns logic, 2.499ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.193ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_121 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_121 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_121
    SLICE_X119Y44.A1     net (fanout=2)        0.484   SREG_CONTROL_INST/SPI_DATA_BUFFER<121>
    SLICE_X119Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1
    SLICE_X119Y44.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.356ns logic, 0.837ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.664ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      1.664ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.A4     net (fanout=134)      0.917   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X119Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1
    SLICE_X119Y44.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.394ns logic, 1.270ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (SLICE_X119Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.475ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC (LATCH)
  Data Path Delay:      3.475ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X119Y44.A5     net (fanout=266)      2.203   RESET_IBUF
    SLICE_X119Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_25_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o1
    SLICE_X119Y44.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (0.919ns logic, 2.556ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.400ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.600ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.400ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y43.A2     net (fanout=266)      3.697   RESET_IBUF
    SLICE_X124Y43.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1
    SLICE_X124Y43.CLK    net (fanout=2)        1.190   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      6.400ns (1.513ns logic, 4.887ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.407ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.A3     net (fanout=134)      2.745   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1
    SLICE_X124Y43.CLK    net (fanout=2)        1.190   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (0.658ns logic, 3.935ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.720ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X124Y43.A1     net (fanout=2)        1.479   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X124Y43.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1
    SLICE_X124Y43.CLK    net (fanout=2)        1.190   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (0.611ns logic, 2.669ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.012ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.988ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y43.A2     net (fanout=266)      3.697   RESET_IBUF
    SLICE_X124Y43.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1
    SLICE_X124Y43.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o
    SLICE_X124Y43.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.988ns (1.786ns logic, 4.202ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.A3     net (fanout=134)      2.745   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1
    SLICE_X124Y43.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o
    SLICE_X124Y43.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (0.931ns logic, 3.250ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.AQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X124Y43.A1     net (fanout=2)        1.479   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X124Y43.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1
    SLICE_X124Y43.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o
    SLICE_X124Y43.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.884ns logic, 1.984ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X124Y43.A1     net (fanout=2)        0.925   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X124Y43.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1
    SLICE_X124Y43.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o
    SLICE_X124Y43.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.476ns logic, 1.229ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.A3     net (fanout=134)      1.679   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1
    SLICE_X124Y43.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o
    SLICE_X124Y43.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.514ns logic, 1.983ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.682ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      3.682ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y43.A2     net (fanout=266)      2.339   RESET_IBUF
    SLICE_X124Y43.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o1
    SLICE_X124Y43.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_208_o
    SLICE_X124Y43.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.039ns logic, 2.643ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.053ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_120 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_120 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y48.AQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<123>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_120
    SLICE_X124Y43.A1     net (fanout=2)        0.925   SREG_CONTROL_INST/SPI_DATA_BUFFER<120>
    SLICE_X124Y43.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1
    SLICE_X124Y43.CLK    net (fanout=2)        0.772   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.356ns logic, 1.697ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.845ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.A3     net (fanout=134)      1.679   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y43.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1
    SLICE_X124Y43.CLK    net (fanout=2)        0.772   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.394ns logic, 2.451ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (SLICE_X124Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.030ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC (LATCH)
  Data Path Delay:      4.030ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y43.A2     net (fanout=266)      2.339   RESET_IBUF
    SLICE_X124Y43.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_24_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o1
    SLICE_X124Y43.CLK    net (fanout=2)        0.772   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.919ns logic, 3.111ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.633ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.367ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.633ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y42.A5     net (fanout=266)      3.248   RESET_IBUF
    SLICE_X127Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1
    SLICE_X127Y42.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o
    SLICE_X127Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (1.903ns logic, 3.730ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.A4     net (fanout=134)      2.816   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1
    SLICE_X127Y42.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o
    SLICE_X127Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.048ns logic, 3.298ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X127Y42.A1     net (fanout=2)        1.812   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X127Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1
    SLICE_X127Y42.SR     net (fanout=2)        0.482   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o
    SLICE_X127Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.040ns logic, 2.294ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.503ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y42.A5     net (fanout=266)      3.248   RESET_IBUF
    SLICE_X127Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1
    SLICE_X127Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.569ns logic, 3.928ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.790ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.A4     net (fanout=134)      2.816   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1
    SLICE_X127Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.714ns logic, 3.496ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.802ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X127Y42.A1     net (fanout=2)        1.812   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X127Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1
    SLICE_X127Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.706ns logic, 2.492ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.015ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X127Y42.A1     net (fanout=2)        1.122   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X127Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1
    SLICE_X127Y42.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o
    SLICE_X127Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.592ns logic, 1.423ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.A4     net (fanout=134)      1.696   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1
    SLICE_X127Y42.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o
    SLICE_X127Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.596ns logic, 1.997ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.461ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.461ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y42.A5     net (fanout=266)      2.039   RESET_IBUF
    SLICE_X127Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o1
    SLICE_X127Y42.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_210_o
    SLICE_X127Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (1.121ns logic, 2.340ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.865ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_119 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_119 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_119
    SLICE_X127Y42.A1     net (fanout=2)        1.122   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
    SLICE_X127Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1
    SLICE_X127Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.390ns logic, 1.475ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.443ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      2.443ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.A4     net (fanout=134)      1.696   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X127Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1
    SLICE_X127Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.394ns logic, 2.049ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (SLICE_X127Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.311ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC (LATCH)
  Data Path Delay:      3.311ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X127Y42.A5     net (fanout=266)      2.039   RESET_IBUF
    SLICE_X127Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_23_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o1
    SLICE_X127Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.919ns logic, 2.392ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.624ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.376ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y40.A2     net (fanout=266)      3.333   RESET_IBUF
    SLICE_X124Y40.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1
    SLICE_X124Y40.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o
    SLICE_X124Y40.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.786ns logic, 3.838ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.A1     net (fanout=134)      3.024   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1
    SLICE_X124Y40.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o
    SLICE_X124Y40.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.931ns logic, 3.529ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X124Y40.A3     net (fanout=2)        1.467   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X124Y40.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1
    SLICE_X124Y40.SR     net (fanout=2)        0.505   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o
    SLICE_X124Y40.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.895ns (0.923ns logic, 1.972ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.473ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y40.A2     net (fanout=266)      3.333   RESET_IBUF
    SLICE_X124Y40.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1
    SLICE_X124Y40.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.513ns logic, 4.014ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.637ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.A1     net (fanout=134)      3.024   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1
    SLICE_X124Y40.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.658ns logic, 3.705ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.202ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X124Y40.A3     net (fanout=2)        1.467   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X124Y40.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1
    SLICE_X124Y40.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.650ns logic, 2.148ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X124Y40.A3     net (fanout=2)        0.900   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X124Y40.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1
    SLICE_X124Y40.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o
    SLICE_X124Y40.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.510ns logic, 1.204ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.A1     net (fanout=134)      1.854   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1
    SLICE_X124Y40.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o
    SLICE_X124Y40.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.514ns logic, 2.158ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.458ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.458ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y40.A2     net (fanout=266)      2.115   RESET_IBUF
    SLICE_X124Y40.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o1
    SLICE_X124Y40.SR     net (fanout=2)        0.304   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_212_o
    SLICE_X124Y40.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.039ns logic, 2.419ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.644ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_118 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_118 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_118
    SLICE_X124Y40.A3     net (fanout=2)        0.900   SREG_CONTROL_INST/SPI_DATA_BUFFER<118>
    SLICE_X124Y40.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1
    SLICE_X124Y40.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.390ns logic, 1.254ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.602ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.A1     net (fanout=134)      1.854   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y40.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1
    SLICE_X124Y40.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.394ns logic, 2.208ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (SLICE_X124Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.388ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC (LATCH)
  Data Path Delay:      3.388ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y40.A2     net (fanout=266)      2.115   RESET_IBUF
    SLICE_X124Y40.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_22_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o1
    SLICE_X124Y40.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (0.919ns logic, 2.469ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.503ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.497ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y41.A3     net (fanout=266)      3.123   RESET_IBUF
    SLICE_X123Y41.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1
    SLICE_X123Y41.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o
    SLICE_X123Y41.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.903ns logic, 3.600ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.A5     net (fanout=134)      2.290   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1
    SLICE_X123Y41.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o
    SLICE_X123Y41.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.048ns logic, 2.767ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X123Y41.A1     net (fanout=2)        1.251   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X123Y41.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1
    SLICE_X123Y41.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o
    SLICE_X123Y41.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.040ns logic, 1.728ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.624ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y41.A3     net (fanout=266)      3.123   RESET_IBUF
    SLICE_X123Y41.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1
    SLICE_X123Y41.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.569ns logic, 3.807ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.312ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.A5     net (fanout=134)      2.290   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1
    SLICE_X123Y41.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (0.714ns logic, 2.974ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.359ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.641ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X123Y41.A1     net (fanout=2)        1.251   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X123Y41.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1
    SLICE_X123Y41.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.641ns (0.706ns logic, 1.935ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X123Y41.A1     net (fanout=2)        0.743   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X123Y41.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1
    SLICE_X123Y41.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o
    SLICE_X123Y41.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.592ns logic, 1.039ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.A5     net (fanout=134)      1.347   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1
    SLICE_X123Y41.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o
    SLICE_X123Y41.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.596ns logic, 1.643ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.416ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.416ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y41.A3     net (fanout=266)      1.999   RESET_IBUF
    SLICE_X123Y41.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o1
    SLICE_X123Y41.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_214_o
    SLICE_X123Y41.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.121ns logic, 2.295ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_117 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_117 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_117
    SLICE_X123Y41.A1     net (fanout=2)        0.743   SREG_CONTROL_INST/SPI_DATA_BUFFER<117>
    SLICE_X123Y41.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1
    SLICE_X123Y41.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.390ns logic, 1.100ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.098ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.A5     net (fanout=134)      1.347   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y41.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1
    SLICE_X123Y41.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.394ns logic, 1.704ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (SLICE_X123Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.275ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC (LATCH)
  Data Path Delay:      3.275ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y41.A3     net (fanout=266)      1.999   RESET_IBUF
    SLICE_X123Y41.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_21_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o1
    SLICE_X123Y41.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.919ns logic, 2.356ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.674ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.326ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y42.A5     net (fanout=266)      3.294   RESET_IBUF
    SLICE_X125Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1
    SLICE_X125Y42.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o
    SLICE_X125Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (1.903ns logic, 3.771ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.A1     net (fanout=134)      2.759   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1
    SLICE_X125Y42.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o
    SLICE_X125Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.048ns logic, 3.236ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X125Y42.A3     net (fanout=2)        1.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X125Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1
    SLICE_X125Y42.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o
    SLICE_X125Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (1.040ns logic, 1.743ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.457ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y42.A5     net (fanout=266)      3.294   RESET_IBUF
    SLICE_X125Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1
    SLICE_X125Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (1.569ns logic, 3.974ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.847ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.A1     net (fanout=134)      2.759   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1
    SLICE_X125Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (0.714ns logic, 3.439ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.348ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X125Y42.A3     net (fanout=2)        1.266   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X125Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1
    SLICE_X125Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.706ns logic, 1.946ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.683ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X125Y42.A3     net (fanout=2)        0.795   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X125Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1
    SLICE_X125Y42.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o
    SLICE_X125Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.592ns logic, 1.091ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.A1     net (fanout=134)      1.716   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1
    SLICE_X125Y42.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o
    SLICE_X125Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.596ns logic, 2.012ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.490ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.490ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y42.A5     net (fanout=266)      2.073   RESET_IBUF
    SLICE_X125Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o1
    SLICE_X125Y42.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_216_o
    SLICE_X125Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.121ns logic, 2.369ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.538ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_116 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      1.538ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_116 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y50.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<119>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_116
    SLICE_X125Y42.A3     net (fanout=2)        0.795   SREG_CONTROL_INST/SPI_DATA_BUFFER<116>
    SLICE_X125Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1
    SLICE_X125Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      1.538ns (0.390ns logic, 1.148ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.463ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.A1     net (fanout=134)      1.716   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1
    SLICE_X125Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.394ns logic, 2.069ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (SLICE_X125Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.345ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC (LATCH)
  Data Path Delay:      3.345ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y42.A5     net (fanout=266)      2.073   RESET_IBUF
    SLICE_X125Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_20_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o1
    SLICE_X125Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.919ns logic, 2.426ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.093ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.907ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.093ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y46.A5     net (fanout=266)      3.721   RESET_IBUF
    SLICE_X125Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1
    SLICE_X125Y46.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o
    SLICE_X125Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (1.903ns logic, 4.190ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.A1     net (fanout=134)      2.382   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1
    SLICE_X125Y46.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o
    SLICE_X125Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.048ns logic, 2.851ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X125Y46.A3     net (fanout=2)        0.667   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X125Y46.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1
    SLICE_X125Y46.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o
    SLICE_X125Y46.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.984ns logic, 1.136ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.030ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y46.A5     net (fanout=266)      3.721   RESET_IBUF
    SLICE_X125Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1
    SLICE_X125Y46.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (1.569ns logic, 4.401ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.224ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.A1     net (fanout=134)      2.382   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1
    SLICE_X125Y46.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (0.714ns logic, 3.062ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.003ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X125Y46.A3     net (fanout=2)        0.667   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X125Y46.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1
    SLICE_X125Y46.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.650ns logic, 1.347ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.289ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X125Y46.A3     net (fanout=2)        0.445   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X125Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1
    SLICE_X125Y46.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o
    SLICE_X125Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.556ns logic, 0.733ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.A1     net (fanout=134)      1.480   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1
    SLICE_X125Y46.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o
    SLICE_X125Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.596ns logic, 1.768ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.731ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.731ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y46.A5     net (fanout=266)      2.322   RESET_IBUF
    SLICE_X125Y46.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o1
    SLICE_X125Y46.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_218_o
    SLICE_X125Y46.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.121ns logic, 2.610ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.152ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_115 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_115 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_115
    SLICE_X125Y46.A3     net (fanout=2)        0.445   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
    SLICE_X125Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1
    SLICE_X125Y46.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.354ns logic, 0.798ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.227ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      2.227ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.A1     net (fanout=134)      1.480   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1
    SLICE_X125Y46.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.394ns logic, 1.833ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (SLICE_X125Y46.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.594ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC (LATCH)
  Data Path Delay:      3.594ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y46.A5     net (fanout=266)      2.322   RESET_IBUF
    SLICE_X125Y46.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_19_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o1
    SLICE_X125Y46.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.919ns logic, 2.675ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.447ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.553ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y48.A2     net (fanout=266)      4.159   RESET_IBUF
    SLICE_X124Y48.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1
    SLICE_X124Y48.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o
    SLICE_X124Y48.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (1.786ns logic, 4.661ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.A3     net (fanout=134)      2.052   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1
    SLICE_X124Y48.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o
    SLICE_X124Y48.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (0.931ns logic, 2.554ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X124Y48.A1     net (fanout=2)        1.044   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X124Y48.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1
    SLICE_X124Y48.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o
    SLICE_X124Y48.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.413ns (0.867ns logic, 1.546ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.648ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.352ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y48.A2     net (fanout=266)      4.159   RESET_IBUF
    SLICE_X124Y48.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1
    SLICE_X124Y48.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (1.513ns logic, 4.839ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.610ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.A3     net (fanout=134)      2.052   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1
    SLICE_X124Y48.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (0.658ns logic, 2.732ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.682ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X124Y48.A1     net (fanout=2)        1.044   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X124Y48.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1
    SLICE_X124Y48.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.594ns logic, 1.724ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X124Y48.A1     net (fanout=2)        0.682   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X124Y48.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1
    SLICE_X124Y48.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o
    SLICE_X124Y48.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.474ns logic, 0.983ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.069ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.A3     net (fanout=134)      1.254   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1
    SLICE_X124Y48.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o
    SLICE_X124Y48.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.069ns (0.514ns logic, 1.555ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.951ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.951ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y48.A2     net (fanout=266)      2.611   RESET_IBUF
    SLICE_X124Y48.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o1
    SLICE_X124Y48.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_220_o
    SLICE_X124Y48.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.039ns logic, 2.912ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.389ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_114 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_114 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_114
    SLICE_X124Y48.A1     net (fanout=2)        0.682   SREG_CONTROL_INST/SPI_DATA_BUFFER<114>
    SLICE_X124Y48.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1
    SLICE_X124Y48.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.354ns logic, 1.035ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.001ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.A3     net (fanout=134)      1.254   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X124Y48.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1
    SLICE_X124Y48.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.394ns logic, 1.607ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (SLICE_X124Y48.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.883ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC (LATCH)
  Data Path Delay:      3.883ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X124Y48.A2     net (fanout=266)      2.611   RESET_IBUF
    SLICE_X124Y48.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_18_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o1
    SLICE_X124Y48.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.919ns logic, 2.964ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.001ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.999ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y49.A4     net (fanout=266)      3.670   RESET_IBUF
    SLICE_X122Y49.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1
    SLICE_X122Y49.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.515ns logic, 4.486ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.922ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.A2     net (fanout=134)      1.602   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1
    SLICE_X122Y49.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (0.660ns logic, 2.418ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.060ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X122Y49.A5     net (fanout=2)        0.528   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X122Y49.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1
    SLICE_X122Y49.CLK    net (fanout=2)        0.816   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.596ns logic, 1.344ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.037ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.963ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y49.A4     net (fanout=266)      3.670   RESET_IBUF
    SLICE_X122Y49.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1
    SLICE_X122Y49.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o
    SLICE_X122Y49.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (1.791ns logic, 4.172ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.A2     net (fanout=134)      1.602   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1
    SLICE_X122Y49.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o
    SLICE_X122Y49.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.936ns logic, 2.104ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X122Y49.A5     net (fanout=2)        0.528   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X122Y49.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1
    SLICE_X122Y49.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o
    SLICE_X122Y49.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.872ns logic, 1.030ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X122Y49.A5     net (fanout=2)        0.265   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X122Y49.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1
    SLICE_X122Y49.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o
    SLICE_X122Y49.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.488ns logic, 0.566ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.791ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.A2     net (fanout=134)      0.962   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1
    SLICE_X122Y49.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o
    SLICE_X122Y49.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.528ns logic, 1.263ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.641ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.641ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y49.A4     net (fanout=266)      2.287   RESET_IBUF
    SLICE_X122Y49.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o1
    SLICE_X122Y49.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_222_o
    SLICE_X122Y49.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.053ns logic, 2.588ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.027ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_113 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_113 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_113
    SLICE_X122Y49.A5     net (fanout=2)        0.265   SREG_CONTROL_INST/SPI_DATA_BUFFER<113>
    SLICE_X122Y49.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1
    SLICE_X122Y49.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.340ns logic, 0.687ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.764ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      1.764ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.A2     net (fanout=134)      0.962   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y49.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1
    SLICE_X122Y49.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.380ns logic, 1.384ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (SLICE_X122Y49.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.614ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC (LATCH)
  Data Path Delay:      3.614ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y49.A4     net (fanout=266)      2.287   RESET_IBUF
    SLICE_X122Y49.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_17_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o1
    SLICE_X122Y49.CLK    net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (0.905ns logic, 2.709ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.830ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.170ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y47.A3     net (fanout=266)      3.542   RESET_IBUF
    SLICE_X122Y47.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1
    SLICE_X122Y47.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o
    SLICE_X122Y47.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.791ns logic, 4.039ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.A4     net (fanout=134)      1.645   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1
    SLICE_X122Y47.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o
    SLICE_X122Y47.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (0.936ns logic, 2.142ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X122Y47.A2     net (fanout=2)        0.736   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X122Y47.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1
    SLICE_X122Y47.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o
    SLICE_X122Y47.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.872ns logic, 1.233ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.262ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.738ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y47.A3     net (fanout=266)      3.542   RESET_IBUF
    SLICE_X122Y47.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1
    SLICE_X122Y47.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (1.515ns logic, 4.223ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.014ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.986ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.A4     net (fanout=134)      1.645   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1
    SLICE_X122Y47.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (0.660ns logic, 2.326ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.987ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X122Y47.A2     net (fanout=2)        0.736   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X122Y47.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1
    SLICE_X122Y47.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.596ns logic, 1.417ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X122Y47.A2     net (fanout=2)        0.472   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X122Y47.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1
    SLICE_X122Y47.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o
    SLICE_X122Y47.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.488ns logic, 0.768ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.A4     net (fanout=134)      0.956   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1
    SLICE_X122Y47.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o
    SLICE_X122Y47.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.528ns logic, 1.252ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.573ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y47.A3     net (fanout=266)      2.224   RESET_IBUF
    SLICE_X122Y47.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o1
    SLICE_X122Y47.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_224_o
    SLICE_X122Y47.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.053ns logic, 2.520ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.166ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_112 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_112 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<115>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_112
    SLICE_X122Y47.A2     net (fanout=2)        0.472   SREG_CONTROL_INST/SPI_DATA_BUFFER<112>
    SLICE_X122Y47.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1
    SLICE_X122Y47.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.340ns logic, 0.826ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.690ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      1.690ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.A4     net (fanout=134)      0.956   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X122Y47.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1
    SLICE_X122Y47.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.380ns logic, 1.310ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (SLICE_X122Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.483ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC (LATCH)
  Data Path Delay:      3.483ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X122Y47.A3     net (fanout=266)      2.224   RESET_IBUF
    SLICE_X122Y47.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_16_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o1
    SLICE_X122Y47.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (0.905ns logic, 2.578ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.472ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.528ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y42.D3     net (fanout=266)      3.174   RESET_IBUF
    SLICE_X123Y42.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1
    SLICE_X123Y42.CLK    net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (1.569ns logic, 3.903ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.424ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.D4     net (fanout=134)      2.133   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1
    SLICE_X123Y42.CLK    net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (0.714ns logic, 2.862ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.780ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.220ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X123Y42.D1     net (fanout=2)        0.841   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X123Y42.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1
    SLICE_X123Y42.CLK    net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.650ns logic, 1.570ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.562ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.438ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y42.D3     net (fanout=266)      3.174   RESET_IBUF
    SLICE_X123Y42.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1
    SLICE_X123Y42.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o
    SLICE_X123Y42.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (1.949ns logic, 3.489ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.D4     net (fanout=134)      2.133   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1
    SLICE_X123Y42.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o
    SLICE_X123Y42.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.094ns logic, 2.448ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.DQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X123Y42.D1     net (fanout=2)        0.841   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X123Y42.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1
    SLICE_X123Y42.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o
    SLICE_X123Y42.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (1.030ns logic, 1.156ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X123Y42.D1     net (fanout=2)        0.494   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X123Y42.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1
    SLICE_X123Y42.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o
    SLICE_X123Y42.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.560ns logic, 0.666ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.044ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.D4     net (fanout=134)      1.272   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1
    SLICE_X123Y42.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o
    SLICE_X123Y42.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.600ns logic, 1.444ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.327ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      3.327ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y42.D3     net (fanout=266)      2.030   RESET_IBUF
    SLICE_X123Y42.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o1
    SLICE_X123Y42.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_226_o
    SLICE_X123Y42.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.125ns logic, 2.202ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.184ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_111 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_111 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.DQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_111
    SLICE_X123Y42.D1     net (fanout=2)        0.494   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
    SLICE_X123Y42.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1
    SLICE_X123Y42.CLK    net (fanout=2)        0.336   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.354ns logic, 0.830ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.002ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.D4     net (fanout=134)      1.272   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y42.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1
    SLICE_X123Y42.CLK    net (fanout=2)        0.336   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.394ns logic, 1.608ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (SLICE_X123Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.285ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC (LATCH)
  Data Path Delay:      3.285ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y42.D3     net (fanout=266)      2.030   RESET_IBUF
    SLICE_X123Y42.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_15_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o1
    SLICE_X123Y42.CLK    net (fanout=2)        0.336   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.919ns logic, 2.366ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.603ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.397ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y43.A2     net (fanout=266)      3.320   RESET_IBUF
    SLICE_X120Y43.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1
    SLICE_X120Y43.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o
    SLICE_X120Y43.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.786ns logic, 3.817ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.A1     net (fanout=134)      2.155   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1
    SLICE_X120Y43.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o
    SLICE_X120Y43.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.931ns logic, 2.652ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X120Y43.A4     net (fanout=2)        0.634   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X120Y43.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1
    SLICE_X120Y43.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o
    SLICE_X120Y43.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.867ns logic, 1.131ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.487ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.513ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y43.A2     net (fanout=266)      3.320   RESET_IBUF
    SLICE_X120Y43.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1
    SLICE_X120Y43.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.513ns logic, 4.000ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.507ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.A1     net (fanout=134)      2.155   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1
    SLICE_X120Y43.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (0.658ns logic, 2.835ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.092ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.908ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.CQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X120Y43.A4     net (fanout=2)        0.634   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X120Y43.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1
    SLICE_X120Y43.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.594ns logic, 1.314ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X120Y43.A4     net (fanout=2)        0.324   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X120Y43.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1
    SLICE_X120Y43.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o
    SLICE_X120Y43.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.474ns logic, 0.620ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.A1     net (fanout=134)      1.291   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1
    SLICE_X120Y43.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o
    SLICE_X120Y43.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.514ns logic, 1.587ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.444ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      3.444ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y43.A2     net (fanout=266)      2.109   RESET_IBUF
    SLICE_X120Y43.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o1
    SLICE_X120Y43.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_228_o
    SLICE_X120Y43.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.039ns logic, 2.405ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.031ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_110 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      1.031ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_110 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.CQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_110
    SLICE_X120Y43.A4     net (fanout=2)        0.324   SREG_CONTROL_INST/SPI_DATA_BUFFER<110>
    SLICE_X120Y43.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1
    SLICE_X120Y43.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.354ns logic, 0.677ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.038ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.A1     net (fanout=134)      1.291   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y43.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1
    SLICE_X120Y43.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.394ns logic, 1.644ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (SLICE_X120Y43.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.381ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC (LATCH)
  Data Path Delay:      3.381ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y43.A2     net (fanout=266)      2.109   RESET_IBUF
    SLICE_X120Y43.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_14_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o1
    SLICE_X120Y43.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (0.919ns logic, 2.462ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.066ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.934ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y39.D4     net (fanout=266)      2.928   RESET_IBUF
    SLICE_X120Y39.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1
    SLICE_X120Y39.SR     net (fanout=2)        0.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o
    SLICE_X120Y39.CLK    Trck                  0.229   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.800ns logic, 3.266ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.D5     net (fanout=134)      2.425   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1
    SLICE_X120Y39.SR     net (fanout=2)        0.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o
    SLICE_X120Y39.CLK    Trck                  0.229   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (0.945ns logic, 2.763ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X120Y39.D1     net (fanout=2)        0.678   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X120Y39.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1
    SLICE_X120Y39.SR     net (fanout=2)        0.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o
    SLICE_X120Y39.CLK    Trck                  0.229   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.881ns logic, 1.016ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.082ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y39.D4     net (fanout=266)      2.928   RESET_IBUF
    SLICE_X120Y39.D      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1
    SLICE_X120Y39.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (1.513ns logic, 3.405ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.440ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.D5     net (fanout=134)      2.425   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.D      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1
    SLICE_X120Y39.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (0.658ns logic, 2.902ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.251ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.BQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X120Y39.D1     net (fanout=2)        0.678   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X120Y39.D      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1
    SLICE_X120Y39.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.594ns logic, 1.155ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X120Y39.D1     net (fanout=2)        0.405   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X120Y39.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1
    SLICE_X120Y39.SR     net (fanout=2)        0.175   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o
    SLICE_X120Y39.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.483ns logic, 0.580ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.D5     net (fanout=134)      1.445   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1
    SLICE_X120Y39.SR     net (fanout=2)        0.175   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o
    SLICE_X120Y39.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.523ns logic, 1.620ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.050ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y39.D4     net (fanout=266)      1.827   RESET_IBUF
    SLICE_X120Y39.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o1
    SLICE_X120Y39.SR     net (fanout=2)        0.175   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_230_o
    SLICE_X120Y39.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.048ns logic, 2.002ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.053ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_109 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      1.053ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_109 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.BQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_109
    SLICE_X120Y39.D1     net (fanout=2)        0.405   SREG_CONTROL_INST/SPI_DATA_BUFFER<109>
    SLICE_X120Y39.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1
    SLICE_X120Y39.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.354ns logic, 0.699ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.133ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.D5     net (fanout=134)      1.445   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y39.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1
    SLICE_X120Y39.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.394ns logic, 1.739ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (SLICE_X120Y39.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.040ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC (LATCH)
  Data Path Delay:      3.040ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y39.D4     net (fanout=266)      1.827   RESET_IBUF
    SLICE_X120Y39.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_13_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o1
    SLICE_X120Y39.CLK    net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.919ns logic, 2.121ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.409ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.591ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y40.D3     net (fanout=266)      3.025   RESET_IBUF
    SLICE_X120Y40.D      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1
    SLICE_X120Y40.CLK    net (fanout=2)        0.871   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (1.513ns logic, 3.896ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.967ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.D2     net (fanout=134)      2.504   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.D      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1
    SLICE_X120Y40.CLK    net (fanout=2)        0.871   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (0.658ns logic, 3.375ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.605ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X120Y40.D4     net (fanout=2)        0.930   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X120Y40.D      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1
    SLICE_X120Y40.CLK    net (fanout=2)        0.871   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.594ns logic, 1.801ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.676ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.324ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y40.D3     net (fanout=266)      3.025   RESET_IBUF
    SLICE_X120Y40.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1
    SLICE_X120Y40.SR     net (fanout=2)        0.499   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o
    SLICE_X120Y40.CLK    Trck                  0.229   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.324ns (1.800ns logic, 3.524ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.D2     net (fanout=134)      2.504   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1
    SLICE_X120Y40.SR     net (fanout=2)        0.499   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o
    SLICE_X120Y40.CLK    Trck                  0.229   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.945ns logic, 3.003ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.AQ     Tcko                  0.391   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X120Y40.D4     net (fanout=2)        0.930   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X120Y40.DMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1
    SLICE_X120Y40.SR     net (fanout=2)        0.499   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o
    SLICE_X120Y40.CLK    Trck                  0.229   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.881ns logic, 1.429ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X120Y40.D4     net (fanout=2)        0.548   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X120Y40.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1
    SLICE_X120Y40.SR     net (fanout=2)        0.272   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o
    SLICE_X120Y40.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.483ns logic, 0.820ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.D2     net (fanout=134)      1.514   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1
    SLICE_X120Y40.SR     net (fanout=2)        0.272   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o
    SLICE_X120Y40.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.523ns logic, 1.786ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.270ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      3.270ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y40.D3     net (fanout=266)      1.950   RESET_IBUF
    SLICE_X120Y40.DMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o1
    SLICE_X120Y40.SR     net (fanout=2)        0.272   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_232_o
    SLICE_X120Y40.CLK    Tremck      (-Th)    -0.094   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.048ns logic, 2.222ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.379ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_108 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_108 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y40.AQ     Tcko                  0.198   SREG_CONTROL_INST/SPI_DATA_BUFFER<111>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_108
    SLICE_X120Y40.D4     net (fanout=2)        0.548   SREG_CONTROL_INST/SPI_DATA_BUFFER<108>
    SLICE_X120Y40.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1
    SLICE_X120Y40.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.354ns logic, 1.025ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.385ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.D2     net (fanout=134)      1.514   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X120Y40.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1
    SLICE_X120Y40.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.394ns logic, 1.991ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (SLICE_X120Y40.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.346ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC (LATCH)
  Data Path Delay:      3.346ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X120Y40.D3     net (fanout=266)      1.950   RESET_IBUF
    SLICE_X120Y40.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_12_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o1
    SLICE_X120Y40.CLK    net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (0.919ns logic, 2.427ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.551ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.449ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y44.A3     net (fanout=266)      3.171   RESET_IBUF
    SLICE_X123Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1
    SLICE_X123Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o
    SLICE_X123Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.903ns logic, 3.648ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.A4     net (fanout=134)      2.026   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1
    SLICE_X123Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o
    SLICE_X123Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.551ns (1.048ns logic, 2.503ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X123Y44.A2     net (fanout=2)        1.035   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X123Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1
    SLICE_X123Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o
    SLICE_X123Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.040ns logic, 1.512ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.580ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y44.A3     net (fanout=266)      3.171   RESET_IBUF
    SLICE_X123Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1
    SLICE_X123Y44.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (1.569ns logic, 3.851ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.580ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.A4     net (fanout=134)      2.026   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1
    SLICE_X123Y44.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.714ns logic, 2.706ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.579ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.421ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X123Y44.A2     net (fanout=2)        1.035   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X123Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1
    SLICE_X123Y44.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.706ns logic, 1.715ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X123Y44.A2     net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X123Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1
    SLICE_X123Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o
    SLICE_X123Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.592ns logic, 0.977ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.A4     net (fanout=134)      1.171   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1
    SLICE_X123Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o
    SLICE_X123Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.596ns logic, 1.467ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.426ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.426ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y44.A3     net (fanout=266)      2.009   RESET_IBUF
    SLICE_X123Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o1
    SLICE_X123Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_234_o
    SLICE_X123Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.121ns logic, 2.305ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.424ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_107 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_107 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_107
    SLICE_X123Y44.A2     net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
    SLICE_X123Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1
    SLICE_X123Y44.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.390ns logic, 1.034ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.918ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.A4     net (fanout=134)      1.171   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X123Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1
    SLICE_X123Y44.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.394ns logic, 1.524ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (SLICE_X123Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.281ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC (LATCH)
  Data Path Delay:      3.281ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X123Y44.A3     net (fanout=266)      2.009   RESET_IBUF
    SLICE_X123Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_11_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o1
    SLICE_X123Y44.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (0.919ns logic, 2.362ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.906ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.094ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y44.A5     net (fanout=266)      3.526   RESET_IBUF
    SLICE_X125Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1
    SLICE_X125Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o
    SLICE_X125Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.903ns logic, 4.003ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.A4     net (fanout=134)      2.552   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1
    SLICE_X125Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o
    SLICE_X125Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.048ns logic, 3.029ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X125Y44.A2     net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X125Y44.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1
    SLICE_X125Y44.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o
    SLICE_X125Y44.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.040ns logic, 1.110ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.221ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y44.A5     net (fanout=266)      3.526   RESET_IBUF
    SLICE_X125Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1
    SLICE_X125Y44.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.569ns logic, 4.210ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.050ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.A4     net (fanout=134)      2.552   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1
    SLICE_X125Y44.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (0.714ns logic, 3.236ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.977ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X125Y44.A2     net (fanout=2)        0.633   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X125Y44.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1
    SLICE_X125Y44.CLK    net (fanout=2)        0.684   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.706ns logic, 1.317ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X125Y44.A2     net (fanout=2)        0.381   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X125Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1
    SLICE_X125Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o
    SLICE_X125Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.592ns logic, 0.677ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.A4     net (fanout=134)      1.539   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1
    SLICE_X125Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o
    SLICE_X125Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.596ns logic, 1.835ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.620ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      3.620ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y44.A5     net (fanout=266)      2.203   RESET_IBUF
    SLICE_X125Y44.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o1
    SLICE_X125Y44.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_236_o
    SLICE_X125Y44.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (1.121ns logic, 2.499ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.128ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_106 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      1.128ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_106 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_106
    SLICE_X125Y44.A2     net (fanout=2)        0.381   SREG_CONTROL_INST/SPI_DATA_BUFFER<106>
    SLICE_X125Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1
    SLICE_X125Y44.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.390ns logic, 0.738ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.290ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.A4     net (fanout=134)      1.539   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1
    SLICE_X125Y44.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.394ns logic, 1.896ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (SLICE_X125Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.479ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC (LATCH)
  Data Path Delay:      3.479ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y44.A5     net (fanout=266)      2.203   RESET_IBUF
    SLICE_X125Y44.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_10_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o1
    SLICE_X125Y44.CLK    net (fanout=2)        0.357   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (0.919ns logic, 2.560ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.211ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.789ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y45.A5     net (fanout=266)      3.695   RESET_IBUF
    SLICE_X125Y45.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1
    SLICE_X125Y45.CLK    net (fanout=2)        0.947   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.569ns logic, 4.642ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.935ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.A3     net (fanout=134)      2.404   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1
    SLICE_X125Y45.CLK    net (fanout=2)        0.947   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.714ns logic, 3.351ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.556ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.444ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X125Y45.A1     net (fanout=2)        0.791   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X125Y45.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1
    SLICE_X125Y45.CLK    net (fanout=2)        0.947   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (0.706ns logic, 1.738ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.925ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.075ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y45.A5     net (fanout=266)      3.695   RESET_IBUF
    SLICE_X125Y45.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1
    SLICE_X125Y45.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o
    SLICE_X125Y45.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.075ns (1.903ns logic, 4.172ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.A3     net (fanout=134)      2.404   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1
    SLICE_X125Y45.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o
    SLICE_X125Y45.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.048ns logic, 2.881ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X125Y45.A1     net (fanout=2)        0.791   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X125Y45.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1
    SLICE_X125Y45.SR     net (fanout=2)        0.477   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o
    SLICE_X125Y45.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (1.040ns logic, 1.268ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X125Y45.A1     net (fanout=2)        0.466   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X125Y45.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1
    SLICE_X125Y45.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o
    SLICE_X125Y45.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.592ns logic, 0.762ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.A3     net (fanout=134)      1.486   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1
    SLICE_X125Y45.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o
    SLICE_X125Y45.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.596ns logic, 1.782ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.725ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      3.725ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y45.A5     net (fanout=266)      2.308   RESET_IBUF
    SLICE_X125Y45.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o1
    SLICE_X125Y45.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_238_o
    SLICE_X125Y45.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.121ns logic, 2.604ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.359ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_105 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_105 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_105
    SLICE_X125Y45.A1     net (fanout=2)        0.466   SREG_CONTROL_INST/SPI_DATA_BUFFER<105>
    SLICE_X125Y45.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1
    SLICE_X125Y45.CLK    net (fanout=2)        0.503   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.390ns logic, 0.969ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.383ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      2.383ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.A3     net (fanout=134)      1.486   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X125Y45.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1
    SLICE_X125Y45.CLK    net (fanout=2)        0.503   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (0.394ns logic, 1.989ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (SLICE_X125Y45.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.730ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC (LATCH)
  Data Path Delay:      3.730ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X125Y45.A5     net (fanout=266)      2.308   RESET_IBUF
    SLICE_X125Y45.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_9_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o1
    SLICE_X125Y45.CLK    net (fanout=2)        0.503   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (0.919ns logic, 2.811ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.945ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.055ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.945ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y47.A3     net (fanout=266)      3.573   RESET_IBUF
    SLICE_X121Y47.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1
    SLICE_X121Y47.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o
    SLICE_X121Y47.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.903ns logic, 4.042ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.A5     net (fanout=134)      1.631   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1
    SLICE_X121Y47.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o
    SLICE_X121Y47.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.048ns logic, 2.100ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X121Y47.A1     net (fanout=2)        1.380   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X121Y47.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1
    SLICE_X121Y47.SR     net (fanout=2)        0.469   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o
    SLICE_X121Y47.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.040ns logic, 1.849ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.175ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y47.A3     net (fanout=266)      3.573   RESET_IBUF
    SLICE_X121Y47.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1
    SLICE_X121Y47.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.569ns logic, 4.256ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.972ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.A5     net (fanout=134)      1.631   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1
    SLICE_X121Y47.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (0.714ns logic, 2.314ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.231ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X121Y47.A1     net (fanout=2)        1.380   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X121Y47.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1
    SLICE_X121Y47.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.706ns logic, 2.063ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X121Y47.A1     net (fanout=2)        0.865   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X121Y47.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1
    SLICE_X121Y47.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o
    SLICE_X121Y47.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.592ns logic, 1.153ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.A5     net (fanout=134)      0.956   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1
    SLICE_X121Y47.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o
    SLICE_X121Y47.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.596ns logic, 1.244ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.668ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      3.668ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y47.A3     net (fanout=266)      2.259   RESET_IBUF
    SLICE_X121Y47.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o1
    SLICE_X121Y47.SR     net (fanout=2)        0.288   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_240_o
    SLICE_X121Y47.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.121ns logic, 2.547ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.611ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_104 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      1.611ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_104 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y42.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<107>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_104
    SLICE_X121Y47.A1     net (fanout=2)        0.865   SREG_CONTROL_INST/SPI_DATA_BUFFER<104>
    SLICE_X121Y47.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1
    SLICE_X121Y47.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.390ns logic, 1.221ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.706ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.A5     net (fanout=134)      0.956   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X121Y47.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1
    SLICE_X121Y47.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.394ns logic, 1.312ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (SLICE_X121Y47.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.534ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC (LATCH)
  Data Path Delay:      3.534ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X121Y47.A3     net (fanout=266)      2.259   RESET_IBUF
    SLICE_X121Y47.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_8_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o1
    SLICE_X121Y47.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (0.919ns logic, 2.615ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.157ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.843ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y41.D4     net (fanout=266)      3.743   RESET_IBUF
    SLICE_X113Y41.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1
    SLICE_X113Y41.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.569ns logic, 4.588ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.429ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.D2     net (fanout=134)      2.012   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1
    SLICE_X113Y41.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.714ns logic, 2.857ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.387ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X113Y41.D1     net (fanout=2)        1.062   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X113Y41.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1
    SLICE_X113Y41.CLK    net (fanout=2)        0.845   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.706ns logic, 1.907ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.993ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y41.D4     net (fanout=266)      3.743   RESET_IBUF
    SLICE_X113Y41.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1
    SLICE_X113Y41.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o
    SLICE_X113Y41.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (1.949ns logic, 4.058ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.D2     net (fanout=134)      2.012   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1
    SLICE_X113Y41.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o
    SLICE_X113Y41.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.094ns logic, 2.327ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.DQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X113Y41.D1     net (fanout=2)        1.062   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X113Y41.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1
    SLICE_X113Y41.SR     net (fanout=2)        0.315   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o
    SLICE_X113Y41.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.086ns logic, 1.377ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X113Y41.D1     net (fanout=2)        0.620   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X113Y41.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1
    SLICE_X113Y41.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o
    SLICE_X113Y41.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.596ns logic, 0.792ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.974ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.D2     net (fanout=134)      1.202   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1
    SLICE_X113Y41.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o
    SLICE_X113Y41.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.600ns logic, 1.374ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.681ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      3.681ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y41.D4     net (fanout=266)      2.384   RESET_IBUF
    SLICE_X113Y41.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o1
    SLICE_X113Y41.SR     net (fanout=2)        0.172   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_242_o
    SLICE_X113Y41.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.125ns logic, 2.556ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.449ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_103 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      1.449ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_103 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.DQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_103
    SLICE_X113Y41.D1     net (fanout=2)        0.620   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
    SLICE_X113Y41.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1
    SLICE_X113Y41.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.390ns logic, 1.059ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.035ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      2.035ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.D2     net (fanout=134)      1.202   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y41.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1
    SLICE_X113Y41.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (0.394ns logic, 1.641ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (SLICE_X113Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.742ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC (LATCH)
  Data Path Delay:      3.742ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y41.D4     net (fanout=266)      2.384   RESET_IBUF
    SLICE_X113Y41.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_7_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o1
    SLICE_X113Y41.CLK    net (fanout=2)        0.439   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (0.919ns logic, 2.823ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.628ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.372ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y36.D3     net (fanout=266)      3.240   RESET_IBUF
    SLICE_X113Y36.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1
    SLICE_X113Y36.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (1.569ns logic, 4.059ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.931ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.D4     net (fanout=134)      2.536   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1
    SLICE_X113Y36.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (0.714ns logic, 3.355ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.067ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X113Y36.D5     net (fanout=2)        0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X113Y36.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1
    SLICE_X113Y36.CLK    net (fanout=2)        0.819   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.706ns logic, 1.227ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.509ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y36.D3     net (fanout=266)      3.240   RESET_IBUF
    SLICE_X113Y36.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1
    SLICE_X113Y36.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o
    SLICE_X113Y36.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (1.949ns logic, 3.542ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.D4     net (fanout=134)      2.536   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1
    SLICE_X113Y36.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o
    SLICE_X113Y36.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.094ns logic, 2.838ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.CQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X113Y36.D5     net (fanout=2)        0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X113Y36.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1
    SLICE_X113Y36.SR     net (fanout=2)        0.302   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o
    SLICE_X113Y36.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (1.086ns logic, 0.710ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X113Y36.D5     net (fanout=2)        0.178   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X113Y36.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1
    SLICE_X113Y36.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o
    SLICE_X113Y36.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.596ns logic, 0.337ns route)
                                                       (63.9% logic, 36.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.270ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.D4     net (fanout=134)      1.511   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1
    SLICE_X113Y36.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o
    SLICE_X113Y36.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (0.600ns logic, 1.670ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.352ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      3.352ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y36.D3     net (fanout=266)      2.068   RESET_IBUF
    SLICE_X113Y36.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o1
    SLICE_X113Y36.SR     net (fanout=2)        0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_244_o
    SLICE_X113Y36.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.125ns logic, 2.227ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.993ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_102 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_102 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.CQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_102
    SLICE_X113Y36.D5     net (fanout=2)        0.178   SREG_CONTROL_INST/SPI_DATA_BUFFER<102>
    SLICE_X113Y36.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1
    SLICE_X113Y36.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.390ns logic, 0.603ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.330ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      2.330ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.D4     net (fanout=134)      1.511   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y36.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1
    SLICE_X113Y36.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (0.394ns logic, 1.936ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (SLICE_X113Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.412ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC (LATCH)
  Data Path Delay:      3.412ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y36.D3     net (fanout=266)      2.068   RESET_IBUF
    SLICE_X113Y36.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_6_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o1
    SLICE_X113Y36.CLK    net (fanout=2)        0.425   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.919ns logic, 2.493ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.473ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.527ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y36.D5     net (fanout=266)      3.175   RESET_IBUF
    SLICE_X111Y36.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1
    SLICE_X111Y36.CLK    net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (1.569ns logic, 3.904ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.754ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.D3     net (fanout=134)      2.803   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1
    SLICE_X111Y36.CLK    net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (0.714ns logic, 3.532ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.717ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X111Y36.D1     net (fanout=2)        0.848   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X111Y36.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1
    SLICE_X111Y36.CLK    net (fanout=2)        0.729   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.706ns logic, 1.577ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.566ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y36.D5     net (fanout=266)      3.175   RESET_IBUF
    SLICE_X111Y36.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1
    SLICE_X111Y36.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o
    SLICE_X111Y36.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.434ns (1.949ns logic, 3.485ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.D3     net (fanout=134)      2.803   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1
    SLICE_X111Y36.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o
    SLICE_X111Y36.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (1.094ns logic, 3.113ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.BQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X111Y36.D1     net (fanout=2)        0.848   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X111Y36.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1
    SLICE_X111Y36.SR     net (fanout=2)        0.310   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o
    SLICE_X111Y36.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.086ns logic, 1.158ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.249ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X111Y36.D1     net (fanout=2)        0.486   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X111Y36.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1
    SLICE_X111Y36.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o
    SLICE_X111Y36.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.596ns logic, 0.653ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.D3     net (fanout=134)      1.685   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1
    SLICE_X111Y36.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o
    SLICE_X111Y36.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.600ns logic, 1.852ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.280ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      3.280ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y36.D5     net (fanout=266)      1.988   RESET_IBUF
    SLICE_X111Y36.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o1
    SLICE_X111Y36.SR     net (fanout=2)        0.167   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_246_o
    SLICE_X111Y36.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.125ns logic, 2.155ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.212ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_101 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      1.212ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_101 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.BQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_101
    SLICE_X111Y36.D1     net (fanout=2)        0.486   SREG_CONTROL_INST/SPI_DATA_BUFFER<101>
    SLICE_X111Y36.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1
    SLICE_X111Y36.CLK    net (fanout=2)        0.336   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      1.212ns (0.390ns logic, 0.822ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.415ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      2.415ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.D3     net (fanout=134)      1.685   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X111Y36.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1
    SLICE_X111Y36.CLK    net (fanout=2)        0.336   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (0.394ns logic, 2.021ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (SLICE_X111Y36.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.243ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC (LATCH)
  Data Path Delay:      3.243ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X111Y36.D5     net (fanout=266)      1.988   RESET_IBUF
    SLICE_X111Y36.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_5_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o1
    SLICE_X111Y36.CLK    net (fanout=2)        0.336   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.919ns logic, 2.324ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.874ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.126ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.874ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y38.A1     net (fanout=266)      3.591   RESET_IBUF
    SLICE_X112Y38.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1
    SLICE_X112Y38.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o
    SLICE_X112Y38.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (1.786ns logic, 4.088ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.A5     net (fanout=134)      2.323   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1
    SLICE_X112Y38.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o
    SLICE_X112Y38.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.931ns logic, 2.820ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X112Y38.A4     net (fanout=2)        0.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X112Y38.AMUX   Tilo                  0.261   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1
    SLICE_X112Y38.SR     net (fanout=2)        0.497   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o
    SLICE_X112Y38.CLK    Trck                  0.215   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (0.923ns logic, 1.293ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.213ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.787ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y38.A1     net (fanout=266)      3.591   RESET_IBUF
    SLICE_X112Y38.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1
    SLICE_X112Y38.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      5.787ns (1.513ns logic, 4.274ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.336ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.A5     net (fanout=134)      2.323   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1
    SLICE_X112Y38.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.658ns logic, 3.006ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.871ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.AQ     Tcko                  0.447   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X112Y38.A4     net (fanout=2)        0.796   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X112Y38.A      Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1
    SLICE_X112Y38.CLK    net (fanout=2)        0.683   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (0.650ns logic, 1.479ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X112Y38.A4     net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X112Y38.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1
    SLICE_X112Y38.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o
    SLICE_X112Y38.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.510ns logic, 0.718ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.161ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.A5     net (fanout=134)      1.351   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1
    SLICE_X112Y38.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o
    SLICE_X112Y38.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.514ns logic, 1.647ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.628ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      3.628ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y38.A1     net (fanout=266)      2.293   RESET_IBUF
    SLICE_X112Y38.AMUX   Tilo                  0.191   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o1
    SLICE_X112Y38.SR     net (fanout=2)        0.296   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_248_o
    SLICE_X112Y38.CLK    Tremck      (-Th)    -0.085   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.039ns logic, 2.589ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.168ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_100 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_100 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y34.AQ     Tcko                  0.234   SREG_CONTROL_INST/SPI_DATA_BUFFER<103>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_100
    SLICE_X112Y38.A4     net (fanout=2)        0.422   SREG_CONTROL_INST/SPI_DATA_BUFFER<100>
    SLICE_X112Y38.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1
    SLICE_X112Y38.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.390ns logic, 0.778ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.101ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.A5     net (fanout=134)      1.351   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X112Y38.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1
    SLICE_X112Y38.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.394ns logic, 1.707ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (SLICE_X112Y38.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.568ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC (LATCH)
  Data Path Delay:      3.568ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X112Y38.A1     net (fanout=266)      2.293   RESET_IBUF
    SLICE_X112Y38.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_4_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o1
    SLICE_X112Y38.CLK    net (fanout=2)        0.356   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.919ns logic, 2.649ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.076ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.924ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.076ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y41.A1     net (fanout=266)      3.783   RESET_IBUF
    SLICE_X114Y41.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1
    SLICE_X114Y41.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o
    SLICE_X114Y41.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.076ns (1.791ns logic, 4.285ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.A2     net (fanout=134)      2.038   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1
    SLICE_X114Y41.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o
    SLICE_X114Y41.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.936ns logic, 2.540ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X114Y41.A3     net (fanout=2)        0.467   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X114Y41.AMUX   Tilo                  0.251   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1
    SLICE_X114Y41.SR     net (fanout=2)        0.502   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o
    SLICE_X114Y41.CLK    Trck                  0.230   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.889ns logic, 0.969ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.021ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.979ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y41.A1     net (fanout=266)      3.783   RESET_IBUF
    SLICE_X114Y41.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1
    SLICE_X114Y41.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (1.515ns logic, 4.464ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.621ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.A2     net (fanout=134)      2.038   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1
    SLICE_X114Y41.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.660ns logic, 2.719ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.239ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.DQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X114Y41.A3     net (fanout=2)        0.467   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X114Y41.A      Tilo                  0.205   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1
    SLICE_X114Y41.CLK    net (fanout=2)        0.681   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.613ns logic, 1.148ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X114Y41.A3     net (fanout=2)        0.250   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X114Y41.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1
    SLICE_X114Y41.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o
    SLICE_X114Y41.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.490ns logic, 0.551ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.A2     net (fanout=134)      1.236   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1
    SLICE_X114Y41.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o
    SLICE_X114Y41.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.528ns logic, 1.537ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.771ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.771ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y41.A1     net (fanout=266)      2.417   RESET_IBUF
    SLICE_X114Y41.AMUX   Tilo                  0.183   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o1
    SLICE_X114Y41.SR     net (fanout=2)        0.301   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_250_o
    SLICE_X114Y41.CLK    Tremck      (-Th)    -0.107   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.053ns logic, 2.718ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.946ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_99 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      0.946ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_99 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.DQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_99
    SLICE_X114Y41.A3     net (fanout=2)        0.250   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
    SLICE_X114Y41.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1
    SLICE_X114Y41.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.342ns logic, 0.604ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.970ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.A2     net (fanout=134)      1.236   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X114Y41.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1
    SLICE_X114Y41.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.380ns logic, 1.590ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (SLICE_X114Y41.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.676ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC (LATCH)
  Data Path Delay:      3.676ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X114Y41.A1     net (fanout=266)      2.417   RESET_IBUF
    SLICE_X114Y41.A      Tilo                  0.142   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_3_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o1
    SLICE_X114Y41.CLK    net (fanout=2)        0.354   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.905ns logic, 2.771ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.199ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.801ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.199ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y42.A4     net (fanout=266)      3.821   RESET_IBUF
    SLICE_X113Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1
    SLICE_X113Y42.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o
    SLICE_X113Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (1.903ns logic, 4.296ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.A5     net (fanout=134)      1.568   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1
    SLICE_X113Y42.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o
    SLICE_X113Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.048ns logic, 2.043ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X113Y42.A3     net (fanout=2)        0.486   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X113Y42.AMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1
    SLICE_X113Y42.SR     net (fanout=2)        0.475   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o
    SLICE_X113Y42.CLK    Trck                  0.280   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (1.001ns logic, 0.961ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.930ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y42.A4     net (fanout=266)      3.821   RESET_IBUF
    SLICE_X113Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1
    SLICE_X113Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.569ns logic, 4.501ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.038ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.A5     net (fanout=134)      1.568   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1
    SLICE_X113Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.714ns logic, 2.248ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.167ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.CQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X113Y42.A3     net (fanout=2)        0.486   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X113Y42.A      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1
    SLICE_X113Y42.CLK    net (fanout=2)        0.680   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.667ns logic, 1.166ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X113Y42.A3     net (fanout=2)        0.270   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X113Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1
    SLICE_X113Y42.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o
    SLICE_X113Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.558ns logic, 0.564ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.A5     net (fanout=134)      0.914   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1
    SLICE_X113Y42.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o
    SLICE_X113Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.596ns logic, 1.208ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.828ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.828ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y42.A4     net (fanout=266)      2.413   RESET_IBUF
    SLICE_X113Y42.AMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o1
    SLICE_X113Y42.SR     net (fanout=2)        0.294   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_252_o
    SLICE_X113Y42.CLK    Tremck      (-Th)    -0.155   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.121ns logic, 2.707ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.979ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_98 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      0.979ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_98 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.CQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_98
    SLICE_X113Y42.A3     net (fanout=2)        0.270   SREG_CONTROL_INST/SPI_DATA_BUFFER<98>
    SLICE_X113Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1
    SLICE_X113Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.356ns logic, 0.623ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.661ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.A5     net (fanout=134)      0.914   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X113Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1
    SLICE_X113Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.394ns logic, 1.267ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (SLICE_X113Y42.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.685ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC (LATCH)
  Data Path Delay:      3.685ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X113Y42.A4     net (fanout=266)      2.413   RESET_IBUF
    SLICE_X113Y42.A      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_2_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o1
    SLICE_X113Y42.CLK    net (fanout=2)        0.353   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (0.919ns logic, 2.766ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = 
MAXDELAY TO TIMEGRP         
"TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" TS_RESET         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.570ns.
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.430ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.570ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y44.D4     net (fanout=266)      4.270   RESET_IBUF
    SLICE_X109Y44.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1
    SLICE_X109Y44.CLK    net (fanout=2)        0.731   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (1.569ns logic, 5.001ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.807ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.193ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.D2     net (fanout=134)      1.748   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1
    SLICE_X109Y44.CLK    net (fanout=2)        0.731   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.714ns logic, 2.479ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.961ns (requirement - data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X109Y44.D5     net (fanout=2)        0.641   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X109Y44.D      Tilo                  0.259   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1
    SLICE_X109Y44.CLK    net (fanout=2)        0.731   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.667ns logic, 1.372ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.467ns (requirement - data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.533ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o falling

  Maximum Data Path at Slow Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 1.310   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y44.D4     net (fanout=266)      4.270   RESET_IBUF
    SLICE_X109Y44.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1
    SLICE_X109Y44.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o
    SLICE_X109Y44.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.533ns (1.949ns logic, 4.584ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.455   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.D2     net (fanout=134)      1.748   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1
    SLICE_X109Y44.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o
    SLICE_X109Y44.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (1.094ns logic, 2.062ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.BQ     Tcko                  0.408   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X109Y44.D5     net (fanout=2)        0.641   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X109Y44.DMUX   Tilo                  0.313   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1
    SLICE_X109Y44.SR     net (fanout=2)        0.314   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o
    SLICE_X109Y44.CLK    Trck                  0.326   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.047ns logic, 0.955ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         "TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" TS_RESET         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X109Y44.D5     net (fanout=2)        0.324   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X109Y44.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1
    SLICE_X109Y44.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o
    SLICE_X109Y44.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.562ns logic, 0.495ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.D2     net (fanout=134)      1.037   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1
    SLICE_X109Y44.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o
    SLICE_X109Y44.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.600ns logic, 1.208ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.991ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      3.991ns (Levels of Logic = 2)
  Destination Clock:    SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o falling

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y44.D4     net (fanout=266)      2.695   RESET_IBUF
    SLICE_X109Y44.DMUX   Tilo                  0.203   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o1
    SLICE_X109Y44.SR     net (fanout=2)        0.171   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_254_o
    SLICE_X109Y44.CLK    Tremck      (-Th)    -0.159   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.125ns logic, 2.866ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.018ns (data path)
  Source:               SREG_CONTROL_INST/SPI_DATA_BUFFER_97 (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      1.018ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_DATA_BUFFER_97 to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y42.BQ     Tcko                  0.200   SREG_CONTROL_INST/SPI_DATA_BUFFER<99>
                                                       SREG_CONTROL_INST/SPI_DATA_BUFFER_97
    SLICE_X109Y44.D5     net (fanout=2)        0.324   SREG_CONTROL_INST/SPI_DATA_BUFFER<97>
    SLICE_X109Y44.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1
    SLICE_X109Y44.CLK    net (fanout=2)        0.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.356ns logic, 0.662ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.769ns (data path)
  Source:               SREG_CONTROL_INST/SPI_FLUSH (FF)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      1.769ns (Levels of Logic = 1)
  Source Clock:         CLOCK_100 rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SREG_CONTROL_INST/SPI_FLUSH to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y59.DMUX   Tshcko                0.238   SREG_CONTROL_INST/RESET_RX_WORD[7]_OR_162_o
                                                       SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.D2     net (fanout=134)      1.037   SREG_CONTROL_INST/SPI_FLUSH
    SLICE_X109Y44.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1
    SLICE_X109Y44.CLK    net (fanout=2)        0.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.394ns logic, 1.375ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (SLICE_X109Y44.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.952ns (data path)
  Source:               RESET (PAD)
  Destination:          SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC (LATCH)
  Data Path Delay:      3.952ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: RESET to SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R19.I                Tiopi                 0.763   RESET
                                                       RESET
                                                       RESET_IBUF
                                                       ProtoComp99.IMUX.7
    SLICE_X109Y44.D4     net (fanout=266)      2.695   RESET_IBUF
    SLICE_X109Y44.D      Tilo                  0.156   SREG_CONTROL_INST/SPI_CORE_INST/SPI_DATA_TX_1_LDC
                                                       SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o1
    SLICE_X109Y44.CLK    net (fanout=2)        0.338   SREG_CONTROL_INST/SPI_CORE_INST/SPI_MASTER_RESET_SPI_DATA[1]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.919ns logic, 3.033ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|      8.816ns|            0|            0|            0|         5342|
| TS_PLL_250_INST_clk0          |     10.000ns|      8.816ns|          N/A|            0|            0|          855|            0|
| TS_PLL_DESER_INST_clkout1     |     80.000ns|      5.346ns|          N/A|            0|            0|          855|            0|
| TS_CLOCK_DESER_1BIT           |     20.000ns|     15.956ns|          N/A|            0|            0|          247|            0|
| TS_PLL_DESER_INST_clkout2     |     60.000ns|     29.933ns|          N/A|            0|            0|         3385|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RESET
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RESET                       |     10.000ns|     18.396ns|      8.353ns|            2|            0|          665|          756|
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.006ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_95_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.677ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_94_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.832ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_93_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.239ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_92_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.366ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_91_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.475ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_90_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.746ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_89_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.985ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_88_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.135ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_87_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.505ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_86_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.339ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_85_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.138ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_84_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.057ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_83_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.039ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_82_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.146ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_81_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.015ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_80_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.033ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_79_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.826ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_78_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.969ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_77_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.806ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_76_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.667ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_75_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.384ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_74_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.745ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_73_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.171ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_72_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.372ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_71_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.942ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_70_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.190ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_69_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.123ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_68_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.349ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_67_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.588ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_66_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.841ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_65_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.541ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_64_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.744ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_63_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.511ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_62_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.713ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_61_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.345ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_60_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.352ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_59_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      8.054ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_58_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      8.353ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_57_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.704ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_56_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.344ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_55_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.776ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_54_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.796ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_53_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.242ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_52_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.429ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_51_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.380ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_50_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      7.027ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_49_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.988ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_48_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.829ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_47_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.221ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_46_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.572ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_45_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.466ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_44_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.939ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_43_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.738ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_42_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.034ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_41_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.575ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_40_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.790ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_39_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.964ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_38_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.117ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_37_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.257ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_36_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.954ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_35_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.210ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_34_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.746ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_33_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.950ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_32_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.765ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_31_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.203ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_30_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.290ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_29_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.287ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_28_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.930ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_27_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.470ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_26_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.260ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_25_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.402ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_24_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.741ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_23_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.987ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_22_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.495ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_21_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.994ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_20_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.523ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_19_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.165ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_18_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.481ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_17_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.544ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_16_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.831ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_15_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      4.873ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_14_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.500ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_13_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.181ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_12_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.017ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_11_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.882ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_10_LDC     |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.871ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_9_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.409ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_8_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.462ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_7_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.882ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_6_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.558ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_5_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.290ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_4_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      5.175ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_3_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.287ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_2_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSREG_CO|     10.000ns|      6.818ns|          N/A|            0|            0|            6|            0|
| RE_INSTSPI_DATA_TX_1_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      7.267ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_31_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.339ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_30_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.854ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_29_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.960ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_28_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.672ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_27_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.091ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_26_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.879ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_25_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.400ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_24_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.633ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_23_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.624ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_22_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.503ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_21_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.674ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_20_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.093ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_19_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.447ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_18_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.001ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_17_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.830ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_16_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.472ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_15_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.603ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_14_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.066ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_13_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.409ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_12_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.551ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_11_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.906ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_10_LDC      |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.211ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_9_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.945ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_8_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.157ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_7_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.628ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_6_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.473ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_5_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      5.874ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_4_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.076ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_3_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.199ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_2_LDC       |             |             |             |             |             |             |             |
| TS_TO_SREG_CONTROL_INSTSPI_COR|     10.000ns|      6.570ns|          N/A|            0|            0|            6|            0|
| E_INSTSPI_DATA_TX_1_LDC       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.336|    3.988|    4.408|    4.928|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GPIFII_PCLK_IN |    1.225|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    8.353|         |
RESET          |         |         |    1.335|    1.335|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 8179  (Setup/Max: 8179, Hold: 0)

Constraints cover 6763 paths, 0 nets, and 4145 connections

Design statistics:
   Minimum period:  29.933ns{1}   (Maximum frequency:  33.408MHz)
   Maximum path delay from/to any node:   8.353ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 18:48:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 610 MB



