module registerfile(
	input				clk_i,
	input		[4:0]addrs1_i,
	input		[4:0]addrs2_i,
	input		[4:0]addrrd_i,
	input		[31:0]datord_i,
	input				writeen_i,
	output	[31:0]dators1_o
	output	[31:0]dators2_o,
);

	//Definicion de memoria
	reg		[31:0]regfile	[0:31];
	
	//Inicializacion
	initial
	begin
		regfile[0]	=	32'b0;
	end
	
	always @(posedge clk)
	begin
		if(writeen_i)
			regfile[addrd]	=
	end
	
	assign	dators1_o = memoria[addrs1_i];
	assign	dators2_o = memoria[addrs2_i];

endmodule 