[	
	{"name":"ROI1",
	"type":"up",
	"port":"ro_in",
	"devices":{
		"DAC":[("SDAWG_3",1),("SDAWG_3",2)],
		"SG":[("DDSLO_1",1)]
		},

    "paras":{
        "offset_I": 0,
        "offset_Q": 0,
        "amp_balance": 1,
        "phase_balance": 90, 

        "freq_IF":0.02,
        "power_LO":6,

		"delay": 100
        }
	},

	{"name":"XY1",
	"type":"up",
	"port":"xy",
	"devices":{
		"DAC":[("SDAWG_2",1),("SDAWG_2",2)],
		"SG":[("DDSLO_2",1)],
		},

    "paras":{
        "offset_I": 0,
        "offset_Q": 0,
        "amp_balance": 1,
        "phase_balance": 90, 
        "freq_IF":0.12,
        "power_LO":23,

		"delay": 380
        }
	},

	{"name":"XY2",
	"type":"up",
	"port":"xy",
	"devices":{
		"DAC":[("SDAWG_1",1),("SDAWG_1",2)],
		"SG":[("PSGA_2",1)],
		},

    "paras":{
        "offset_I": 0,
        "offset_Q": 0,
        "amp_balance": 1,
        "phase_balance": 90, 
        "freq_IF":0.12,
        "power_LO":6,

		"delay": 380
        }
	},


	{"name":"Z1",
	"type":"dir",
	"port":"z",
	"devices":{
		"DAC":[("SDAWG_1",3)],
		},

    "paras":{
		"delay": 380
        }
	},

	{"name":"Z2",
	"type":"dir",
	"port":"z",
	"devices":{
		"DAC":[("SDAWG_1",4)],
		},
    "paras":{
		"delay": 280
        }
	},

	{"name":"Zc",
	"type":"dir",
	"port":"z",
	"devices":{
		"DAC":[("SDAWG_2",3)],
		},

    "paras":{
		"delay": 0
        }
	},

    {"name":"ROO1",
	"type":"down",
	"port":"",
	"devices":{
		"ADC":[("SDDIG_1",1)],
		},

    "paras":{
        "offset_I": 0,
        "offset_Q": 0,
        "amp_balance": 1,
        "phase_balance": 90, 
               
        "freq_IF":0.02,
        "power_LO":10,

		"delay": 0
        }
	},

    {"name":"P1",
	"type":"pump",
	"port":"",
	"devices":{
		"DC":[("YOKO_1",1)],
		"SG":[("DDSLO_2",2)],
		},

    "paras":{
        "freq_pump":6.18,
        "power_pump":10,
        "volt_bias": 0.1
        }
	},

]
===
{
"channel_id":["ROI1","XY1","XY2","Z1","Z2","Zc"],
"q_id":["q1","q1","q2","q1","q2","qc"],
}
===
{
"qubit":["q1","q2"],
"coupler":["qc"]
}