read -sv run_verilog_mid/adder_32b_27_52_bda712c6a2e46311824dee9711abb11c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_27_52_bda712c6a2e46311824dee9711abb11c_yosys.v
