norm2_mac_muladd_4ns_4ns_4ns_8_4_1
norm2_flow_control_loop_pipe_sequential_init
norm2_mul_9s_45ns_52_1_0
norm2_mul_10s_36s_36_1_0
norm2_mul_23ns_23ns_45_1_0
norm2_mul_41ns_6ns_47_1_0
norm2_mul_43s_25s_67_1_0
norm2_mul_44ns_6ns_50_1_0
norm2_mul_25ns_6ns_31_1_0
norm2_mul_39ns_4ns_43_1_0
norm2_sparsemux_7_2_1_1_0
norm2_bitselect_1ns_23ns_32s_1_1_0
norm2_mul_18ns_18ns_36_1_0
norm2_sparsemux_19_8_32_1_0
norm2_mac_muladd_13s_12ns_16s_25_4_0
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
norm2_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_sparsemux_505_8_32_1_1
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_flow_control_loop_pipe_sequential_init
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fadd_32ns_32ns_32_4_full_dsp_1
norm2_fdiv_32ns_32ns_32_9_no_dsp_1
norm2_fptrunc_64ns_32_2_no_dsp_1
norm2_fpext_32ns_64_2_no_dsp_1
norm2_dadd_64ns_64ns_64_5_full_dsp_1
norm2_dmul_64ns_64ns_64_5_max_dsp_1
norm2_inp_image_RAM_AUTO_1R1W
norm2_gmem0_m_axi
norm2_control_s_axi
norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
pow_generic_float_s
norm2_Pipeline_L2_L3
norm2_Pipeline_L5_L6
norm2_Pipeline_L8_L9_L10
norm2_Pipeline_L12_L13
norm2_Pipeline_L15_L16
norm2
