<stg><name>crc24a_Pipeline_VITIS_LOOP_53_5</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %startIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="startIdx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %mux_case_3146316811852_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_3146316811852_reload

]]></Node>
<StgValue><ssdm name="mux_case_3146316811852_reload_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %lhs_V_13_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_13_reload

]]></Node>
<StgValue><ssdm name="lhs_V_13_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %lhs_V_12_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_12_reload

]]></Node>
<StgValue><ssdm name="lhs_V_12_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %mux_case_2814871843_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2814871843_reload

]]></Node>
<StgValue><ssdm name="mux_case_2814871843_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %lhs_V_11_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_11_reload

]]></Node>
<StgValue><ssdm name="lhs_V_11_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %lhs_V_10_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_10_reload

]]></Node>
<StgValue><ssdm name="lhs_V_10_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %lhs_V_9_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_9_reload

]]></Node>
<StgValue><ssdm name="lhs_V_9_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %lhs_V_8_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_8_reload

]]></Node>
<StgValue><ssdm name="lhs_V_8_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %lhs_V_7_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_7_reload

]]></Node>
<StgValue><ssdm name="lhs_V_7_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %mux_case_2210971825_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2210971825_reload

]]></Node>
<StgValue><ssdm name="mux_case_2210971825_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %mux_case_2110021822_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2110021822_reload

]]></Node>
<StgValue><ssdm name="mux_case_2110021822_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %lhs_V_6_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_6_reload

]]></Node>
<StgValue><ssdm name="lhs_V_6_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %lhs_V_5_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_5_reload

]]></Node>
<StgValue><ssdm name="lhs_V_5_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %mux_case_189031813_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_189031813_reload

]]></Node>
<StgValue><ssdm name="mux_case_189031813_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %mux_case_178081810_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_178081810_reload

]]></Node>
<StgValue><ssdm name="mux_case_178081810_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %lhs_V_4_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_4_reload

]]></Node>
<StgValue><ssdm name="lhs_V_4_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %mux_case_158061804_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_158061804_reload

]]></Node>
<StgValue><ssdm name="mux_case_158061804_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %mux_case_147111801_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_147111801_reload

]]></Node>
<StgValue><ssdm name="mux_case_147111801_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %lhs_V_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_3_reload

]]></Node>
<StgValue><ssdm name="lhs_V_3_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %lhs_V_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_2_reload

]]></Node>
<StgValue><ssdm name="lhs_V_2_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:21 %mux_case_116121792_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_116121792_reload

]]></Node>
<StgValue><ssdm name="mux_case_116121792_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %mux_case_106111789_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_106111789_reload

]]></Node>
<StgValue><ssdm name="mux_case_106111789_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:23 %mux_case_96101786_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_96101786_reload

]]></Node>
<StgValue><ssdm name="mux_case_96101786_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:24 %mux_case_85171783_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_85171783_reload

]]></Node>
<StgValue><ssdm name="mux_case_85171783_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %lhs_V_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_1_reload

]]></Node>
<StgValue><ssdm name="lhs_V_1_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:26 %conv3_i_66181777_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_66181777_reload

]]></Node>
<StgValue><ssdm name="conv3_i_66181777_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %conv3_i_15771774_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15771774_reload

]]></Node>
<StgValue><ssdm name="conv3_i_15771774_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:28 %conv3_i_15631771_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15631771_reload

]]></Node>
<StgValue><ssdm name="conv3_i_15631771_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %conv3_i_15491768_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15491768_reload

]]></Node>
<StgValue><ssdm name="conv3_i_15491768_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:30 %conv3_i_15351765_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15351765_reload

]]></Node>
<StgValue><ssdm name="conv3_i_15351765_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %conv3_i_15211762_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15211762_reload

]]></Node>
<StgValue><ssdm name="conv3_i_15211762_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:32 %mux_case_01759_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_01759_reload

]]></Node>
<StgValue><ssdm name="mux_case_01759_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i6 0, i6 %startIdx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
while.cond:0 %startIdx_1 = load i6 %startIdx

]]></Node>
<StgValue><ssdm name="startIdx_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="6">
<![CDATA[
while.cond:1 %trunc_ln53 = trunc i6 %startIdx_1

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.cond:2 %icmp_ln53 = icmp_eq  i6 %startIdx_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.cond:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.cond:4 %add_ln55 = add i6 %startIdx_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:5 %br_ln53 = br i1 %icmp_ln53, void %land.rhs, void %while.cond.while.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
land.rhs:0 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs:1 %specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln1788"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5">
<![CDATA[
land.rhs:2 %tmp = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %mux_case_01759_reload_read, i1 %conv3_i_15211762_reload_read, i1 %conv3_i_15351765_reload_read, i1 %conv3_i_15491768_reload_read, i1 %conv3_i_15631771_reload_read, i1 %conv3_i_15771774_reload_read, i1 %conv3_i_66181777_reload_read, i1 %lhs_V_1_reload_read, i1 %mux_case_85171783_reload_read, i1 %mux_case_96101786_reload_read, i1 %mux_case_106111789_reload_read, i1 %mux_case_116121792_reload_read, i1 %lhs_V_2_reload_read, i1 %lhs_V_3_reload_read, i1 %mux_case_147111801_reload_read, i1 %mux_case_158061804_reload_read, i1 %lhs_V_4_reload_read, i1 %mux_case_178081810_reload_read, i1 %mux_case_189031813_reload_read, i1 %lhs_V_5_reload_read, i1 %lhs_V_6_reload_read, i1 %mux_case_2110021822_reload_read, i1 %mux_case_2210971825_reload_read, i1 %lhs_V_7_reload_read, i1 %lhs_V_8_reload_read, i1 %lhs_V_9_reload_read, i1 %lhs_V_10_reload_read, i1 %lhs_V_11_reload_read, i1 %mux_case_2814871843_reload_read, i1 %lhs_V_12_reload_read, i1 %lhs_V_13_reload_read, i1 %mux_case_3146316811852_reload_read, i5 %trunc_ln53

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs:3 %br_ln53 = br i1 %tmp, void %while.body, void %land.rhs.while.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body:0 %store_ln53 = store i6 %add_ln55, i6 %startIdx

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
while.body:1 %br_ln53 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
land.rhs.while.end_crit_edge.exitStub:0 %write_ln53 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %trunc_ln53

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
land.rhs.while.end_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln53_out, i1 0

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.while.end_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
while.cond.while.end_crit_edge.exitStub:0 %write_ln53 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %trunc_ln53

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
while.cond.while.end_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln53_out, i1 1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
while.cond.while.end_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %while.cond.while.end_crit_edge.exitStub, i1 0, void %land.rhs.while.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
