// Seed: 1045438890
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4;
  uwire id_5, id_6;
  assign id_6 = {1, -1, -1, id_5, id_3 + -1, id_6, id_5};
  wire id_7;
  ;
  assign id_4 = id_5;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri id_7,
    output wand id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri0 id_17,
    input tri1 id_18
);
  wire [-1 'b0 ||  1 'd0 : 1 'h0] id_20;
  assign id_8 = -1;
  module_0 modCall_1 (id_20);
  assign modCall_1.id_6 = 0;
  wire id_21;
  ;
  logic id_22;
  bit id_23, id_24;
  always_latch if (1'b0) id_23 <= -1'b0;
endmodule
