{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733079778347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733079778347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 00:32:58 2024 " "Processing started: Mon Dec 02 00:32:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733079778347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079778347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079778347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733079778895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733079778895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_9_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se_9_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE_9_To_16-str " "Found design unit 1: SE_9_To_16-str" {  } { { "SE_9_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_9_To_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE_9_To_16 " "Found entity 1: SE_9_To_16" {  } { { "SE_9_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_9_To_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_6_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se_6_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE_6_To_16-str " "Found design unit 1: SE_6_To_16-str" {  } { { "SE_6_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_6_To_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE_6_To_16 " "Found entity 1: SE_6_To_16" {  } { { "SE_6_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_6_To_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-str " "Found design unit 1: register_file-str" {  } { { "Register_File.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_File.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preprocessing-behav " "Found design unit 1: preprocessing-behav" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/preprocessing.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""} { "Info" "ISGN_ENTITY_NAME" "1 preprocessing " "Found entity 1: preprocessing" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/preprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file postprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 postprocessing-behav " "Found design unit 1: postprocessing-behav" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/postprocessing.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""} { "Info" "ISGN_ENTITY_NAME" "1 postprocessing " "Found entity 1: postprocessing" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/postprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register-ha " "Found design unit 1: pipo_register-ha" {  } { { "PIPO_Register.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register " "Found entity 1: pipo_register" {  } { { "PIPO_Register.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-str " "Found design unit 1: OR_16-str" {  } { { "Or_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Or_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "Or_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Or_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_64b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_64b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_64b-str " "Found design unit 1: Memory_64b-str" {  } { { "memory_64b.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/memory_64b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_64b " "Found entity 1: Memory_64b" {  } { { "memory_64b.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/memory_64b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_node-struct " "Found design unit 1: kogge_stone_node-struct" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone_node.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_node " "Found entity 1: kogge_stone_node" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone_node.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_adder_subtractor-str " "Found design unit 1: kogge_stone_adder_subtractor-str" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Kogge_stone_adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_adder_subtractor " "Found entity 1: kogge_stone_adder_subtractor" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Kogge_stone_adder_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-behav " "Found design unit 1: kogge_stone-behav" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imp_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imp_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMP_16-str " "Found design unit 1: IMP_16-str" {  } { { "Imp_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Imp_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMP_16 " "Found entity 1: IMP_16" {  } { { "Imp_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Imp_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-struct " "Found design unit 1: Full_Adder-struct" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Full_Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Eight_Bit_Left_Shifter-str " "Found design unit 1: Eight_Bit_Left_Shifter-str" {  } { { "Eight_Bit_Left_Shifter.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Eight_Bit_Left_Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Eight_Bit_Left_Shifter " "Found entity 1: Eight_Bit_Left_Shifter" {  } { { "Eight_Bit_Left_Shifter.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Eight_Bit_Left_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-beh " "Found design unit 1: d_ff-beh" {  } { { "D_Flip_Flop.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/D_Flip_Flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "D_Flip_Flop.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier_Node-struct1 " "Found design unit 1: Array_Multiplier_Node-struct1" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier_Node.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier_Node " "Found entity 1: Array_Multiplier_Node" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier_Node.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier-Struct2 " "Found design unit 1: Array_Multiplier-Struct2" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier " "Found entity 1: Array_Multiplier" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-str " "Found design unit 1: AND_16-str" {  } { { "And_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/And_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "And_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/And_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32x1_16bit-beh " "Found design unit 1: mux_32x1_16bit-beh" {  } { { "32_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_16bit " "Found entity 1: mux_32x1_16bit" {  } { { "32_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_demux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_demux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_32x1_16bit-beh " "Found design unit 1: demux_32x1_16bit-beh" {  } { { "32_X_1_Demux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Demux_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_32x1_16bit " "Found entity 1: demux_32x1_16bit" {  } { { "32_X_1_Demux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Demux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_16bit-beh " "Found design unit 1: mux_8x1_16bit-beh" {  } { { "8_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Mux_16_Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_16bit " "Found entity 1: mux_8x1_16bit" {  } { { "8_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Mux_16_Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_x_1_demux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_x_1_demux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8x1_16bit-beh " "Found design unit 1: demux_8x1_16bit-beh" {  } { { "8_X_1_Demux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Demux_16_Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_8x1_16bit " "Found entity 1: demux_8x1_16bit" {  } { { "8_X_1_Demux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Demux_16_Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-beh " "Found design unit 1: mux_2x1-beh" {  } { { "2_X_1_Mux.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "2_X_1_Mux.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register_memory-ha " "Found design unit 1: pipo_register_memory-ha" {  } { { "PIPO_Register_Memory.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register_Memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register_memory " "Found entity 1: pipo_register_memory" {  } { { "PIPO_Register_Memory.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register_Memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788448 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"RF_A3\";  expecting \";\", or \"severity\" CPU.vhd(190) " "VHDL syntax error at CPU.vhd(190) near text \"RF_A3\";  expecting \";\", or \"severity\"" {  } { { "CPU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 190 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_testbench-behav " "Found design unit 1: CPU_testbench-behav" {  } { { "CPU_testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "CPU_testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behav " "Found design unit 1: top_level-behav" {  } { { "top_level.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_16bit-beh " "Found design unit 1: mux_2x1_16bit-beh" {  } { { "2_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux_16_Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_16bit " "Found entity 1: mux_2x1_16bit" {  } { { "2_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux_16_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733079788448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733079788604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 00:33:08 2024 " "Processing ended: Mon Dec 02 00:33:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733079788604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733079788604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733079788604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733079788604 ""}
