#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000202bb5eafe0 .scope module, "cpu_top" "cpu_top" 2 17;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "phi0";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rdy";
    .port_info 3 /INPUT 1 "irq_n";
    .port_info 4 /INPUT 1 "NMI_n";
    .port_info 5 /INPUT 1 "overflow_set_n";
    .port_info 6 /OUTPUT 1 "phi1";
    .port_info 7 /OUTPUT 1 "phi2";
    .port_info 8 /OUTPUT 1 "sync";
    .port_info 9 /OUTPUT 1 "R_W_n";
    .port_info 10 /INOUT 8 "D";
    .port_info 11 /INOUT 16 "A";
L_00000202bb5f0da0 .functor BUFZ 16, v00000202bb6531e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000202bb5f07f0 .functor BUFZ 8, v00000202bb65d540_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000202bb5f0860 .functor BUFZ 8, L_00000202bb5f07f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000202bb5f09b0 .functor BUFZ 8, v00000202bb5d10f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000202bb65d9a0_0 .net "A", 15 0, L_00000202bb5f0da0;  1 drivers
v00000202bb65e120_0 .net "D", 7 0, L_00000202bb5f07f0;  1 drivers
o00000202bb604288 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb65e6c0_0 .net "NMI_n", 0 0, o00000202bb604288;  0 drivers
v00000202bb65ebc0_0 .net "R_W_n", 0 0, L_00000202bb6755f0;  1 drivers
v00000202bb65ed00_0 .net *"_ivl_26", 0 0, L_00000202bb675c30;  1 drivers
L_00000202bb679008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000202bb65eda0_0 .net/2u *"_ivl_28", 0 0, L_00000202bb679008;  1 drivers
L_00000202bb679050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000202bb65d180_0 .net/2u *"_ivl_30", 0 0, L_00000202bb679050;  1 drivers
v00000202bb65d220_0 .net *"_ivl_32", 0 0, L_00000202bb676090;  1 drivers
v00000202bb65d2c0_0 .net *"_ivl_34", 0 0, L_00000202bb676310;  1 drivers
v00000202bb65d360_0 .net *"_ivl_7", 0 0, L_00000202bb676c70;  1 drivers
v00000202bb65f410_0 .net "addr", 15 0, v00000202bb6531e0_0;  1 drivers
o00000202bb602908 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb660310_0 .net "carry_in", 0 0, o00000202bb602908;  0 drivers
v00000202bb65f4b0_0 .net "carry_out", 0 0, v00000202bb5c5870_0;  1 drivers
v00000202bb65f870_0 .net "d_from_fetch", 7 0, v00000202bb6522e0_0;  1 drivers
v00000202bb660950_0 .net "d_from_mem", 7 0, L_00000202bb5f0860;  1 drivers
RS_00000202bb603478 .resolv tri, v00000202bb65ea80_0, v00000202bb65dc20_0;
v00000202bb660130_0 .net8 "d_to_fetch", 7 0, RS_00000202bb603478;  2 drivers
v00000202bb65fc30_0 .net "d_to_mem", 7 0, v00000202bb65d540_0;  1 drivers
v00000202bb65fcd0_0 .net "fetch_selector", 2 0, v00000202bb653280_0;  1 drivers
v00000202bb65f190_0 .net "get_next", 0 0, v00000202bb652f60_0;  1 drivers
RS_00000202bb601d38 .resolv tri, v00000202bb5c66d0_0, v00000202bb652b00_0, v00000202bb65db80_0;
v00000202bb65fd70_0 .net8 "iADD", 7 0, RS_00000202bb601d38;  3 drivers
v00000202bb65fff0_0 .net "iPC", 7 0, L_00000202bb675230;  1 drivers
o00000202bb602128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000202bb65fe10_0 .net "iSP", 7 0, o00000202bb602128;  0 drivers
o00000202bb602308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000202bb660590_0 .net "iSTATUS", 7 0, o00000202bb602308;  0 drivers
RS_00000202bb6024e8 .resolv tri, v00000202bb65e940_0, v00000202bb65d680_0;
v00000202bb65f5f0_0 .net8 "iX", 7 0, RS_00000202bb6024e8;  2 drivers
RS_00000202bb6026c8 .resolv tri, v00000202bb65e9e0_0, v00000202bb65d720_0;
v00000202bb65f230_0 .net8 "iY", 7 0, RS_00000202bb6026c8;  2 drivers
v00000202bb660090_0 .net "ialu_a", 7 0, v00000202bb65e800_0;  1 drivers
v00000202bb660450_0 .net "ialu_b", 7 0, v00000202bb65d400_0;  1 drivers
v00000202bb65f910_0 .net "imm", 7 0, v00000202bb653000_0;  1 drivers
v00000202bb65fb90_0 .net "instruction", 7 0, v00000202bb653b40_0;  1 drivers
v00000202bb65feb0_0 .net "instruction_ready", 0 0, v00000202bb6521a0_0;  1 drivers
o00000202bb604408 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb65ff50_0 .net "irq_n", 0 0, o00000202bb604408;  0 drivers
v00000202bb6604f0_0 .net "oADD", 7 0, v00000202bb5d12d0_0;  1 drivers
v00000202bb660810_0 .net "oPC", 7 0, v00000202bb5d10f0_0;  1 drivers
v00000202bb6609f0_0 .net "oSP", 7 0, v00000202bb5d1190_0;  1 drivers
v00000202bb6606d0_0 .net "oSTATUS", 7 0, v00000202bb5d0d30_0;  1 drivers
v00000202bb65f9b0_0 .net "oX", 7 0, v00000202bb5d1870_0;  1 drivers
v00000202bb660e50_0 .net "oY", 7 0, v00000202bb5c5d70_0;  1 drivers
o00000202bb602998 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000202bb65fa50_0 .net "opp", 7 0, o00000202bb602998;  0 drivers
o00000202bb604438 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb660630_0 .net "overflow_set_n", 0 0, o00000202bb604438;  0 drivers
v00000202bb660770_0 .net "pc", 7 0, L_00000202bb5f09b0;  1 drivers
RS_00000202bb603568 .resolv tri, v00000202bb652560_0, v00000202bb652880_0, v00000202bb65e260_0;
v00000202bb660270_0 .net8 "pc_next", 7 0, RS_00000202bb603568;  3 drivers
o00000202bb602d88 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb6601d0_0 .net "phi0", 0 0, o00000202bb602d88;  0 drivers
o00000202bb604468 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb6603b0_0 .net "phi1", 0 0, o00000202bb604468;  0 drivers
v00000202bb65f550_0 .net "phi1_int", 0 0, L_00000202bb5f0d30;  1 drivers
o00000202bb604498 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb6608b0_0 .net "phi2", 0 0, o00000202bb604498;  0 drivers
v00000202bb660a90_0 .net "phi2_int", 0 0, L_00000202bb5f0c50;  1 drivers
o00000202bb6044c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb660b30_0 .net "rdy", 0 0, o00000202bb6044c8;  0 drivers
v00000202bb65faf0_0 .net "reg_connect_0", 7 0, v00000202bb65dea0_0;  1 drivers
v00000202bb660bd0_0 .net "reg_connect_1", 7 0, v00000202bb65eb20_0;  1 drivers
o00000202bb601d98 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb65f690_0 .net "reset_n", 0 0, o00000202bb601d98;  0 drivers
v00000202bb65f2d0_0 .net "source_selector_0", 2 0, v00000202bb653780_0;  1 drivers
v00000202bb660c70_0 .var "source_selector_01", 2 0;
v00000202bb660d10_0 .net "source_selector_1", 2 0, v00000202bb6533c0_0;  1 drivers
o00000202bb6044f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb660db0_0 .net "sync", 0 0, o00000202bb6044f8;  0 drivers
v00000202bb65efb0_0 .net "target_selector_0", 2 0, v00000202bb651f20_0;  1 drivers
v00000202bb65f050_0 .var "target_selector_01", 2 0;
v00000202bb65f0f0_0 .net "target_selector_1", 2 0, v00000202bb653640_0;  1 drivers
RS_00000202bb603178 .resolv tri, v00000202bb653320_0, L_00000202bb676b30;
v00000202bb65f730_0 .net8 "we", 6 0, RS_00000202bb603178;  2 drivers
RS_00000202bb601df8 .resolv tri, v00000202bb652060_0, L_00000202bb675eb0;
v00000202bb65f370_0 .net8 "we_add", 0 0, RS_00000202bb601df8;  2 drivers
v00000202bb65f7d0_0 .net "we_pc", 0 0, L_00000202bb675690;  1 drivers
v00000202bb661ce0_0 .net "we_sp", 0 0, L_00000202bb676630;  1 drivers
v00000202bb6628c0_0 .net "we_stat", 0 0, L_00000202bb675e10;  1 drivers
v00000202bb6617e0_0 .net "we_x", 0 0, L_00000202bb676770;  1 drivers
v00000202bb661920_0 .net "we_y", 0 0, L_00000202bb675d70;  1 drivers
L_00000202bb676c70 .part RS_00000202bb603178, 6, 1;
L_00000202bb6755f0 .reduce/nor L_00000202bb676c70;
L_00000202bb675690 .part RS_00000202bb603178, 0, 1;
L_00000202bb676630 .part RS_00000202bb603178, 1, 1;
L_00000202bb675eb0 .part RS_00000202bb603178, 2, 1;
L_00000202bb676770 .part RS_00000202bb603178, 3, 1;
L_00000202bb675d70 .part RS_00000202bb603178, 4, 1;
L_00000202bb675e10 .part RS_00000202bb603178, 5, 1;
L_00000202bb676b30 .part/pv L_00000202bb676090, 0, 1, 7;
L_00000202bb675c30 .cmp/ne 8, L_00000202bb5f09b0, RS_00000202bb603568;
L_00000202bb676090 .functor MUXZ 1, L_00000202bb679050, L_00000202bb679008, L_00000202bb675c30, C4<>;
L_00000202bb676310 .cmp/ne 8, L_00000202bb5f09b0, RS_00000202bb603568;
L_00000202bb675230 .functor MUXZ 8, L_00000202bb5f09b0, RS_00000202bb603568, L_00000202bb676310, C4<>;
S_00000202bb5eb340 .scope module, "ADD" "register" 2 132, 3 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e0240 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb5d2310_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb5d1eb0_0 .net8 "din", 7 0, RS_00000202bb601d38;  alias, 3 drivers
v00000202bb5d12d0_0 .var "dout", 7 0;
v00000202bb5d0e70_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
o00000202bb601dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb5d2090_0 .net "valid", 0 0, o00000202bb601dc8;  0 drivers
v00000202bb5d2630_0 .net8 "we", 0 0, RS_00000202bb601df8;  alias, 2 drivers
E_00000202bb5e0940 .event posedge, v00000202bb5d2310_0;
S_00000202bb5fd9b0 .scope module, "PC" "register" 2 130, 3 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e0900 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb5d1d70_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb5d2450_0 .net "din", 7 0, L_00000202bb675230;  alias, 1 drivers
v00000202bb5d10f0_0 .var "dout", 7 0;
v00000202bb5d0bf0_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
o00000202bb601fa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb5d0fb0_0 .net "valid", 0 0, o00000202bb601fa8;  0 drivers
v00000202bb5d24f0_0 .net "we", 0 0, L_00000202bb675690;  alias, 1 drivers
S_00000202bb5fdb40 .scope module, "SP" "register" 2 131, 3 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e1580 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb5d15f0_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb5d26d0_0 .net "din", 7 0, o00000202bb602128;  alias, 0 drivers
v00000202bb5d1190_0 .var "dout", 7 0;
v00000202bb5d2590_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
o00000202bb602188 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb5d1370_0 .net "valid", 0 0, o00000202bb602188;  0 drivers
v00000202bb5d1cd0_0 .net "we", 0 0, L_00000202bb676630;  alias, 1 drivers
S_00000202bb496a00 .scope module, "STAT" "register" 2 135, 3 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e2e80 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb5d1690_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb5d0970_0 .net "din", 7 0, o00000202bb602308;  alias, 0 drivers
v00000202bb5d0d30_0 .var "dout", 7 0;
v00000202bb5d1730_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
o00000202bb602368 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb5d1ff0_0 .net "valid", 0 0, o00000202bb602368;  0 drivers
v00000202bb5d17d0_0 .net "we", 0 0, L_00000202bb675e10;  alias, 1 drivers
S_00000202bb496b90 .scope module, "X" "register" 2 133, 3 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e3a40 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb5d1410_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb5d0c90_0 .net8 "din", 7 0, RS_00000202bb6024e8;  alias, 2 drivers
v00000202bb5d1870_0 .var "dout", 7 0;
v00000202bb5d0a10_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
o00000202bb602548 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb5d0ab0_0 .net "valid", 0 0, o00000202bb602548;  0 drivers
v00000202bb5d1a50_0 .net "we", 0 0, L_00000202bb676770;  alias, 1 drivers
S_00000202bb46e220 .scope module, "Y" "register" 2 134, 3 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e3b80 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb5d1b90_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb5c5b90_0 .net8 "din", 7 0, RS_00000202bb6026c8;  alias, 2 drivers
v00000202bb5c5d70_0 .var "dout", 7 0;
v00000202bb5c6590_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
o00000202bb602728 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb5c6450_0 .net "valid", 0 0, o00000202bb602728;  0 drivers
v00000202bb5c6310_0 .net "we", 0 0, L_00000202bb675d70;  alias, 1 drivers
S_00000202bb46e3b0 .scope module, "alu" "ALU" 2 144, 4 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "phi1";
    .port_info 1 /INPUT 1 "phi2";
    .port_info 2 /INPUT 1 "reset_n";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "func";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 1 "dec_mode";
    .port_info 8 /OUTPUT 8 "add";
    .port_info 9 /OUTPUT 8 "status";
    .port_info 10 /OUTPUT 1 "wout";
    .port_info 11 /OUTPUT 1 "wout_status";
    .port_info 12 /OUTPUT 1 "overflow";
    .port_info 13 /OUTPUT 1 "carry_out";
    .port_info 14 /OUTPUT 1 "half_carry";
v00000202bb5c5f50_0 .net "a", 7 0, v00000202bb65e800_0;  alias, 1 drivers
v00000202bb5c66d0_0 .var "add", 7 0;
v00000202bb5c63b0_0 .net "b", 7 0, v00000202bb65d400_0;  alias, 1 drivers
v00000202bb5c61d0_0 .net "carry_in", 0 0, o00000202bb602908;  alias, 0 drivers
v00000202bb5c5870_0 .var "carry_out", 0 0;
o00000202bb602968 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb6530a0_0 .net "dec_mode", 0 0, o00000202bb602968;  0 drivers
v00000202bb652c40_0 .net "func", 7 0, o00000202bb602998;  alias, 0 drivers
o00000202bb6029c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb6526a0_0 .net "half_carry", 0 0, o00000202bb6029c8;  0 drivers
o00000202bb6029f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb653a00_0 .net "overflow", 0 0, o00000202bb6029f8;  0 drivers
v00000202bb653140_0 .net "phi1", 0 0, L_00000202bb5f0d30;  alias, 1 drivers
v00000202bb652e20_0 .net "phi2", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb652d80_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
v00000202bb653c80_0 .var "status", 7 0;
v00000202bb652060_0 .var "wout", 0 0;
v00000202bb652ec0_0 .var "wout_status", 0 0;
E_00000202bb5e3340 .event posedge, v00000202bb653140_0;
S_00000202bb653da0 .scope module, "clk_mod" "clock_module" 2 138, 5 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "phi0";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "phi1";
    .port_info 3 /OUTPUT 1 "phi2";
L_00000202bb5f0c50 .functor BUFZ 1, o00000202bb602d88, C4<0>, C4<0>, C4<0>;
L_00000202bb5f0d30 .functor NOT 1, o00000202bb602d88, C4<0>, C4<0>, C4<0>;
v00000202bb653820_0 .net "phi0", 0 0, o00000202bb602d88;  alias, 0 drivers
v00000202bb651de0_0 .net "phi1", 0 0, L_00000202bb5f0d30;  alias, 1 drivers
v00000202bb652ce0_0 .net "phi2", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
o00000202bb602db8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb652920_0 .net "reset_n", 0 0, o00000202bb602db8;  0 drivers
S_00000202bb463b90 .scope module, "decode" "decoder" 2 108, 6 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "instruction_in";
    .port_info 3 /OUTPUT 8 "opp";
    .port_info 4 /OUTPUT 7 "we";
    .port_info 5 /OUTPUT 3 "source_selector_0";
    .port_info 6 /OUTPUT 3 "target_selector_0";
    .port_info 7 /OUTPUT 3 "source_selector_1";
    .port_info 8 /OUTPUT 3 "target_selector_1";
    .port_info 9 /OUTPUT 8 "imm_addr";
    .port_info 10 /INPUT 1 "instruction_ready";
    .port_info 11 /OUTPUT 16 "addr";
    .port_info 12 /OUTPUT 1 "get_next";
P_00000202bb48ece0 .param/l "ADDR_WIDTH" 0 6 14, +C4<00000000000000000000000000010000>;
P_00000202bb48ed18 .param/l "OPP_WIDTH" 0 6 15, +C4<00000000000000000000000000001000>;
P_00000202bb48ed50 .param/l "REG_WIDTH" 0 6 13, +C4<00000000000000000000000000001000>;
v00000202bb652420_0 .var "add_mode", 2 0;
v00000202bb652a60_0 .var "addr", 15 0;
v00000202bb653960_0 .net "clk", 0 0, L_00000202bb5f0d30;  alias, 1 drivers
v00000202bb653be0_0 .var "fetch_counter", 3 0;
v00000202bb6529c0_0 .var "fetch_target", 3 0;
v00000202bb652f60_0 .var "get_next", 0 0;
v00000202bb653000_0 .var "imm_addr", 7 0;
v00000202bb651e80_0 .var "instruction", 7 0;
v00000202bb652380_0 .net "instruction_in", 7 0, v00000202bb653b40_0;  alias, 1 drivers
v00000202bb6524c0_0 .net "instruction_ready", 0 0, v00000202bb6521a0_0;  alias, 1 drivers
v00000202bb653aa0_0 .var "opp", 7 0;
v00000202bb652ba0_0 .var "opp_code", 4 0;
v00000202bb6538c0_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
v00000202bb653780_0 .var "source_selector_0", 2 0;
v00000202bb6533c0_0 .var "source_selector_1", 2 0;
v00000202bb651f20_0 .var "target_selector_0", 2 0;
v00000202bb653640_0 .var "target_selector_1", 2 0;
v00000202bb653320_0 .var "we", 6 0;
S_00000202bb463d20 .scope module, "fetch" "fetcher" 2 94, 7 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "get_next";
    .port_info 3 /INPUT 8 "pc";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "instruction_out";
    .port_info 6 /OUTPUT 8 "pc_next";
    .port_info 7 /OUTPUT 16 "addr";
    .port_info 8 /OUTPUT 1 "instruction_ready";
    .port_info 9 /OUTPUT 8 "reg_out";
    .port_info 10 /OUTPUT 3 "fetch_source_selector";
P_00000202bb48ea20 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000010000>;
P_00000202bb48ea58 .param/l "OPP_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
P_00000202bb48ea90 .param/l "REG_WIDTH" 0 7 14, +C4<00000000000000000000000000001000>;
v00000202bb6527e0_0 .var "add_mode", 2 0;
v00000202bb6531e0_0 .var "addr", 15 0;
v00000202bb652100_0 .net "clk", 0 0, L_00000202bb5f0d30;  alias, 1 drivers
v00000202bb653500_0 .net8 "data_in", 7 0, RS_00000202bb603478;  alias, 2 drivers
v00000202bb651fc0_0 .var "fetch_counter", 2 0;
v00000202bb653280_0 .var "fetch_source_selector", 2 0;
v00000202bb653460_0 .net "get_next", 0 0, v00000202bb652f60_0;  alias, 1 drivers
v00000202bb6535a0_0 .var "instruction", 7 0;
v00000202bb653b40_0 .var "instruction_out", 7 0;
v00000202bb6521a0_0 .var "instruction_ready", 0 0;
v00000202bb652240_0 .net "pc", 7 0, L_00000202bb5f09b0;  alias, 1 drivers
v00000202bb652560_0 .var "pc_next", 7 0;
v00000202bb6522e0_0 .var "reg_out", 7 0;
v00000202bb6536e0_0 .net "reset_n", 0 0, o00000202bb601d98;  alias, 0 drivers
S_00000202bb45e8f0 .scope module, "reg_fan0" "fan138" 2 124, 8 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
    .port_info 5 /OUTPUT 8 "out3";
    .port_info 6 /OUTPUT 8 "out4";
    .port_info 7 /OUTPUT 8 "out5";
    .port_info 8 /OUTPUT 8 "out6";
    .port_info 9 /OUTPUT 8 "out7";
    .port_info 10 /INPUT 3 "selector";
P_00000202bb5e2ec0 .param/l "SIGNAL_WIDTH" 0 8 11, +C4<00000000000000000000000000001000>;
v00000202bb652600_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb652740_0 .net "in", 7 0, v00000202bb65dea0_0;  alias, 1 drivers
v00000202bb652880_0 .var "out0", 7 0;
v00000202bb652b00_0 .var "out1", 7 0;
v00000202bb65e940_0 .var "out2", 7 0;
v00000202bb65e9e0_0 .var "out3", 7 0;
v00000202bb65e300_0 .var "out4", 7 0;
v00000202bb65d540_0 .var "out5", 7 0;
v00000202bb65e800_0 .var "out6", 7 0;
v00000202bb65ea80_0 .var "out7", 7 0;
v00000202bb65de00_0 .net "selector", 2 0, v00000202bb65f050_0;  1 drivers
S_00000202bb45ea80 .scope module, "reg_fan1" "fan138" 2 127, 8 8 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
    .port_info 5 /OUTPUT 8 "out3";
    .port_info 6 /OUTPUT 8 "out4";
    .port_info 7 /OUTPUT 8 "out5";
    .port_info 8 /OUTPUT 8 "out6";
    .port_info 9 /OUTPUT 8 "out7";
    .port_info 10 /INPUT 3 "selector";
P_00000202bb5e3600 .param/l "SIGNAL_WIDTH" 0 8 11, +C4<00000000000000000000000000001000>;
v00000202bb65d5e0_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb65d4a0_0 .net "in", 7 0, v00000202bb65eb20_0;  alias, 1 drivers
v00000202bb65e260_0 .var "out0", 7 0;
v00000202bb65db80_0 .var "out1", 7 0;
v00000202bb65d680_0 .var "out2", 7 0;
v00000202bb65d720_0 .var "out3", 7 0;
v00000202bb65da40_0 .var "out4", 7 0;
v00000202bb65ec60_0 .var "out5", 7 0;
v00000202bb65d400_0 .var "out6", 7 0;
v00000202bb65dc20_0 .var "out7", 7 0;
v00000202bb65dfe0_0 .net "selector", 2 0, v00000202bb653640_0;  alias, 1 drivers
S_00000202bb46a4f0 .scope module, "reg_mux0" "mux831" 2 123, 9 9 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in0";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 8 "in3";
    .port_info 5 /INPUT 8 "in4";
    .port_info 6 /INPUT 8 "in5";
    .port_info 7 /INPUT 8 "in6";
    .port_info 8 /INPUT 8 "in7";
    .port_info 9 /INPUT 3 "selector";
    .port_info 10 /OUTPUT 8 "out";
P_00000202bb5e3bc0 .param/l "SIGNAL_WIDTH" 0 9 12, +C4<00000000000000000000000000001000>;
v00000202bb65dcc0_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb65e3a0_0 .net "in0", 7 0, v00000202bb5d10f0_0;  alias, 1 drivers
v00000202bb65dae0_0 .net "in1", 7 0, v00000202bb5d12d0_0;  alias, 1 drivers
v00000202bb65d7c0_0 .net "in2", 7 0, v00000202bb5d1870_0;  alias, 1 drivers
v00000202bb65d860_0 .net "in3", 7 0, v00000202bb5c5d70_0;  alias, 1 drivers
v00000202bb65e760_0 .net "in4", 7 0, v00000202bb653000_0;  alias, 1 drivers
v00000202bb65e4e0_0 .net "in5", 7 0, L_00000202bb5f0860;  alias, 1 drivers
L_00000202bb679098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000202bb65cfa0_0 .net "in6", 7 0, L_00000202bb679098;  1 drivers
v00000202bb65dd60_0 .net "in7", 7 0, v00000202bb6522e0_0;  alias, 1 drivers
v00000202bb65dea0_0 .var "out", 7 0;
v00000202bb65df40_0 .net "selector", 2 0, v00000202bb660c70_0;  1 drivers
S_00000202bb46a680 .scope module, "reg_mux1" "mux831" 2 126, 9 9 0, S_00000202bb5eafe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in0";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 8 "in3";
    .port_info 5 /INPUT 8 "in4";
    .port_info 6 /INPUT 8 "in5";
    .port_info 7 /INPUT 8 "in6";
    .port_info 8 /INPUT 8 "in7";
    .port_info 9 /INPUT 3 "selector";
    .port_info 10 /OUTPUT 8 "out";
P_00000202bb5e3380 .param/l "SIGNAL_WIDTH" 0 9 12, +C4<00000000000000000000000000001000>;
v00000202bb65d900_0 .net "clk", 0 0, L_00000202bb5f0c50;  alias, 1 drivers
v00000202bb65e440_0 .net "in0", 7 0, v00000202bb5d10f0_0;  alias, 1 drivers
v00000202bb65ee40_0 .net "in1", 7 0, v00000202bb5d12d0_0;  alias, 1 drivers
v00000202bb65d0e0_0 .net "in2", 7 0, v00000202bb5d1870_0;  alias, 1 drivers
v00000202bb65e8a0_0 .net "in3", 7 0, v00000202bb5c5d70_0;  alias, 1 drivers
v00000202bb65e1c0_0 .net "in4", 7 0, v00000202bb653000_0;  alias, 1 drivers
v00000202bb65e580_0 .net "in5", 7 0, L_00000202bb5f0860;  alias, 1 drivers
L_00000202bb6790e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000202bb65e080_0 .net "in6", 7 0, L_00000202bb6790e0;  1 drivers
v00000202bb65e620_0 .net "in7", 7 0, v00000202bb6522e0_0;  alias, 1 drivers
v00000202bb65eb20_0 .var "out", 7 0;
v00000202bb65d040_0 .net "selector", 2 0, v00000202bb6533c0_0;  alias, 1 drivers
S_00000202bb5fe050 .scope module, "tb_iflow" "tb_iflow" 10 16;
 .timescale -9 -9;
L_00000202bb5f1430 .functor BUFZ 8, v00000202bb6623c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000202bb66a9b0_0 .net *"_ivl_14", 0 0, L_00000202bb6752d0;  1 drivers
v00000202bb66a870_0 .net *"_ivl_24", 0 0, L_00000202bb6768b0;  1 drivers
L_00000202bb679128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000202bb6696f0_0 .net/2u *"_ivl_26", 0 0, L_00000202bb679128;  1 drivers
L_00000202bb679170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000202bb669790_0 .net/2u *"_ivl_28", 0 0, L_00000202bb679170;  1 drivers
v00000202bb669830_0 .net *"_ivl_30", 0 0, L_00000202bb6761d0;  1 drivers
v00000202bb669bf0_0 .net *"_ivl_32", 0 0, L_00000202bb676130;  1 drivers
v00000202bb669c90_0 .net *"_ivl_40", 5 0, L_00000202bb676d10;  1 drivers
v00000202bb669e70_0 .net "addr", 15 0, L_00000202bb676810;  1 drivers
v00000202bb669f10_0 .var "addr_in", 15 0;
v00000202bb669fb0_0 .net "ask_next", 0 0, v00000202bb6616a0_0;  1 drivers
v00000202bb66a190_0 .net "d_from_fetch", 7 0, v00000202bb664ee0_0;  1 drivers
v00000202bb66a2d0_0 .net "d_from_mem", 7 0, L_00000202bb676ef0;  1 drivers
v00000202bb673990_0 .var "d_in", 7 0;
RS_00000202bb605a28 .resolv tri, v00000202bb66aaf0_0, v00000202bb66ac30_0;
v00000202bb674a70_0 .net8 "d_to_fetch", 7 0, RS_00000202bb605a28;  2 drivers
v00000202bb673df0_0 .net "d_to_mem", 7 0, v00000202bb66a230_0;  1 drivers
v00000202bb674b10_0 .net "d_to_mem1", 7 0, L_00000202bb676590;  1 drivers
v00000202bb673cb0_0 .net "fetch_selector", 2 0, v00000202bb665ac0_0;  1 drivers
v00000202bb674890_0 .net "fetcher_addr", 15 0, v00000202bb664940_0;  1 drivers
v00000202bb673030_0 .net "get_next", 0 0, L_00000202bb6772b0;  1 drivers
v00000202bb6730d0_0 .var "i", 31 0;
RS_00000202bb604798 .resolv tri, v00000202bb6648a0_0, v00000202bb66a5f0_0;
v00000202bb673b70_0 .net8 "iADD", 7 0, RS_00000202bb604798;  2 drivers
v00000202bb673350_0 .net "iPC", 7 0, L_00000202bb675730;  1 drivers
o00000202bb604b88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000202bb674750_0 .net "iSP", 7 0, o00000202bb604b88;  0 drivers
o00000202bb604d68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000202bb673fd0_0 .net "iSTATUS", 7 0, o00000202bb604d68;  0 drivers
RS_00000202bb604f48 .resolv tri, v00000202bb6649e0_0, v00000202bb669010_0;
v00000202bb674bb0_0 .net8 "iX", 7 0, RS_00000202bb604f48;  2 drivers
RS_00000202bb605128 .resolv tri, v00000202bb664bc0_0, v00000202bb66a0f0_0;
v00000202bb673d50_0 .net8 "iY", 7 0, RS_00000202bb605128;  2 drivers
v00000202bb6744d0_0 .net "ialu_a", 7 0, v00000202bb66a4b0_0;  1 drivers
v00000202bb673e90_0 .net "ialu_b", 7 0, v00000202bb66a910_0;  1 drivers
v00000202bb673c10_0 .net "imm", 7 0, v00000202bb6650c0_0;  1 drivers
v00000202bb674070_0 .net "instruction", 7 0, v00000202bb665660_0;  1 drivers
v00000202bb673a30_0 .net "instruction_ready", 0 0, v00000202bb664260_0;  1 drivers
v00000202bb673ad0_0 .var "manual_mem", 0 0;
v00000202bb673f30_0 .var "mem_write", 0 0;
v00000202bb673170_0 .net "oADD", 7 0, v00000202bb662640_0;  1 drivers
v00000202bb674d90_0 .net "oPC", 7 0, v00000202bb6623c0_0;  1 drivers
v00000202bb6737b0_0 .net "oSP", 7 0, v00000202bb661060_0;  1 drivers
v00000202bb674e30_0 .net "oSTATUS", 7 0, v00000202bb662500_0;  1 drivers
v00000202bb673670_0 .net "oX", 7 0, v00000202bb661e20_0;  1 drivers
v00000202bb6749d0_0 .net "oY", 7 0, v00000202bb662b40_0;  1 drivers
v00000202bb673710_0 .net "pc", 7 0, L_00000202bb5f1430;  1 drivers
RS_00000202bb605b48 .resolv tri, v00000202bb665340_0, v00000202bb6646c0_0, v00000202bb66aeb0_0;
v00000202bb674110_0 .net8 "pc_next", 7 0, RS_00000202bb605b48;  3 drivers
v00000202bb674c50_0 .var "phi0", 0 0;
v00000202bb6747f0_0 .net "phi1_int", 0 0, L_00000202bb5f0e10;  1 drivers
v00000202bb674390_0 .net "phi2_int", 0 0, L_00000202bb5f0e80;  1 drivers
v00000202bb6741b0_0 .net "reg_connect_0", 7 0, v00000202bb6698d0_0;  1 drivers
v00000202bb674ed0_0 .net "reg_connect_1", 7 0, v00000202bb66a410_0;  1 drivers
v00000202bb673850_0 .var "reset_n", 0 0;
v00000202bb673530_0 .var "seed", 31 0;
v00000202bb674250_0 .net "source_selector_0", 2 0, v00000202bb6655c0_0;  1 drivers
v00000202bb6742f0_0 .var "source_selector_01", 2 0;
v00000202bb674430_0 .net "source_selector_1", 2 0, v00000202bb6653e0_0;  1 drivers
v00000202bb674930_0 .net "target_selector_0", 2 0, v00000202bb665a20_0;  1 drivers
v00000202bb6738f0_0 .var "target_selector_01", 2 0;
v00000202bb674570_0 .net "target_selector_1", 2 0, v00000202bb663fe0_0;  1 drivers
v00000202bb674cf0_0 .var "trigger_program", 0 0;
RS_00000202bb606e68 .resolv tri, L_00000202bb675ff0, L_00000202bb677030;
v00000202bb674610_0 .net8 "we", 6 0, RS_00000202bb606e68;  2 drivers
v00000202bb6746b0_0 .net "we_add", 0 0, L_00000202bb6750f0;  1 drivers
v00000202bb6733f0_0 .net "we_dout", 0 0, L_00000202bb676db0;  1 drivers
v00000202bb673210_0 .net "we_pc", 0 0, L_00000202bb675050;  1 drivers
v00000202bb6732b0_0 .net "we_sp", 0 0, L_00000202bb676450;  1 drivers
v00000202bb673490_0 .net "we_stat", 0 0, L_00000202bb677170;  1 drivers
v00000202bb6735d0_0 .net "we_x", 0 0, L_00000202bb676bd0;  1 drivers
v00000202bb675a50_0 .net "we_y", 0 0, L_00000202bb675f50;  1 drivers
L_00000202bb675050 .part RS_00000202bb606e68, 0, 1;
L_00000202bb676450 .part RS_00000202bb606e68, 1, 1;
L_00000202bb6750f0 .part RS_00000202bb606e68, 2, 1;
L_00000202bb676bd0 .part RS_00000202bb606e68, 3, 1;
L_00000202bb675f50 .part RS_00000202bb606e68, 4, 1;
L_00000202bb677170 .part RS_00000202bb606e68, 5, 1;
L_00000202bb6752d0 .functor MUXZ 1, L_00000202bb676db0, v00000202bb673f30_0, v00000202bb673ad0_0, C4<>;
L_00000202bb676810 .functor MUXZ 16, v00000202bb664940_0, v00000202bb669f10_0, v00000202bb673ad0_0, C4<>;
L_00000202bb676590 .functor MUXZ 8, v00000202bb66a230_0, v00000202bb673990_0, v00000202bb673ad0_0, C4<>;
L_00000202bb675ff0 .part/pv L_00000202bb6761d0, 0, 1, 7;
L_00000202bb6768b0 .cmp/ne 8, L_00000202bb5f1430, RS_00000202bb605b48;
L_00000202bb6761d0 .functor MUXZ 1, L_00000202bb679170, L_00000202bb679128, L_00000202bb6768b0, C4<>;
L_00000202bb676130 .cmp/ne 8, L_00000202bb5f1430, RS_00000202bb605b48;
L_00000202bb675730 .functor MUXZ 8, L_00000202bb5f1430, RS_00000202bb605b48, L_00000202bb676130, C4<>;
L_00000202bb6772b0 .functor MUXZ 1, v00000202bb6616a0_0, v00000202bb674cf0_0, v00000202bb674cf0_0, C4<>;
L_00000202bb6764f0 .part RS_00000202bb606e68, 6, 1;
L_00000202bb677030 .concat8 [ 6 1 0 0], L_00000202bb676d10, L_00000202bb6752d0;
L_00000202bb676db0 .part v00000202bb665480_0, 6, 1;
L_00000202bb676d10 .part v00000202bb665480_0, 0, 6;
S_00000202bb480520 .scope module, "ADD" "register" 10 151, 3 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e3c40 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb661a60_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb661f60_0 .net8 "din", 7 0, RS_00000202bb604798;  alias, 2 drivers
v00000202bb662640_0 .var "dout", 7 0;
v00000202bb662320_0 .net "reset_n", 0 0, v00000202bb673850_0;  1 drivers
o00000202bb604828 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb662960_0 .net "valid", 0 0, o00000202bb604828;  0 drivers
v00000202bb660fc0_0 .net "we", 0 0, L_00000202bb6750f0;  alias, 1 drivers
E_00000202bb5e3cc0 .event posedge, v00000202bb661a60_0;
S_00000202bb663480 .scope module, "PC" "register" 10 149, 3 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e3c80 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb661ec0_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb6619c0_0 .net "din", 7 0, L_00000202bb675730;  alias, 1 drivers
v00000202bb6623c0_0 .var "dout", 7 0;
v00000202bb662000_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
o00000202bb604a08 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb662820_0 .net "valid", 0 0, o00000202bb604a08;  0 drivers
v00000202bb6625a0_0 .net "we", 0 0, L_00000202bb675050;  alias, 1 drivers
S_00000202bb6637a0 .scope module, "SP" "register" 10 150, 3 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e3dc0 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb661b00_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb662a00_0 .net "din", 7 0, o00000202bb604b88;  alias, 0 drivers
v00000202bb661060_0 .var "dout", 7 0;
v00000202bb661880_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
o00000202bb604be8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb662460_0 .net "valid", 0 0, o00000202bb604be8;  0 drivers
v00000202bb661ba0_0 .net "we", 0 0, L_00000202bb676450;  alias, 1 drivers
S_00000202bb663930 .scope module, "STAT" "register" 10 154, 3 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e2fc0 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb661c40_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb661380_0 .net "din", 7 0, o00000202bb604d68;  alias, 0 drivers
v00000202bb662500_0 .var "dout", 7 0;
v00000202bb6626e0_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
o00000202bb604dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb661420_0 .net "valid", 0 0, o00000202bb604dc8;  0 drivers
v00000202bb662aa0_0 .net "we", 0 0, L_00000202bb677170;  alias, 1 drivers
S_00000202bb663ac0 .scope module, "X" "register" 10 152, 3 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e3180 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb661740_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb661d80_0 .net8 "din", 7 0, RS_00000202bb604f48;  alias, 2 drivers
v00000202bb661e20_0 .var "dout", 7 0;
v00000202bb6620a0_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
o00000202bb604fa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb662140_0 .net "valid", 0 0, o00000202bb604fa8;  0 drivers
v00000202bb6621e0_0 .net "we", 0 0, L_00000202bb676bd0;  alias, 1 drivers
S_00000202bb663c50 .scope module, "Y" "register" 10 153, 3 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb5e4340 .param/l "REG_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v00000202bb662280_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb662780_0 .net8 "din", 7 0, RS_00000202bb605128;  alias, 2 drivers
v00000202bb662b40_0 .var "dout", 7 0;
v00000202bb662be0_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
o00000202bb605188 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb662c80_0 .net "valid", 0 0, o00000202bb605188;  0 drivers
v00000202bb662dc0_0 .net "we", 0 0, L_00000202bb675f50;  alias, 1 drivers
S_00000202bb663610 .scope module, "clk_mod" "clock_module" 10 157, 5 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "phi0";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "phi1";
    .port_info 3 /OUTPUT 1 "phi2";
L_00000202bb5f0e80 .functor BUFZ 1, v00000202bb674c50_0, C4<0>, C4<0>, C4<0>;
L_00000202bb5f0e10 .functor NOT 1, v00000202bb674c50_0, C4<0>, C4<0>, C4<0>;
v00000202bb662d20_0 .net "phi0", 0 0, v00000202bb674c50_0;  1 drivers
v00000202bb662e60_0 .net "phi1", 0 0, L_00000202bb5f0e10;  alias, 1 drivers
v00000202bb661100_0 .net "phi2", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
o00000202bb605368 .functor BUFZ 1, C4<z>; HiZ drive
v00000202bb6611a0_0 .net "reset_n", 0 0, o00000202bb605368;  0 drivers
S_00000202bb663de0 .scope module, "decode" "decoder" 10 127, 6 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "instruction_in";
    .port_info 3 /OUTPUT 8 "opp";
    .port_info 4 /OUTPUT 7 "we";
    .port_info 5 /OUTPUT 3 "source_selector_0";
    .port_info 6 /OUTPUT 3 "target_selector_0";
    .port_info 7 /OUTPUT 3 "source_selector_1";
    .port_info 8 /OUTPUT 3 "target_selector_1";
    .port_info 9 /OUTPUT 8 "imm_addr";
    .port_info 10 /INPUT 1 "instruction_ready";
    .port_info 11 /OUTPUT 16 "addr";
    .port_info 12 /OUTPUT 1 "get_next";
P_00000202bb48ed90 .param/l "ADDR_WIDTH" 0 6 14, +C4<00000000000000000000000000010000>;
P_00000202bb48edc8 .param/l "OPP_WIDTH" 0 6 15, +C4<00000000000000000000000000001000>;
P_00000202bb48ee00 .param/l "REG_WIDTH" 0 6 13, +C4<00000000000000000000000000001000>;
v00000202bb661240_0 .var "add_mode", 2 0;
v00000202bb6614c0_0 .var "addr", 15 0;
v00000202bb6612e0_0 .net "clk", 0 0, L_00000202bb5f0e10;  alias, 1 drivers
v00000202bb661560_0 .var "fetch_counter", 3 0;
v00000202bb661600_0 .var "fetch_target", 3 0;
v00000202bb6616a0_0 .var "get_next", 0 0;
v00000202bb6650c0_0 .var "imm_addr", 7 0;
v00000202bb664760_0 .var "instruction", 7 0;
v00000202bb665c00_0 .net "instruction_in", 7 0, v00000202bb665660_0;  alias, 1 drivers
v00000202bb665160_0 .net "instruction_ready", 0 0, v00000202bb664260_0;  alias, 1 drivers
v00000202bb665020_0 .var "opp", 7 0;
v00000202bb665200_0 .var "opp_code", 4 0;
v00000202bb665980_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
v00000202bb6655c0_0 .var "source_selector_0", 2 0;
v00000202bb6653e0_0 .var "source_selector_1", 2 0;
v00000202bb665a20_0 .var "target_selector_0", 2 0;
v00000202bb663fe0_0 .var "target_selector_1", 2 0;
v00000202bb665480_0 .var "we", 6 0;
E_00000202bb5e49c0 .event posedge, v00000202bb662e60_0;
S_00000202bb662fd0 .scope module, "fetch" "fetcher" 10 113, 7 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "get_next";
    .port_info 3 /INPUT 8 "pc";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "instruction_out";
    .port_info 6 /OUTPUT 8 "pc_next";
    .port_info 7 /OUTPUT 16 "addr";
    .port_info 8 /OUTPUT 1 "instruction_ready";
    .port_info 9 /OUTPUT 8 "reg_out";
    .port_info 10 /OUTPUT 3 "fetch_source_selector";
P_00000202bb48ee40 .param/l "ADDR_WIDTH" 0 7 15, +C4<00000000000000000000000000010000>;
P_00000202bb48ee78 .param/l "OPP_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
P_00000202bb48eeb0 .param/l "REG_WIDTH" 0 7 14, +C4<00000000000000000000000000001000>;
v00000202bb664120_0 .var "add_mode", 2 0;
v00000202bb664940_0 .var "addr", 15 0;
v00000202bb664a80_0 .net "clk", 0 0, L_00000202bb5f0e10;  alias, 1 drivers
v00000202bb665840_0 .net8 "data_in", 7 0, RS_00000202bb605a28;  alias, 2 drivers
v00000202bb664580_0 .var "fetch_counter", 2 0;
v00000202bb665ac0_0 .var "fetch_source_selector", 2 0;
v00000202bb6652a0_0 .net "get_next", 0 0, L_00000202bb6772b0;  alias, 1 drivers
v00000202bb664d00_0 .var "instruction", 7 0;
v00000202bb665660_0 .var "instruction_out", 7 0;
v00000202bb664260_0 .var "instruction_ready", 0 0;
v00000202bb664da0_0 .net "pc", 7 0, L_00000202bb5f1430;  alias, 1 drivers
v00000202bb665340_0 .var "pc_next", 7 0;
v00000202bb664ee0_0 .var "reg_out", 7 0;
v00000202bb665700_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
S_00000202bb663160 .scope begin, "main_loop" "main_loop" 10 167, 10 167 0, S_00000202bb5fe050;
 .timescale -9 -9;
v00000202bb664c60 .array "inst_list", 0 15, 7 0;
v00000202bb664e40 .array "mem_model", 0 31, 7 0;
v00000202bb664f80_0 .var "mem_unit", 7 0;
S_00000202bb6632f0 .scope module, "mem_test" "mem" 10 104, 11 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
P_00000202bb46a810 .param/l "ADDR_WIDTH" 0 11 13, +C4<00000000000000000000000000010000>;
P_00000202bb46a848 .param/l "BASE" 0 11 15, +C4<00000000000000000000000000000000>;
P_00000202bb46a880 .param/l "DEPTH" 0 11 14, +C4<00000000000000000000000000100000>;
P_00000202bb46a8b8 .param/l "WIDTH" 0 11 12, +C4<00000000000000000000000000001000>;
v00000202bb665520_0 .net *"_ivl_0", 31 0, L_00000202bb676270;  1 drivers
v00000202bb6657a0_0 .net *"_ivl_11", 0 0, L_00000202bb6757d0;  1 drivers
v00000202bb664620_0 .net *"_ivl_12", 7 0, L_00000202bb675870;  1 drivers
o00000202bb605e78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000202bb665b60_0 name=_ivl_14
L_00000202bb6791b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000202bb664b20_0 .net *"_ivl_3", 15 0, L_00000202bb6791b8;  1 drivers
L_00000202bb679200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000202bb665e80_0 .net/2u *"_ivl_4", 31 0, L_00000202bb679200;  1 drivers
v00000202bb6658e0_0 .net *"_ivl_6", 31 0, L_00000202bb6763b0;  1 drivers
v00000202bb664440_0 .net "addr", 15 0, L_00000202bb676810;  alias, 1 drivers
v00000202bb665ca0 .array "bank", 0 31, 7 0;
v00000202bb664080_0 .net "clk", 0 0, v00000202bb674c50_0;  alias, 1 drivers
v00000202bb665d40_0 .net "din", 7 0, L_00000202bb676590;  alias, 1 drivers
v00000202bb665de0_0 .net "dout", 7 0, L_00000202bb676ef0;  alias, 1 drivers
v00000202bb6641c0_0 .net "local_addr", 15 0, L_00000202bb675550;  1 drivers
v00000202bb664300_0 .net "reset_n", 0 0, v00000202bb673850_0;  alias, 1 drivers
v00000202bb6643a0_0 .net "we", 0 0, L_00000202bb6764f0;  1 drivers
E_00000202bb5e4900 .event posedge, v00000202bb662d20_0;
L_00000202bb676270 .concat [ 16 16 0 0], L_00000202bb676810, L_00000202bb6791b8;
L_00000202bb6763b0 .arith/sub 32, L_00000202bb676270, L_00000202bb679200;
L_00000202bb675550 .part L_00000202bb6763b0, 0, 16;
L_00000202bb6757d0 .reduce/nor L_00000202bb6764f0;
L_00000202bb675870 .array/port v00000202bb665ca0, L_00000202bb675550;
L_00000202bb676ef0 .functor MUXZ 8, o00000202bb605e78, L_00000202bb675870, L_00000202bb6757d0, C4<>;
S_00000202bb667000 .scope module, "reg_fan0" "fan138" 10 143, 8 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
    .port_info 5 /OUTPUT 8 "out3";
    .port_info 6 /OUTPUT 8 "out4";
    .port_info 7 /OUTPUT 8 "out5";
    .port_info 8 /OUTPUT 8 "out6";
    .port_info 9 /OUTPUT 8 "out7";
    .port_info 10 /INPUT 3 "selector";
P_00000202bb5e4500 .param/l "SIGNAL_WIDTH" 0 8 11, +C4<00000000000000000000000000001000>;
v00000202bb6644e0_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb664800_0 .net "in", 7 0, v00000202bb6698d0_0;  alias, 1 drivers
v00000202bb6646c0_0 .var "out0", 7 0;
v00000202bb6648a0_0 .var "out1", 7 0;
v00000202bb6649e0_0 .var "out2", 7 0;
v00000202bb664bc0_0 .var "out3", 7 0;
v00000202bb6691f0_0 .var "out4", 7 0;
v00000202bb66a230_0 .var "out5", 7 0;
v00000202bb66a4b0_0 .var "out6", 7 0;
v00000202bb66aaf0_0 .var "out7", 7 0;
v00000202bb66a550_0 .net "selector", 2 0, v00000202bb6738f0_0;  1 drivers
S_00000202bb668770 .scope module, "reg_fan1" "fan138" 10 146, 8 8 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
    .port_info 5 /OUTPUT 8 "out3";
    .port_info 6 /OUTPUT 8 "out4";
    .port_info 7 /OUTPUT 8 "out5";
    .port_info 8 /OUTPUT 8 "out6";
    .port_info 9 /OUTPUT 8 "out7";
    .port_info 10 /INPUT 3 "selector";
P_00000202bb5e4280 .param/l "SIGNAL_WIDTH" 0 8 11, +C4<00000000000000000000000000001000>;
v00000202bb669510_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb6690b0_0 .net "in", 7 0, v00000202bb66a410_0;  alias, 1 drivers
v00000202bb66aeb0_0 .var "out0", 7 0;
v00000202bb66a5f0_0 .var "out1", 7 0;
v00000202bb669010_0 .var "out2", 7 0;
v00000202bb66a0f0_0 .var "out3", 7 0;
v00000202bb669150_0 .var "out4", 7 0;
v00000202bb66a7d0_0 .var "out5", 7 0;
v00000202bb66a910_0 .var "out6", 7 0;
v00000202bb66ac30_0 .var "out7", 7 0;
v00000202bb6693d0_0 .net "selector", 2 0, v00000202bb663fe0_0;  alias, 1 drivers
S_00000202bb6677d0 .scope module, "reg_mux0" "mux831" 10 142, 9 9 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in0";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 8 "in3";
    .port_info 5 /INPUT 8 "in4";
    .port_info 6 /INPUT 8 "in5";
    .port_info 7 /INPUT 8 "in6";
    .port_info 8 /INPUT 8 "in7";
    .port_info 9 /INPUT 3 "selector";
    .port_info 10 /OUTPUT 8 "out";
P_00000202bb5e4cc0 .param/l "SIGNAL_WIDTH" 0 9 12, +C4<00000000000000000000000000001000>;
v00000202bb66ab90_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb669d30_0 .net "in0", 7 0, v00000202bb6623c0_0;  alias, 1 drivers
v00000202bb6695b0_0 .net "in1", 7 0, v00000202bb662640_0;  alias, 1 drivers
v00000202bb66a690_0 .net "in2", 7 0, v00000202bb661e20_0;  alias, 1 drivers
v00000202bb66acd0_0 .net "in3", 7 0, v00000202bb662b40_0;  alias, 1 drivers
v00000202bb66a730_0 .net "in4", 7 0, v00000202bb6650c0_0;  alias, 1 drivers
v00000202bb66ad70_0 .net "in5", 7 0, L_00000202bb676ef0;  alias, 1 drivers
L_00000202bb679248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000202bb669290_0 .net "in6", 7 0, L_00000202bb679248;  1 drivers
v00000202bb669dd0_0 .net "in7", 7 0, v00000202bb664ee0_0;  alias, 1 drivers
v00000202bb6698d0_0 .var "out", 7 0;
v00000202bb66ae10_0 .net "selector", 2 0, v00000202bb6742f0_0;  1 drivers
S_00000202bb668a90 .scope module, "reg_mux1" "mux831" 10 145, 9 9 0, S_00000202bb5fe050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in0";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /INPUT 8 "in2";
    .port_info 4 /INPUT 8 "in3";
    .port_info 5 /INPUT 8 "in4";
    .port_info 6 /INPUT 8 "in5";
    .port_info 7 /INPUT 8 "in6";
    .port_info 8 /INPUT 8 "in7";
    .port_info 9 /INPUT 3 "selector";
    .port_info 10 /OUTPUT 8 "out";
P_00000202bb5e4480 .param/l "SIGNAL_WIDTH" 0 9 12, +C4<00000000000000000000000000001000>;
v00000202bb66a050_0 .net "clk", 0 0, L_00000202bb5f0e80;  alias, 1 drivers
v00000202bb669330_0 .net "in0", 7 0, v00000202bb6623c0_0;  alias, 1 drivers
v00000202bb669a10_0 .net "in1", 7 0, v00000202bb662640_0;  alias, 1 drivers
v00000202bb66aa50_0 .net "in2", 7 0, v00000202bb661e20_0;  alias, 1 drivers
v00000202bb669ab0_0 .net "in3", 7 0, v00000202bb662b40_0;  alias, 1 drivers
v00000202bb669970_0 .net "in4", 7 0, v00000202bb6650c0_0;  alias, 1 drivers
v00000202bb669470_0 .net "in5", 7 0, L_00000202bb676ef0;  alias, 1 drivers
L_00000202bb679290 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000202bb669650_0 .net "in6", 7 0, L_00000202bb679290;  1 drivers
v00000202bb66a370_0 .net "in7", 7 0, v00000202bb664ee0_0;  alias, 1 drivers
v00000202bb66a410_0 .var "out", 7 0;
v00000202bb669b50_0 .net "selector", 2 0, v00000202bb6653e0_0;  alias, 1 drivers
    .scope S_00000202bb463d20;
T_0 ;
    %wait E_00000202bb5e3340;
    %load/vec4 v00000202bb6536e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb651fc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000202bb6535a0_0;
    %store/vec4 v00000202bb653b40_0, 0, 8;
    %load/vec4 v00000202bb653460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb651fc0_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000202bb6521a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb651fc0_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v00000202bb651fc0_0, 0, 3;
T_0.4 ;
T_0.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000202bb653280_0, 0, 3;
    %load/vec4 v00000202bb6527e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.15 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.17 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %load/vec4 v00000202bb653500_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.19 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000202bb653280_0, 0, 3;
T_0.21 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %load/vec4 v00000202bb653500_0;
    %load/vec4 v00000202bb6531e0_0;
    %parti/s 8, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.23 ;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.25, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.25 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.27, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.27 ;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.29, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.29 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.31, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.31 ;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.33, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.33 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.35, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.35 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.37, 4;
    %load/vec4 v00000202bb653500_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.37 ;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.39, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.39 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.41, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.41 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.43, 4;
    %load/vec4 v00000202bb653500_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
T_0.43 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.45, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000202bb653280_0, 0, 3;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.45 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.47, 4;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6522e0_0, 0, 8;
T_0.47 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.49, 4;
    %load/vec4 v00000202bb6522e0_0;
    %load/vec4 v00000202bb653500_0;
    %add;
    %store/vec4 v00000202bb6522e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.49 ;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.51, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.51 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.53, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.53 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.55, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000202bb653280_0, 0, 3;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.55 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.57, 4;
    %load/vec4 v00000202bb653500_0;
    %load/vec4 v00000202bb6531e0_0;
    %parti/s 8, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.57 ;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.59, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.59 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.61, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.61 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.63, 4;
    %load/vec4 v00000202bb653500_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.63 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.65, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000202bb653280_0, 0, 3;
T_0.65 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.67, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6531e0_0;
    %load/vec4 v00000202bb653500_0;
    %pad/u 16;
    %add;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.67 ;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.69, 4;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %load/vec4 v00000202bb653500_0;
    %store/vec4 v00000202bb6535a0_0, 0, 8;
T_0.69 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.71, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb653500_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
T_0.71 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.73, 4;
    %load/vec4 v00000202bb653500_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb6531e0_0, 4, 8;
    %load/vec4 v00000202bb652240_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb652560_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000202bb653280_0, 0, 3;
T_0.73 ;
    %load/vec4 v00000202bb651fc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.75, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6531e0_0;
    %load/vec4 v00000202bb653500_0;
    %pad/u 16;
    %add;
    %store/vec4 v00000202bb6531e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6521a0_0, 0, 1;
T_0.75 ;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000202bb463b90;
T_1 ;
    %wait E_00000202bb5e3340;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000202bb653320_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb651f20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb653640_0, 0, 3;
    %load/vec4 v00000202bb6538c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb653aa0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb651f20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb653640_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb653000_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000202bb653320_0, 0, 7;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000202bb6524c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000202bb652380_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000202bb652420_0, 0, 3;
    %load/vec4 v00000202bb652380_0;
    %parti/s 3, 5, 4;
    %load/vec4 v00000202bb652380_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000202bb652ba0_0, 0, 5;
    %load/vec4 v00000202bb652380_0;
    %store/vec4 v00000202bb651e80_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000202bb653be0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000202bb6529c0_0, 0, 4;
    %load/vec4 v00000202bb652ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 28, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 31, 28, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %vpi_call 6 125 "$fatal", 32'sb00000000000000000000000000000001, "Illegal or unimplemented instruction encountered: %h", v00000202bb651e80_0 {0 0 0};
    %jmp T_1.23;
T_1.4 ;
    %jmp T_1.23;
T_1.5 ;
    %jmp T_1.23;
T_1.6 ;
    %jmp T_1.23;
T_1.7 ;
    %jmp T_1.23;
T_1.8 ;
    %jmp T_1.23;
T_1.9 ;
    %jmp T_1.23;
T_1.10 ;
    %jmp T_1.23;
T_1.11 ;
    %jmp T_1.23;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb653320_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000202bb653780_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000202bb651f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652f60_0, 0, 1;
    %jmp T_1.23;
T_1.13 ;
    %jmp T_1.23;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb653320_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000202bb651f20_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000202bb653780_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652f60_0, 0, 1;
    %jmp T_1.23;
T_1.15 ;
    %jmp T_1.23;
T_1.16 ;
    %jmp T_1.23;
T_1.17 ;
    %jmp T_1.23;
T_1.18 ;
    %jmp T_1.23;
T_1.19 ;
    %jmp T_1.23;
T_1.20 ;
    %load/vec4 v00000202bb651e80_0;
    %parti/s 6, 2, 3;
    %vpi_call 6 117 "$fatal", 32'sb00000000000000000000000000000001, "Illegal or unimplemented instruction encountered: %h", v00000202bb651e80_0 {0 0 0};
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.23;
T_1.21 ;
    %vpi_call 6 122 "$fatal", 32'sb00000000000000000000000000000001, "Illegal Instruction ecountered: %h", v00000202bb651e80_0 {0 0 0};
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000202bb46a4f0;
T_2 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000202bb65e3a0_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.0 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000202bb65dae0_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.2 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v00000202bb65d7c0_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.4 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v00000202bb65d860_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.6 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v00000202bb65e760_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.8 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v00000202bb65e4e0_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.10 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000202bb65cfa0_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.12 ;
    %load/vec4 v00000202bb65df40_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v00000202bb65dd60_0;
    %store/vec4 v00000202bb65dea0_0, 0, 8;
T_2.14 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000202bb45e8f0;
T_3 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb652880_0, 0, 8;
T_3.0 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb652b00_0, 0, 8;
T_3.2 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb65e940_0, 0, 8;
T_3.4 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb65e9e0_0, 0, 8;
T_3.6 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb65e300_0, 0, 8;
T_3.8 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb65d540_0, 0, 8;
T_3.10 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb65e800_0, 0, 8;
T_3.12 ;
    %load/vec4 v00000202bb65de00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v00000202bb652740_0;
    %store/vec4 v00000202bb65ea80_0, 0, 8;
T_3.14 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000202bb46a680;
T_4 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000202bb65e440_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.0 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000202bb65ee40_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.2 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000202bb65d0e0_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.4 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000202bb65e8a0_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.6 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v00000202bb65e1c0_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.8 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v00000202bb65e580_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.10 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v00000202bb65e080_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.12 ;
    %load/vec4 v00000202bb65d040_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v00000202bb65e620_0;
    %store/vec4 v00000202bb65eb20_0, 0, 8;
T_4.14 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000202bb45ea80;
T_5 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65e260_0, 0, 8;
T_5.0 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65db80_0, 0, 8;
T_5.2 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65d680_0, 0, 8;
T_5.4 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65d720_0, 0, 8;
T_5.6 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65da40_0, 0, 8;
T_5.8 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65ec60_0, 0, 8;
T_5.10 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65d400_0, 0, 8;
T_5.12 ;
    %load/vec4 v00000202bb65dfe0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v00000202bb65d4a0_0;
    %store/vec4 v00000202bb65dc20_0, 0, 8;
T_5.14 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000202bb5fd9b0;
T_6 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb5d0bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5d10f0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000202bb5d24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000202bb5d2450_0;
    %store/vec4 v00000202bb5d10f0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000202bb5d10f0_0;
    %store/vec4 v00000202bb5d10f0_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000202bb5fdb40;
T_7 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb5d2590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5d1190_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000202bb5d1cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000202bb5d26d0_0;
    %store/vec4 v00000202bb5d1190_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000202bb5d1190_0;
    %store/vec4 v00000202bb5d1190_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000202bb5eb340;
T_8 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb5d0e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5d12d0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000202bb5d2630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000202bb5d1eb0_0;
    %store/vec4 v00000202bb5d12d0_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000202bb5d12d0_0;
    %store/vec4 v00000202bb5d12d0_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000202bb496b90;
T_9 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb5d0a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5d1870_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000202bb5d1a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000202bb5d0c90_0;
    %store/vec4 v00000202bb5d1870_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000202bb5d1870_0;
    %store/vec4 v00000202bb5d1870_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000202bb46e220;
T_10 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb5c6590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5c5d70_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000202bb5c6310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000202bb5c5b90_0;
    %store/vec4 v00000202bb5c5d70_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000202bb5c5d70_0;
    %store/vec4 v00000202bb5c5d70_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000202bb496a00;
T_11 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb5d1730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5d0d30_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000202bb5d17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000202bb5d0970_0;
    %store/vec4 v00000202bb5d0d30_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000202bb5d0d30_0;
    %store/vec4 v00000202bb5d0d30_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000202bb46e3b0;
T_12 ;
    %wait E_00000202bb5e3340;
    %load/vec4 v00000202bb652d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000202bb652c40_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v00000202bb5c61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v00000202bb5c5f50_0;
    %pad/u 9;
    %load/vec4 v00000202bb5c63b0_0;
    %pad/u 9;
    %add;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %store/vec4 v00000202bb5c5870_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v00000202bb5c5f50_0;
    %pad/u 9;
    %load/vec4 v00000202bb5c63b0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %store/vec4 v00000202bb5c5870_0, 0, 1;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652060_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000202bb652c40_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v00000202bb5c5f50_0;
    %load/vec4 v00000202bb5c63b0_0;
    %and;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652060_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v00000202bb652c40_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v00000202bb5c5f50_0;
    %load/vec4 v00000202bb5c63b0_0;
    %or;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652060_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v00000202bb652c40_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v00000202bb5c5f50_0;
    %load/vec4 v00000202bb5c63b0_0;
    %and;
    %inv;
    %load/vec4 v00000202bb5c5f50_0;
    %load/vec4 v00000202bb5c63b0_0;
    %or;
    %and;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652060_0, 0, 1;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v00000202bb652c40_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v00000202bb5c5f50_0;
    %ix/getv 4, v00000202bb5c63b0_0;
    %shiftl 4;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb652060_0, 0, 1;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v00000202bb5c66d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb652060_0, 0, 1;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000202bb5eafe0;
T_13 ;
    %wait E_00000202bb5e0940;
    %load/vec4 v00000202bb65fcd0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000202bb65fcd0_0;
    %store/vec4 v00000202bb660c70_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000202bb65f050_0, 0, 3;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000202bb65f2d0_0;
    %store/vec4 v00000202bb660c70_0, 0, 3;
    %load/vec4 v00000202bb65efb0_0;
    %store/vec4 v00000202bb65f050_0, 0, 3;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000202bb6632f0;
T_14 ;
    %wait E_00000202bb5e4900;
    %load/vec4 v00000202bb6643a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000202bb665d40_0;
    %ix/getv 4, v00000202bb6641c0_0;
    %store/vec4a v00000202bb665ca0, 4, 0;
    %vpi_call 11 31 "$display", "WE addr: %h local_addr: %h, din %h, bank: %h", v00000202bb664440_0, v00000202bb6641c0_0, v00000202bb665d40_0, &A<v00000202bb665ca0, v00000202bb6641c0_0 > {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000202bb662fd0;
T_15 ;
    %wait E_00000202bb5e49c0;
    %load/vec4 v00000202bb665700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb664580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000202bb664d00_0;
    %store/vec4 v00000202bb665660_0, 0, 8;
    %load/vec4 v00000202bb6652a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb664580_0, 0, 3;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000202bb664260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb664580_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v00000202bb664580_0, 0, 3;
T_15.4 ;
T_15.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000202bb665ac0_0, 0, 3;
    %load/vec4 v00000202bb664120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.6 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.15 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.17, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.17 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.19, 4;
    %load/vec4 v00000202bb665840_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.19 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000202bb665ac0_0, 0, 3;
T_15.21 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.23, 4;
    %load/vec4 v00000202bb665840_0;
    %load/vec4 v00000202bb664940_0;
    %parti/s 8, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.23 ;
    %jmp T_15.14;
T_15.7 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.25, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.25 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.27, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.27 ;
    %jmp T_15.14;
T_15.8 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.29, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.29 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.31, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.31 ;
    %jmp T_15.14;
T_15.9 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.33, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.33 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.35, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.35 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.37, 4;
    %load/vec4 v00000202bb665840_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.37 ;
    %jmp T_15.14;
T_15.10 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.39, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.39 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.41, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.41 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.43, 4;
    %load/vec4 v00000202bb665840_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
T_15.43 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.45, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000202bb665ac0_0, 0, 3;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.45 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.47, 4;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664ee0_0, 0, 8;
T_15.47 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.49, 4;
    %load/vec4 v00000202bb664ee0_0;
    %load/vec4 v00000202bb665840_0;
    %add;
    %store/vec4 v00000202bb664ee0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.49 ;
    %jmp T_15.14;
T_15.11 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.51, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.51 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.53, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.53 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.55, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000202bb665ac0_0, 0, 3;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.55 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.57, 4;
    %load/vec4 v00000202bb665840_0;
    %load/vec4 v00000202bb664940_0;
    %parti/s 8, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.57 ;
    %jmp T_15.14;
T_15.12 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.59, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.59 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.61, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.61 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.63, 4;
    %load/vec4 v00000202bb665840_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.63 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.65, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000202bb665ac0_0, 0, 3;
T_15.65 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.67, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb664940_0;
    %load/vec4 v00000202bb665840_0;
    %pad/u 16;
    %add;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.67 ;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.69, 4;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %load/vec4 v00000202bb665840_0;
    %store/vec4 v00000202bb664d00_0, 0, 8;
T_15.69 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.71, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000202bb665840_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
T_15.71 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.73, 4;
    %load/vec4 v00000202bb665840_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb664940_0, 4, 8;
    %load/vec4 v00000202bb664da0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000202bb665340_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000202bb665ac0_0, 0, 3;
T_15.73 ;
    %load/vec4 v00000202bb664580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.75, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb664940_0;
    %load/vec4 v00000202bb665840_0;
    %pad/u 16;
    %add;
    %store/vec4 v00000202bb664940_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb664260_0, 0, 1;
T_15.75 ;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000202bb663de0;
T_16 ;
    %wait E_00000202bb5e49c0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000202bb665480_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb665a20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb663fe0_0, 0, 3;
    %load/vec4 v00000202bb665980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb665020_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb665a20_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000202bb663fe0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb6650c0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000202bb665480_0, 0, 7;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000202bb665160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000202bb665c00_0;
    %parti/s 3, 2, 3;
    %store/vec4 v00000202bb661240_0, 0, 3;
    %load/vec4 v00000202bb665c00_0;
    %parti/s 3, 5, 4;
    %load/vec4 v00000202bb665c00_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000202bb665200_0, 0, 5;
    %load/vec4 v00000202bb665c00_0;
    %store/vec4 v00000202bb664760_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000202bb661560_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000202bb661600_0, 0, 4;
    %load/vec4 v00000202bb665200_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 28, 5;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 31, 28, 5;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %vpi_call 6 125 "$fatal", 32'sb00000000000000000000000000000001, "Illegal or unimplemented instruction encountered: %h", v00000202bb664760_0 {0 0 0};
    %jmp T_16.23;
T_16.4 ;
    %jmp T_16.23;
T_16.5 ;
    %jmp T_16.23;
T_16.6 ;
    %jmp T_16.23;
T_16.7 ;
    %jmp T_16.23;
T_16.8 ;
    %jmp T_16.23;
T_16.9 ;
    %jmp T_16.23;
T_16.10 ;
    %jmp T_16.23;
T_16.11 ;
    %jmp T_16.23;
T_16.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb665480_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000202bb6655c0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000202bb665a20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6616a0_0, 0, 1;
    %jmp T_16.23;
T_16.13 ;
    %jmp T_16.23;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000202bb665480_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000202bb665a20_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000202bb6655c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb6616a0_0, 0, 1;
    %jmp T_16.23;
T_16.15 ;
    %jmp T_16.23;
T_16.16 ;
    %jmp T_16.23;
T_16.17 ;
    %jmp T_16.23;
T_16.18 ;
    %jmp T_16.23;
T_16.19 ;
    %jmp T_16.23;
T_16.20 ;
    %load/vec4 v00000202bb664760_0;
    %parti/s 6, 2, 3;
    %vpi_call 6 117 "$fatal", 32'sb00000000000000000000000000000001, "Illegal or unimplemented instruction encountered: %h", v00000202bb664760_0 {0 0 0};
    %jmp T_16.25;
T_16.25 ;
    %pop/vec4 1;
    %jmp T_16.23;
T_16.21 ;
    %vpi_call 6 122 "$fatal", 32'sb00000000000000000000000000000001, "Illegal Instruction ecountered: %h", v00000202bb664760_0 {0 0 0};
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000202bb6677d0;
T_17 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000202bb669d30_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.0 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v00000202bb6695b0_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.2 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v00000202bb66a690_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.4 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v00000202bb66acd0_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.6 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v00000202bb66a730_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.8 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v00000202bb66ad70_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.10 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v00000202bb669290_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.12 ;
    %load/vec4 v00000202bb66ae10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v00000202bb669dd0_0;
    %store/vec4 v00000202bb6698d0_0, 0, 8;
T_17.14 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000202bb667000;
T_18 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb6646c0_0, 0, 8;
T_18.0 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb6648a0_0, 0, 8;
T_18.2 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb6649e0_0, 0, 8;
T_18.4 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb664bc0_0, 0, 8;
T_18.6 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_18.8, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb6691f0_0, 0, 8;
T_18.8 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb66a230_0, 0, 8;
T_18.10 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_18.12, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb66a4b0_0, 0, 8;
T_18.12 ;
    %load/vec4 v00000202bb66a550_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_18.14, 4;
    %load/vec4 v00000202bb664800_0;
    %store/vec4 v00000202bb66aaf0_0, 0, 8;
T_18.14 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000202bb668a90;
T_19 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000202bb669330_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.0 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v00000202bb669a10_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.2 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v00000202bb66aa50_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.4 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v00000202bb669ab0_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.6 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_19.8, 4;
    %load/vec4 v00000202bb669970_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.8 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_19.10, 4;
    %load/vec4 v00000202bb669470_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.10 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_19.12, 4;
    %load/vec4 v00000202bb669650_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.12 ;
    %load/vec4 v00000202bb669b50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_19.14, 4;
    %load/vec4 v00000202bb66a370_0;
    %store/vec4 v00000202bb66a410_0, 0, 8;
T_19.14 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000202bb668770;
T_20 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb66aeb0_0, 0, 8;
T_20.0 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb66a5f0_0, 0, 8;
T_20.2 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb669010_0, 0, 8;
T_20.4 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb66a0f0_0, 0, 8;
T_20.6 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb669150_0, 0, 8;
T_20.8 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb66a7d0_0, 0, 8;
T_20.10 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb66a910_0, 0, 8;
T_20.12 ;
    %load/vec4 v00000202bb6693d0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_20.14, 4;
    %load/vec4 v00000202bb6690b0_0;
    %store/vec4 v00000202bb66ac30_0, 0, 8;
T_20.14 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000202bb663480;
T_21 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb662000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb6623c0_0, 0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000202bb6625a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000202bb6619c0_0;
    %store/vec4 v00000202bb6623c0_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000202bb6623c0_0;
    %store/vec4 v00000202bb6623c0_0, 0, 8;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000202bb6637a0;
T_22 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb661880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb661060_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000202bb661ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v00000202bb662a00_0;
    %store/vec4 v00000202bb661060_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v00000202bb661060_0;
    %store/vec4 v00000202bb661060_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000202bb480520;
T_23 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb662320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb662640_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000202bb660fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v00000202bb661f60_0;
    %store/vec4 v00000202bb662640_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000202bb662640_0;
    %store/vec4 v00000202bb662640_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000202bb663ac0;
T_24 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb6620a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb661e20_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000202bb6621e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000202bb661d80_0;
    %store/vec4 v00000202bb661e20_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000202bb661e20_0;
    %store/vec4 v00000202bb661e20_0, 0, 8;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000202bb663c50;
T_25 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb662be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb662b40_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000202bb662dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v00000202bb662780_0;
    %store/vec4 v00000202bb662b40_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v00000202bb662b40_0;
    %store/vec4 v00000202bb662b40_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000202bb663930;
T_26 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb6626e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000202bb662500_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000202bb662aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000202bb661380_0;
    %store/vec4 v00000202bb662500_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v00000202bb662500_0;
    %store/vec4 v00000202bb662500_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000202bb5fe050;
T_27 ;
    %wait E_00000202bb5e3cc0;
    %load/vec4 v00000202bb673cb0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000202bb673cb0_0;
    %store/vec4 v00000202bb6742f0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000202bb6738f0_0, 0, 3;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000202bb674250_0;
    %store/vec4 v00000202bb6742f0_0, 0, 3;
    %load/vec4 v00000202bb674930_0;
    %store/vec4 v00000202bb6738f0_0, 0, 3;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000202bb5fe050;
T_28 ;
    %fork t_1, S_00000202bb663160;
    %jmp t_0;
    .scope S_00000202bb663160;
t_1 ;
    %vpi_call 10 172 "$dumpfile", "Out/iflow.vcd" {0 0 0};
    %vpi_call 10 173 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000202bb5fe050 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %pushi/vec4 33551, 0, 32;
    %store/vec4 v00000202bb673530_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb673ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.0 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.1, 5;
    %vpi_func 10 181 "$urandom" 32, v00000202bb673530_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v00000202bb664f80_0, 0, 8;
    %load/vec4 v00000202bb664f80_0;
    %ix/getv 4, v00000202bb6730d0_0;
    %store/vec4a v00000202bb664e40, 4, 0;
    %vpi_call 10 183 "$display", "mem_model[%d] = %h", v00000202bb6730d0_0, &A<v00000202bb664e40, v00000202bb6730d0_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb673f30_0, 0, 1;
    %load/vec4 v00000202bb6730d0_0;
    %pad/u 16;
    %store/vec4 v00000202bb669f10_0, 0, 16;
    %load/vec4 v00000202bb664f80_0;
    %store/vec4 v00000202bb673990_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.2 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb673f30_0, 0, 1;
    %load/vec4 v00000202bb6730d0_0;
    %pad/u 16;
    %store/vec4 v00000202bb669f10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v00000202bb66a2d0_0;
    %store/vec4 v00000202bb664f80_0, 0, 8;
    %load/vec4 v00000202bb664f80_0;
    %ix/getv 4, v00000202bb6730d0_0;
    %load/vec4a v00000202bb664e40, 4;
    %cmp/ne;
    %jmp/0xz  T_28.4, 4;
    %vpi_call 10 208 "$fatal", 32'sb00000000000000000000000000000001, "Error with mem write/read at addr %h, mem_unit = %h, mem_model[%0d] = %h", v00000202bb6730d0_0, v00000202bb664f80_0, v00000202bb6730d0_0, &A<v00000202bb664e40, v00000202bb6730d0_0 > {0 0 0};
    %jmp T_28.5;
T_28.4 ;
    %vpi_call 10 209 "$display", "Match at addr %0d value %h", v00000202bb6730d0_0, &A<v00000202bb664e40, v00000202bb6730d0_0 > {0 0 0};
T_28.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 169, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664c60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000202bb664e40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.6 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.7, 5;
    %ix/getv 4, v00000202bb6730d0_0;
    %load/vec4a v00000202bb664c60, 4;
    %load/vec4 v00000202bb6730d0_0;
    %addi 16, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000202bb664e40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb673f30_0, 0, 1;
    %load/vec4 v00000202bb6730d0_0;
    %addi 16, 0, 32;
    %pad/u 16;
    %store/vec4 v00000202bb669f10_0, 0, 16;
    %ix/getv 4, v00000202bb6730d0_0;
    %load/vec4a v00000202bb664c60, 4;
    %store/vec4 v00000202bb673990_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674cf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.8 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.9, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb673f30_0, 0, 1;
    %load/vec4 v00000202bb6730d0_0;
    %addi 16, 0, 32;
    %pad/u 16;
    %store/vec4 v00000202bb669f10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %load/vec4 v00000202bb66a2d0_0;
    %store/vec4 v00000202bb664f80_0, 0, 8;
    %load/vec4 v00000202bb664f80_0;
    %ix/getv 4, v00000202bb6730d0_0;
    %load/vec4a v00000202bb664c60, 4;
    %cmp/ne;
    %jmp/0xz  T_28.10, 4;
    %vpi_call 10 266 "$fatal", 32'sb00000000000000000000000000000001, "Error with mem write/read at addr %h", v00000202bb6730d0_0 {0 0 0};
T_28.10 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.8;
T_28.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb673ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.12 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 30, 0, 32;
    %jmp/0xz T_28.13, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.12;
T_28.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb673ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.14 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.15, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb673f30_0, 0, 1;
    %load/vec4 v00000202bb6730d0_0;
    %pad/u 16;
    %store/vec4 v00000202bb669f10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %load/vec4 v00000202bb66a2d0_0;
    %store/vec4 v00000202bb664f80_0, 0, 8;
    %load/vec4 v00000202bb664f80_0;
    %ix/getv 4, v00000202bb6730d0_0;
    %load/vec4a v00000202bb664e40, 4;
    %cmp/ne;
    %jmp/0xz  T_28.16, 4;
    %vpi_call 10 293 "$fatal", 32'sb00000000000000000000000000000001, "Error: incorrect mem at addr %h", v00000202bb6730d0_0 {0 0 0};
T_28.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.14;
T_28.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
T_28.18 ;
    %load/vec4 v00000202bb6730d0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.19, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb673f30_0, 0, 1;
    %load/vec4 v00000202bb6730d0_0;
    %pad/u 16;
    %store/vec4 v00000202bb669f10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202bb674c50_0, 0, 1;
    %load/vec4 v00000202bb66a2d0_0;
    %store/vec4 v00000202bb664f80_0, 0, 8;
    %vpi_call 10 308 "$display", "addr: %h data: %h, mem_model: %h", v00000202bb6730d0_0, v00000202bb664f80_0, &A<v00000202bb664e40, v00000202bb6730d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000202bb6730d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000202bb6730d0_0, 0, 32;
    %jmp T_28.18;
T_28.19 ;
    %end;
    .scope S_00000202bb5fe050;
t_0 %join;
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./Design/6502_top.v";
    "./Design/register.v";
    "./Design/ALU.v";
    "./Design/clock_module.v";
    "./Design/decoder.v";
    "./Design/fetcher.v";
    "./Design/fan138.v";
    "./Design/mux831.v";
    "DV\tb_instruction_flow.sv";
    "./Design/mem.v";
