
digital_watch_v02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000feac  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  0801015c  0801015c  0001115c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080104e8  080104e8  000114e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080104f0  080104f0  000114f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080104f4  080104f4  000114f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  080104f8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000ac9bc  24000070  08010564  00012070  2**3
                  ALLOC
  8 ._user_heap_stack 00000c04  240aca2c  08010564  00012a2c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001206c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000439df  00000000  00000000  0001209a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006bf8  00000000  00000000  00055a79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00029345  00000000  00000000  0005c671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001a60  00000000  00000000  000859b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000470d  00000000  00000000  00087418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003a67d  00000000  00000000  0008bb25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00048328  00000000  00000000  000c61a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00163a8d  00000000  00000000  0010e4ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00271f57  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005788  00000000  00000000  00271f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006c  00000000  00000000  00277724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000070 	.word	0x24000070
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08010144 	.word	0x08010144

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000074 	.word	0x24000074
 80002ec:	08010144 	.word	0x08010144

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <AVI_ParserInit>:
  * @param  pAudioBuffer   : audio buffer
  * @param  AudioBufferSize: audio buffer size
* @retval AVI status (0 : no Error, 1: Error occurred)
  */
uint32_t AVI_ParserInit(AVI_CONTEXT * pavi, FIL *file, uint8_t *pVideoBuffer, uint32_t VideoBufferSize, uint8_t *pAudioBuffer, uint32_t AudioBufferSize)
{
 8000390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000394:	b082      	sub	sp, #8
 8000396:	461d      	mov	r5, r3
 8000398:	460e      	mov	r6, r1
 800039a:	4604      	mov	r4, r0
 800039c:	9b08      	ldr	r3, [sp, #32]
  uint32_t readSize= 0;
 800039e:	2100      	movs	r1, #0
  
  pavi->pVideoBuffer = pVideoBuffer;
 80003a0:	6342      	str	r2, [r0, #52]	@ 0x34
  pavi->VideoBufferSize = VideoBufferSize;

  pavi->pAudioBuffer = pAudioBuffer;
 80003a2:	63c3      	str	r3, [r0, #60]	@ 0x3c
{
 80003a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  pavi->VideoBufferSize = VideoBufferSize;
 80003a6:	6385      	str	r5, [r0, #56]	@ 0x38
  pavi->AudioBufferSize = AudioBufferSize;
 80003a8:	6403      	str	r3, [r0, #64]	@ 0x40
  
  f_lseek(file, 0 );
 80003aa:	4630      	mov	r0, r6
  uint32_t readSize= 0;
 80003ac:	9101      	str	r1, [sp, #4]
  f_lseek(file, 0 );
 80003ae:	f00f f837 	bl	800f420 <f_lseek>
  
  f_read(file, pavi->pVideoBuffer, VideoBufferSize,(UINT*) &readSize );
 80003b2:	ab01      	add	r3, sp, #4
 80003b4:	462a      	mov	r2, r5
 80003b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80003b8:	4630      	mov	r0, r6
 80003ba:	f00e fe77 	bl	800f0ac <f_read>
  if(readSize != VideoBufferSize)
 80003be:	9b01      	ldr	r3, [sp, #4]
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d104      	bne.n	80003ce <AVI_ParserInit+0x3e>
  {
    return 1;
  }
  else if(__AVI_Init(pavi, pavi->pVideoBuffer, VideoBufferSize) != AVI_OK)
 80003c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  if(aviheader->RiffID != AVI_RIFF_ID)
 80003c6:	4a86      	ldr	r2, [pc, #536]	@ (80005e0 <AVI_ParserInit+0x250>)
 80003c8:	6819      	ldr	r1, [r3, #0]
 80003ca:	4291      	cmp	r1, r2
 80003cc:	d003      	beq.n	80003d6 <AVI_ParserInit+0x46>
    return 1;
 80003ce:	2001      	movs	r0, #1

  pavi->FileSize= f_size(file);
  pavi->CurrentImage=0;
  
  return  0;
}
 80003d0:	b002      	add	sp, #8
 80003d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(aviheader->AviID != AVI_AVI_ID)
 80003d6:	4a83      	ldr	r2, [pc, #524]	@ (80005e4 <AVI_ParserInit+0x254>)
 80003d8:	6899      	ldr	r1, [r3, #8]
 80003da:	4291      	cmp	r1, r2
 80003dc:	d1f7      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(listheader->ListID != AVI_LIST_ID)
 80003de:	4982      	ldr	r1, [pc, #520]	@ (80005e8 <AVI_ParserInit+0x258>)
 80003e0:	68da      	ldr	r2, [r3, #12]
 80003e2:	428a      	cmp	r2, r1
 80003e4:	d1f3      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(listheader->ListType != AVI_HDRL_ID)
 80003e6:	4981      	ldr	r1, [pc, #516]	@ (80005ec <AVI_ParserInit+0x25c>)
 80003e8:	6958      	ldr	r0, [r3, #20]
 80003ea:	4288      	cmp	r0, r1
 80003ec:	d1ef      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(avihheader->BlockID != AVI_AVIH_ID)
 80003ee:	f1a1 6181 	sub.w	r1, r1, #67633152	@ 0x4080000
 80003f2:	6998      	ldr	r0, [r3, #24]
 80003f4:	f5a1 416e 	sub.w	r1, r1, #60928	@ 0xee00
 80003f8:	3907      	subs	r1, #7
 80003fa:	4288      	cmp	r0, r1
 80003fc:	d1e7      	bne.n	80003ce <AVI_ParserInit+0x3e>
  pavi->aviInfo.SecPerFrame=avihheader->SecPerFrame;        
 80003fe:	6a18      	ldr	r0, [r3, #32]
 8000400:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000402:	e9c4 0100 	strd	r0, r1, [r4]
  buf+=avihheader->BlockSize+8;            
 8000406:	69d9      	ldr	r1, [r3, #28]
 8000408:	3120      	adds	r1, #32
  if(listheader->ListID != AVI_LIST_ID)
 800040a:	5858      	ldr	r0, [r3, r1]
  buf+=avihheader->BlockSize+8;            
 800040c:	4419      	add	r1, r3
  if(listheader->ListID != AVI_LIST_ID)
 800040e:	4290      	cmp	r0, r2
 8000410:	d1dd      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(listheader->ListType != AVI_STRL_ID)
 8000412:	4a77      	ldr	r2, [pc, #476]	@ (80005f0 <AVI_ParserInit+0x260>)
 8000414:	6888      	ldr	r0, [r1, #8]
 8000416:	4290      	cmp	r0, r2
 8000418:	d1d9      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(strhheader->BlockID != AVI_STRH_ID)
 800041a:	f102 427c 	add.w	r2, r2, #4227858432	@ 0xfc000000
 800041e:	68c8      	ldr	r0, [r1, #12]
 8000420:	4290      	cmp	r0, r2
 8000422:	d1d4      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(strhheader->StreamType == AVI_VIDS_STREAM)        
 8000424:	694a      	ldr	r2, [r1, #20]
 8000426:	4873      	ldr	r0, [pc, #460]	@ (80005f4 <AVI_ParserInit+0x264>)
 8000428:	4282      	cmp	r2, r0
 800042a:	d02a      	beq.n	8000482 <AVI_ParserInit+0xf2>
  }else if(strhheader->StreamType == AVI_AUDS_STREAM)         
 800042c:	4872      	ldr	r0, [pc, #456]	@ (80005f8 <AVI_ParserInit+0x268>)
 800042e:	4282      	cmp	r2, r0
 8000430:	d047      	beq.n	80004c2 <AVI_ParserInit+0x132>
  for(i=0;i<size;i++)
 8000432:	3d04      	subs	r5, #4
 8000434:	d0cb      	beq.n	80003ce <AVI_ParserInit+0x3e>
 8000436:	2200      	movs	r2, #0
 8000438:	4611      	mov	r1, r2
 800043a:	e002      	b.n	8000442 <AVI_ParserInit+0xb2>
 800043c:	4295      	cmp	r5, r2
 800043e:	4611      	mov	r1, r2
 8000440:	d9c5      	bls.n	80003ce <AVI_ParserInit+0x3e>
    if(buf[i] == id[0])
 8000442:	5c58      	ldrb	r0, [r3, r1]
  for(i=0;i<size;i++)
 8000444:	3201      	adds	r2, #1
    if(buf[i] == id[0])
 8000446:	eb03 0c01 	add.w	ip, r3, r1
 800044a:	286d      	cmp	r0, #109	@ 0x6d
  for(i=0;i<size;i++)
 800044c:	b292      	uxth	r2, r2
    if(buf[i] == id[0])
 800044e:	d1f5      	bne.n	800043c <AVI_ParserInit+0xac>
      if(buf[i+1] == id[1])
 8000450:	f89c 0001 	ldrb.w	r0, [ip, #1]
 8000454:	286f      	cmp	r0, #111	@ 0x6f
 8000456:	d1f1      	bne.n	800043c <AVI_ParserInit+0xac>
        if(buf[i+2] == id[2])  
 8000458:	f89c 0002 	ldrb.w	r0, [ip, #2]
 800045c:	2876      	cmp	r0, #118	@ 0x76
 800045e:	d1ed      	bne.n	800043c <AVI_ParserInit+0xac>
          if(buf[i+3] == id[3])
 8000460:	f89c 0003 	ldrb.w	r0, [ip, #3]
 8000464:	2869      	cmp	r0, #105	@ 0x69
 8000466:	d1e9      	bne.n	800043c <AVI_ParserInit+0xac>
  if(offset == 0)
 8000468:	2900      	cmp	r1, #0
 800046a:	d0b0      	beq.n	80003ce <AVI_ParserInit+0x3e>
  if(pavi->aviInfo.SampleRate)
 800046c:	6963      	ldr	r3, [r4, #20]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d169      	bne.n	8000546 <AVI_ParserInit+0x1b6>
  pavi->CurrentImage=0;
 8000472:	2300      	movs	r3, #0
  pavi->FileSize= f_size(file);
 8000474:	68f2      	ldr	r2, [r6, #12]
  return  0;
 8000476:	4618      	mov	r0, r3
  pavi->FileSize= f_size(file);
 8000478:	6462      	str	r2, [r4, #68]	@ 0x44
  pavi->CurrentImage=0;
 800047a:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 800047c:	b002      	add	sp, #8
 800047e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(strhheader->Handler != AVI_FORMAT_MJPG)
 8000482:	4a5e      	ldr	r2, [pc, #376]	@ (80005fc <AVI_ParserInit+0x26c>)
 8000484:	6988      	ldr	r0, [r1, #24]
 8000486:	4290      	cmp	r0, r2
 8000488:	d1a1      	bne.n	80003ce <AVI_ParserInit+0x3e>
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800048a:	690a      	ldr	r2, [r1, #16]
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[0];      
 800048c:	485c      	ldr	r0, [pc, #368]	@ (8000600 <AVI_ParserInit+0x270>)
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800048e:	3214      	adds	r2, #20
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000490:	4f5c      	ldr	r7, [pc, #368]	@ (8000604 <AVI_ParserInit+0x274>)
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[0];      
 8000492:	6260      	str	r0, [r4, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[1];      
 8000494:	485c      	ldr	r0, [pc, #368]	@ (8000608 <AVI_ParserInit+0x278>)
 8000496:	62a0      	str	r0, [r4, #40]	@ 0x28
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000498:	5888      	ldr	r0, [r1, r2]
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800049a:	440a      	add	r2, r1
    if(bmpheader->BlockID != AVI_STRF_ID)
 800049c:	42b8      	cmp	r0, r7
 800049e:	d196      	bne.n	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.Width=bmpheader->bmiHeader.Width;
 80004a0:	e9d2 7203 	ldrd	r7, r2, [r2, #12]
 80004a4:	e9c4 7203 	strd	r7, r2, [r4, #12]
    buf+=listheader->BlockSize+8;          
 80004a8:	684a      	ldr	r2, [r1, #4]
    if(listheader->ListID != AVI_LIST_ID)
 80004aa:	4f4f      	ldr	r7, [pc, #316]	@ (80005e8 <AVI_ParserInit+0x258>)
    buf+=listheader->BlockSize+8;          
 80004ac:	3208      	adds	r2, #8
    if(listheader->ListID != AVI_LIST_ID)
 80004ae:	f851 c002 	ldr.w	ip, [r1, r2]
    buf+=listheader->BlockSize+8;          
 80004b2:	440a      	add	r2, r1
    if(listheader->ListID != AVI_LIST_ID)
 80004b4:	45bc      	cmp	ip, r7
 80004b6:	d070      	beq.n	800059a <AVI_ParserInit+0x20a>
      pavi->aviInfo.SampleRate=0;          
 80004b8:	2200      	movs	r2, #0
 80004ba:	6162      	str	r2, [r4, #20]
      pavi->aviInfo.Channels=0;          
 80004bc:	8322      	strh	r2, [r4, #24]
      pavi->aviInfo.AudioType=0;          
 80004be:	83a2      	strh	r2, [r4, #28]
 80004c0:	e7b7      	b.n	8000432 <AVI_ParserInit+0xa2>
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80004c2:	690a      	ldr	r2, [r1, #16]
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[1];          
 80004c4:	4851      	ldr	r0, [pc, #324]	@ (800060c <AVI_ParserInit+0x27c>)
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80004c6:	3214      	adds	r2, #20
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[1];          
 80004c8:	6260      	str	r0, [r4, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[0];          
 80004ca:	4851      	ldr	r0, [pc, #324]	@ (8000610 <AVI_ParserInit+0x280>)
    if(wavheader->BlockID != AVI_STRF_ID)
 80004cc:	f851 c002 	ldr.w	ip, [r1, r2]
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80004d0:	440a      	add	r2, r1
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[0];          
 80004d2:	62a0      	str	r0, [r4, #40]	@ 0x28
    if(wavheader->BlockID != AVI_STRF_ID)
 80004d4:	484b      	ldr	r0, [pc, #300]	@ (8000604 <AVI_ParserInit+0x274>)
 80004d6:	4584      	cmp	ip, r0
 80004d8:	f47f af79 	bne.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.SampleRate=wavheader->SampleRate;        
 80004dc:	68d7      	ldr	r7, [r2, #12]
    buf+=listheader->BlockSize+8;          
 80004de:	6848      	ldr	r0, [r1, #4]
    pavi->aviInfo.SampleRate=wavheader->SampleRate;        
 80004e0:	6167      	str	r7, [r4, #20]
    buf+=listheader->BlockSize+8;          
 80004e2:	3008      	adds	r0, #8
    pavi->aviInfo.Channels=wavheader->Channels;        
 80004e4:	8957      	ldrh	r7, [r2, #10]
    pavi->aviInfo.AudioType=wavheader->FormatTag;        
 80004e6:	8912      	ldrh	r2, [r2, #8]
    if(listheader->ListID != AVI_LIST_ID)
 80004e8:	f851 e000 	ldr.w	lr, [r1, r0]
    pavi->aviInfo.Channels=wavheader->Channels;        
 80004ec:	8327      	strh	r7, [r4, #24]
    if(listheader->ListID != AVI_LIST_ID)
 80004ee:	4f3e      	ldr	r7, [pc, #248]	@ (80005e8 <AVI_ParserInit+0x258>)
    pavi->aviInfo.AudioType=wavheader->FormatTag;        
 80004f0:	83a2      	strh	r2, [r4, #28]
    buf+=listheader->BlockSize+8;          
 80004f2:	180a      	adds	r2, r1, r0
    if(listheader->ListID != AVI_LIST_ID)
 80004f4:	45be      	cmp	lr, r7
 80004f6:	f47f af6a 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(listheader->ListType != AVI_STRL_ID)
 80004fa:	493d      	ldr	r1, [pc, #244]	@ (80005f0 <AVI_ParserInit+0x260>)
 80004fc:	6890      	ldr	r0, [r2, #8]
 80004fe:	4288      	cmp	r0, r1
 8000500:	f47f af65 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(strhheader->BlockID != AVI_STRH_ID)
 8000504:	f101 417c 	add.w	r1, r1, #4227858432	@ 0xfc000000
 8000508:	68d0      	ldr	r0, [r2, #12]
 800050a:	4288      	cmp	r0, r1
 800050c:	f47f af5f 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(strhheader->StreamType != AVI_VIDS_STREAM)
 8000510:	f101 612f 	add.w	r1, r1, #183500800	@ 0xaf00000
 8000514:	6950      	ldr	r0, [r2, #20]
 8000516:	f501 31fa 	add.w	r1, r1, #128000	@ 0x1f400
 800051a:	f201 1103 	addw	r1, r1, #259	@ 0x103
 800051e:	4288      	cmp	r0, r1
 8000520:	f47f af55 	bne.w	80003ce <AVI_ParserInit+0x3e>
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 8000524:	6911      	ldr	r1, [r2, #16]
 8000526:	3114      	adds	r1, #20
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000528:	5850      	ldr	r0, [r2, r1]
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800052a:	440a      	add	r2, r1
    if(bmpheader->BlockID != AVI_STRF_ID)
 800052c:	4560      	cmp	r0, ip
 800052e:	f47f af4e 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(bmpheader->bmiHeader.Compression != AVI_FORMAT_MJPG)
 8000532:	4932      	ldr	r1, [pc, #200]	@ (80005fc <AVI_ParserInit+0x26c>)
 8000534:	6990      	ldr	r0, [r2, #24]
 8000536:	4288      	cmp	r0, r1
 8000538:	f47f af49 	bne.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.Width=bmpheader->bmiHeader.Width;
 800053c:	e9d2 1203 	ldrd	r1, r2, [r2, #12]
 8000540:	e9c4 1203 	strd	r1, r2, [r4, #12]
 8000544:	e775      	b.n	8000432 <AVI_ParserInit+0xa2>
    offset= __AVI_SearchID(tbuf,size,pavi->aviInfo.AudioFLAG);      
 8000546:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
  for(i=0;i<size;i++)
 800054a:	2300      	movs	r3, #0
    if(buf[i] == id[0])
 800054c:	f898 0000 	ldrb.w	r0, [r8]
  for(i=0;i<size;i++)
 8000550:	4619      	mov	r1, r3
 8000552:	e003      	b.n	800055c <AVI_ParserInit+0x1cc>
 8000554:	429d      	cmp	r5, r3
 8000556:	4619      	mov	r1, r3
 8000558:	f67f af39 	bls.w	80003ce <AVI_ParserInit+0x3e>
    if(buf[i] == id[0])
 800055c:	f81c 2001 	ldrb.w	r2, [ip, r1]
  for(i=0;i<size;i++)
 8000560:	3301      	adds	r3, #1
    if(buf[i] == id[0])
 8000562:	4282      	cmp	r2, r0
  for(i=0;i<size;i++)
 8000564:	b29b      	uxth	r3, r3
    if(buf[i] == id[0])
 8000566:	d1f5      	bne.n	8000554 <AVI_ParserInit+0x1c4>
      if(buf[i+1] == id[1])
 8000568:	eb0c 0201 	add.w	r2, ip, r1
 800056c:	f898 e001 	ldrb.w	lr, [r8, #1]
 8000570:	7857      	ldrb	r7, [r2, #1]
 8000572:	4577      	cmp	r7, lr
 8000574:	d1ee      	bne.n	8000554 <AVI_ParserInit+0x1c4>
        if(buf[i+2] == id[2])  
 8000576:	f892 e002 	ldrb.w	lr, [r2, #2]
 800057a:	f898 7002 	ldrb.w	r7, [r8, #2]
 800057e:	45be      	cmp	lr, r7
 8000580:	d1e8      	bne.n	8000554 <AVI_ParserInit+0x1c4>
          if(buf[i+3] == id[3])
 8000582:	f892 e003 	ldrb.w	lr, [r2, #3]
 8000586:	f898 7003 	ldrb.w	r7, [r8, #3]
 800058a:	45be      	cmp	lr, r7
 800058c:	d1e2      	bne.n	8000554 <AVI_ParserInit+0x1c4>
    if(offset == 0)
 800058e:	2900      	cmp	r1, #0
 8000590:	f43f af1d 	beq.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.AudioBufSize=*((uint16_t*)tbuf);            
 8000594:	8893      	ldrh	r3, [r2, #4]
 8000596:	8363      	strh	r3, [r4, #26]
 8000598:	e76b      	b.n	8000472 <AVI_ParserInit+0xe2>
      if(listheader->ListType != AVI_STRL_ID)
 800059a:	4915      	ldr	r1, [pc, #84]	@ (80005f0 <AVI_ParserInit+0x260>)
 800059c:	6897      	ldr	r7, [r2, #8]
 800059e:	428f      	cmp	r7, r1
 80005a0:	f47f af15 	bne.w	80003ce <AVI_ParserInit+0x3e>
      if(strhheader->BlockID != AVI_STRH_ID)
 80005a4:	f101 417c 	add.w	r1, r1, #4227858432	@ 0xfc000000
 80005a8:	68d7      	ldr	r7, [r2, #12]
 80005aa:	428f      	cmp	r7, r1
 80005ac:	f47f af0f 	bne.w	80003ce <AVI_ParserInit+0x3e>
      if(strhheader->StreamType != AVI_AUDS_STREAM)
 80005b0:	f101 612f 	add.w	r1, r1, #183500800	@ 0xaf00000
 80005b4:	6957      	ldr	r7, [r2, #20]
 80005b6:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 80005ba:	31ee      	adds	r1, #238	@ 0xee
 80005bc:	428f      	cmp	r7, r1
 80005be:	f47f af06 	bne.w	80003ce <AVI_ParserInit+0x3e>
      wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80005c2:	6911      	ldr	r1, [r2, #16]
 80005c4:	3114      	adds	r1, #20
      if(wavheader->BlockID != AVI_STRF_ID)
 80005c6:	5857      	ldr	r7, [r2, r1]
      wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80005c8:	440a      	add	r2, r1
      if(wavheader->BlockID != AVI_STRF_ID)
 80005ca:	4287      	cmp	r7, r0
 80005cc:	f47f aeff 	bne.w	80003ce <AVI_ParserInit+0x3e>
      pavi->aviInfo.SampleRate=wavheader->SampleRate;      
 80005d0:	68d1      	ldr	r1, [r2, #12]
 80005d2:	6161      	str	r1, [r4, #20]
      pavi->aviInfo.Channels=wavheader->Channels;  
 80005d4:	8951      	ldrh	r1, [r2, #10]
      pavi->aviInfo.AudioType=wavheader->FormatTag;    
 80005d6:	8912      	ldrh	r2, [r2, #8]
      pavi->aviInfo.Channels=wavheader->Channels;  
 80005d8:	8321      	strh	r1, [r4, #24]
      pavi->aviInfo.AudioType=wavheader->FormatTag;    
 80005da:	83a2      	strh	r2, [r4, #28]
 80005dc:	e729      	b.n	8000432 <AVI_ParserInit+0xa2>
 80005de:	bf00      	nop
 80005e0:	46464952 	.word	0x46464952
 80005e4:	20495641 	.word	0x20495641
 80005e8:	5453494c 	.word	0x5453494c
 80005ec:	6c726468 	.word	0x6c726468
 80005f0:	6c727473 	.word	0x6c727473
 80005f4:	73646976 	.word	0x73646976
 80005f8:	73647561 	.word	0x73647561
 80005fc:	47504a4d 	.word	0x47504a4d
 8000600:	0801015c 	.word	0x0801015c
 8000604:	66727473 	.word	0x66727473
 8000608:	08010164 	.word	0x08010164
 800060c:	0801016c 	.word	0x0801016c
 8000610:	08010174 	.word	0x08010174

08000614 <AVI_GetFrame>:
  * @param  pavi: AVI context
  * @param  file:   AVI file
  * @retval type of frame  (audio frame or video frame )
  */
uint32_t AVI_GetFrame(AVI_CONTEXT * pavi, FIL *file, uint8_t skipFlag)
{
 8000614:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t  offset ;
  uint32_t readSize = 0;
 8000616:	2300      	movs	r3, #0
{
 8000618:	b083      	sub	sp, #12
  
  if(pavi->CurrentImage== 0 )
 800061a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
{
 800061c:	4605      	mov	r5, r0
 800061e:	460e      	mov	r6, r1
 8000620:	4617      	mov	r7, r2
  uint32_t readSize = 0;
 8000622:	9301      	str	r3, [sp, #4]
  if(pavi->CurrentImage== 0 )
 8000624:	b164      	cbz	r4, 8000640 <AVI_GetFrame+0x2c>
    f_lseek(file, offset + 12 );
    
  }

  
  if(pavi->aviInfo.StreamID  ==  AVI_VIDS_FLAG)
 8000626:	8beb      	ldrh	r3, [r5, #30]
 8000628:	f246 4263 	movw	r2, #25699	@ 0x6463
 800062c:	4293      	cmp	r3, r2
 800062e:	d046      	beq.n	80006be <AVI_GetFrame+0xaa>

	}
    
    return AVI_VIDEO_FRAME;
  }
  if (pavi->aviInfo.StreamID  ==  AVI_AUDS_FLAG)
 8000630:	f247 7262 	movw	r2, #30562	@ 0x7762
 8000634:	4293      	cmp	r3, r2
 8000636:	f000 808c 	beq.w	8000752 <AVI_GetFrame+0x13e>
    /* Return VIDEO frame */
    return AVI_AUDIO_FRAME;
    
  }
  
  return 0;
 800063a:	2000      	movs	r0, #0
}
 800063c:	b003      	add	sp, #12
 800063e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f_lseek(file, 0 ); /* Go to the file start */
 8000640:	4621      	mov	r1, r4
 8000642:	4630      	mov	r0, r6
 8000644:	f00e feec 	bl	800f420 <f_lseek>
    f_read(file, pavi->pVideoBuffer, pavi->VideoBufferSize, (UINT*)&readSize);
 8000648:	ab01      	add	r3, sp, #4
 800064a:	4630      	mov	r0, r6
 800064c:	e9d5 120d 	ldrd	r1, r2, [r5, #52]	@ 0x34
 8000650:	f00e fd2c 	bl	800f0ac <f_read>
  size-=4;
 8000654:	e9d5 210d 	ldrd	r2, r1, [r5, #52]	@ 0x34
  for(i=0;i<size;i++)
 8000658:	3904      	subs	r1, #4
 800065a:	d01d      	beq.n	8000698 <AVI_GetFrame+0x84>
 800065c:	4623      	mov	r3, r4
 800065e:	e002      	b.n	8000666 <AVI_GetFrame+0x52>
 8000660:	4299      	cmp	r1, r3
 8000662:	461c      	mov	r4, r3
 8000664:	d918      	bls.n	8000698 <AVI_GetFrame+0x84>
    if(buf[i] == id[0])
 8000666:	f812 c004 	ldrb.w	ip, [r2, r4]
  for(i=0;i<size;i++)
 800066a:	3301      	adds	r3, #1
    if(buf[i] == id[0])
 800066c:	f1bc 0f6d 	cmp.w	ip, #109	@ 0x6d
  for(i=0;i<size;i++)
 8000670:	b29b      	uxth	r3, r3
    if(buf[i] == id[0])
 8000672:	d1f5      	bne.n	8000660 <AVI_GetFrame+0x4c>
      if(buf[i+1] == id[1])
 8000674:	1910      	adds	r0, r2, r4
 8000676:	f890 c001 	ldrb.w	ip, [r0, #1]
 800067a:	f1bc 0f6f 	cmp.w	ip, #111	@ 0x6f
 800067e:	d1ef      	bne.n	8000660 <AVI_GetFrame+0x4c>
        if(buf[i+2] == id[2])  
 8000680:	f890 c002 	ldrb.w	ip, [r0, #2]
 8000684:	f1bc 0f76 	cmp.w	ip, #118	@ 0x76
 8000688:	d1ea      	bne.n	8000660 <AVI_GetFrame+0x4c>
          if(buf[i+3] == id[3])
 800068a:	78c0      	ldrb	r0, [r0, #3]
 800068c:	2869      	cmp	r0, #105	@ 0x69
 800068e:	d1e7      	bne.n	8000660 <AVI_GetFrame+0x4c>
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset +4);
 8000690:	1d23      	adds	r3, r4, #4
    f_lseek(file, offset + 12 );
 8000692:	f104 010c 	add.w	r1, r4, #12
 8000696:	e001      	b.n	800069c <AVI_GetFrame+0x88>
  for(i=0;i<size;i++)
 8000698:	210c      	movs	r1, #12
 800069a:	2304      	movs	r3, #4
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset +4);
 800069c:	441a      	add	r2, r3
    f_lseek(file, offset + 12 );
 800069e:	4630      	mov	r0, r6
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 80006a0:	8853      	ldrh	r3, [r2, #2]
 80006a2:	ba5b      	rev16	r3, r3
 80006a4:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 80006a6:	6853      	ldr	r3, [r2, #4]
  if(pavi->aviInfo.StreamSize%2)
 80006a8:	07da      	lsls	r2, r3, #31
    pavi->aviInfo.StreamSize++;
 80006aa:	bf48      	it	mi
 80006ac:	3301      	addmi	r3, #1
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 80006ae:	622b      	str	r3, [r5, #32]
    f_lseek(file, offset + 12 );
 80006b0:	f00e feb6 	bl	800f420 <f_lseek>
  if(pavi->aviInfo.StreamID  ==  AVI_VIDS_FLAG)
 80006b4:	8beb      	ldrh	r3, [r5, #30]
 80006b6:	f246 4263 	movw	r2, #25699	@ 0x6463
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d1b8      	bne.n	8000630 <AVI_GetFrame+0x1c>
	if(skipFlag == 1)
 80006be:	2f01      	cmp	r7, #1
 80006c0:	d018      	beq.n	80006f4 <AVI_GetFrame+0xe0>
	else if(skipFlag == 2)
 80006c2:	2f02      	cmp	r7, #2
 80006c4:	d02d      	beq.n	8000722 <AVI_GetFrame+0x10e>
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006c6:	6a29      	ldr	r1, [r5, #32]
		f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8 , (UINT*)&readSize );
 80006c8:	ab01      	add	r3, sp, #4
 80006ca:	4630      	mov	r0, r6
 80006cc:	f101 0208 	add.w	r2, r1, #8
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006d0:	6329      	str	r1, [r5, #48]	@ 0x30
		f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8 , (UINT*)&readSize );
 80006d2:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006d4:	f00e fcea 	bl	800f0ac <f_read>
		__AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + pavi->aviInfo.StreamSize );
 80006d8:	6a2a      	ldr	r2, [r5, #32]
 80006da:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80006dc:	4413      	add	r3, r2
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 80006de:	885a      	ldrh	r2, [r3, #2]
 80006e0:	ba52      	rev16	r2, r2
 80006e2:	83ea      	strh	r2, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 80006e4:	685b      	ldr	r3, [r3, #4]
  if(pavi->aviInfo.StreamSize%2)
 80006e6:	07d9      	lsls	r1, r3, #31
 80006e8:	461a      	mov	r2, r3
 80006ea:	d518      	bpl.n	800071e <AVI_GetFrame+0x10a>
    pavi->aviInfo.StreamSize++;
 80006ec:	3301      	adds	r3, #1
 80006ee:	622b      	str	r3, [r5, #32]
    return AVI_VIDEO_FRAME;
 80006f0:	2001      	movs	r0, #1
 80006f2:	e7a3      	b.n	800063c <AVI_GetFrame+0x28>
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006f4:	6a2b      	ldr	r3, [r5, #32]
		f_lseek(file, f_tell(file) + pavi->FrameSize);
 80006f6:	4630      	mov	r0, r6
 80006f8:	69b1      	ldr	r1, [r6, #24]
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006fa:	632b      	str	r3, [r5, #48]	@ 0x30
		f_lseek(file, f_tell(file) + pavi->FrameSize);
 80006fc:	4419      	add	r1, r3
 80006fe:	f00e fe8f 	bl	800f420 <f_lseek>
	    f_read(file,  pavi->pVideoBuffer, 8, (UINT*)&readSize);
 8000702:	ab01      	add	r3, sp, #4
 8000704:	2208      	movs	r2, #8
 8000706:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8000708:	4630      	mov	r0, r6
 800070a:	f00e fccf 	bl	800f0ac <f_read>
	    __AVI_GetStreamInfo(pavi,  pavi->pVideoBuffer);
 800070e:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 8000710:	8853      	ldrh	r3, [r2, #2]
 8000712:	ba5b      	rev16	r3, r3
 8000714:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 8000716:	6853      	ldr	r3, [r2, #4]
  if(pavi->aviInfo.StreamSize%2)
 8000718:	07dc      	lsls	r4, r3, #31
 800071a:	461a      	mov	r2, r3
 800071c:	d4e6      	bmi.n	80006ec <AVI_GetFrame+0xd8>
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800071e:	622a      	str	r2, [r5, #32]
 8000720:	e7e6      	b.n	80006f0 <AVI_GetFrame+0xdc>
		f_lseek(file, f_tell(file) - pavi->FrameSize - 8 - 8);
 8000722:	69b3      	ldr	r3, [r6, #24]
 8000724:	4630      	mov	r0, r6
 8000726:	6b29      	ldr	r1, [r5, #48]	@ 0x30
 8000728:	3b10      	subs	r3, #16
 800072a:	1a59      	subs	r1, r3, r1
 800072c:	f00e fe78 	bl	800f420 <f_lseek>
	    f_read(file,  pavi->pVideoBuffer, 8, (UINT*)&readSize);
 8000730:	ab01      	add	r3, sp, #4
 8000732:	2208      	movs	r2, #8
 8000734:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8000736:	4630      	mov	r0, r6
 8000738:	f00e fcb8 	bl	800f0ac <f_read>
	    __AVI_GetStreamInfo(pavi,  pavi->pVideoBuffer);
 800073c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 800073e:	8853      	ldrh	r3, [r2, #2]
 8000740:	ba5b      	rev16	r3, r3
 8000742:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 8000744:	6853      	ldr	r3, [r2, #4]
  if(pavi->aviInfo.StreamSize%2)
 8000746:	07d8      	lsls	r0, r3, #31
    pavi->aviInfo.StreamSize++;
 8000748:	bf48      	it	mi
 800074a:	3301      	addmi	r3, #1
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800074c:	622b      	str	r3, [r5, #32]
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 800074e:	632b      	str	r3, [r5, #48]	@ 0x30
 8000750:	e7ce      	b.n	80006f0 <AVI_GetFrame+0xdc>
    f_read(file, pavi->pAudioBuffer, pavi->FrameSize + 8, (UINT*)&readSize );
 8000752:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8000754:	ab01      	add	r3, sp, #4
 8000756:	6be9      	ldr	r1, [r5, #60]	@ 0x3c
 8000758:	4630      	mov	r0, r6
 800075a:	3208      	adds	r2, #8
 800075c:	f00e fca6 	bl	800f0ac <f_read>
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize );
 8000760:	6a2a      	ldr	r2, [r5, #32]
 8000762:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
    return AVI_AUDIO_FRAME;
 8000764:	2002      	movs	r0, #2
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize );
 8000766:	4413      	add	r3, r2
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 8000768:	885a      	ldrh	r2, [r3, #2]
 800076a:	ba52      	rev16	r2, r2
 800076c:	83ea      	strh	r2, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800076e:	685b      	ldr	r3, [r3, #4]
  if(pavi->aviInfo.StreamSize%2)
 8000770:	07da      	lsls	r2, r3, #31
    pavi->aviInfo.StreamSize++;
 8000772:	bf48      	it	mi
 8000774:	3301      	addmi	r3, #1
 8000776:	622b      	str	r3, [r5, #32]
 8000778:	e760      	b.n	800063c <AVI_GetFrame+0x28>
 800077a:	bf00      	nop

0800077c <i2c_register_get>:
    return 1;

}

static int i2c_register_get(fxls8974_i2c_sensorhandle_t *pSensorHandle, uint8_t reg_addr, uint8_t *reg_data)
{
 800077c:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint8_t status;
	uint32_t count_iter = 0;


	i2c_repeated_start = 1;
 800077e:	2301      	movs	r3, #1
{
 8000780:	b085      	sub	sp, #20
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 8000782:	2600      	movs	r6, #0
{
 8000784:	4605      	mov	r5, r0
	i2c_repeated_start = 1;
 8000786:	4c17      	ldr	r4, [pc, #92]	@ (80007e4 <i2c_register_get+0x68>)
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 8000788:	9600      	str	r6, [sp, #0]
{
 800078a:	4616      	mov	r6, r2
 800078c:	f88d 100f 	strb.w	r1, [sp, #15]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 8000790:	f10d 020f 	add.w	r2, sp, #15
 8000794:	8881      	ldrh	r1, [r0, #4]
 8000796:	68af      	ldr	r7, [r5, #8]
 8000798:	6800      	ldr	r0, [r0, #0]
	i2c_repeated_start = 1;
 800079a:	7023      	strb	r3, [r4, #0]
    status = pSensorHandle->pI2C_data_Tx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, &reg_addr, 1, I2C_FIRST_FRAME);
 800079c:	47b8      	blx	r7
    if(HAL_OK != status)
 800079e:	b9e8      	cbnz	r0, 80007dc <i2c_register_get+0x60>
 80007a0:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <i2c_register_get+0x6c>)
 80007a2:	e001      	b.n	80007a8 <i2c_register_get+0x2c>

    while(i2c_repeated_start)
    {

    	count_iter++;
    	if(count_iter > MAX_ITERATIONS_NUM)
 80007a4:	3b01      	subs	r3, #1
 80007a6:	d019      	beq.n	80007dc <i2c_register_get+0x60>
    while(i2c_repeated_start)
 80007a8:	7821      	ldrb	r1, [r4, #0]
 80007aa:	2900      	cmp	r1, #0
 80007ac:	d1fa      	bne.n	80007a4 <i2c_register_get+0x28>
    		return 0;

    }

    status = pSensorHandle->pI2C_data_Rx(pSensorHandle->pI2C_instance, pSensorHandle->slaveAddress, reg_data, 1, I2C_LAST_FRAME);
 80007ae:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80007b2:	68ec      	ldr	r4, [r5, #12]
 80007b4:	2301      	movs	r3, #1
 80007b6:	4632      	mov	r2, r6
 80007b8:	9100      	str	r1, [sp, #0]
 80007ba:	88a9      	ldrh	r1, [r5, #4]
 80007bc:	6828      	ldr	r0, [r5, #0]
 80007be:	47a0      	blx	r4
    if(HAL_OK != status)
 80007c0:	b960      	cbnz	r0, 80007dc <i2c_register_get+0x60>
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <i2c_register_get+0x6c>)
 80007c4:	4909      	ldr	r1, [pc, #36]	@ (80007ec <i2c_register_get+0x70>)
 80007c6:	e001      	b.n	80007cc <i2c_register_get+0x50>
    count_iter = 0;
    while(i2c_rx_cplt == 0)
    {

    	count_iter++;
    	if(count_iter > MAX_ITERATIONS_NUM)
 80007c8:	3b01      	subs	r3, #1
 80007ca:	d007      	beq.n	80007dc <i2c_register_get+0x60>
    while(i2c_rx_cplt == 0)
 80007cc:	780a      	ldrb	r2, [r1, #0]
 80007ce:	2a00      	cmp	r2, #0
 80007d0:	d0fa      	beq.n	80007c8 <i2c_register_get+0x4c>
    		return 0;

    }

    i2c_rx_cplt = 0;
 80007d2:	2300      	movs	r3, #0

    return 1;
 80007d4:	2001      	movs	r0, #1
    i2c_rx_cplt = 0;
 80007d6:	700b      	strb	r3, [r1, #0]

}
 80007d8:	b005      	add	sp, #20
 80007da:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return 0;
 80007dc:	2000      	movs	r0, #0
}
 80007de:	b005      	add	sp, #20
 80007e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2400008c 	.word	0x2400008c
 80007e8:	000f4241 	.word	0x000f4241
 80007ec:	2400008d 	.word	0x2400008d

080007f0 <FXLS8974_I2C_Init>:
{
 80007f0:	b510      	push	{r4, lr}
 80007f2:	f8bd c008 	ldrh.w	ip, [sp, #8]
    if(( pSensorHandle == NULL ) || ( instance == NULL ) || ( pI2C_funTx == NULL ) || ( pI2C_funRx == NULL ))
 80007f6:	b1a8      	cbz	r0, 8000824 <FXLS8974_I2C_Init+0x34>
 80007f8:	b1a1      	cbz	r1, 8000824 <FXLS8974_I2C_Init+0x34>
 80007fa:	b19a      	cbz	r2, 8000824 <FXLS8974_I2C_Init+0x34>
 80007fc:	b193      	cbz	r3, 8000824 <FXLS8974_I2C_Init+0x34>
    pSensorHandle->pI2C_instance = instance;
 80007fe:	6001      	str	r1, [r0, #0]
    status = i2c_register_get(pSensorHandle, FXLS8974_WHO_AM_I, &pSensorHandle->data_reg);
 8000800:	2113      	movs	r1, #19
    pSensorHandle->pI2C_data_Tx = pI2C_funTx;
 8000802:	6082      	str	r2, [r0, #8]
    status = i2c_register_get(pSensorHandle, FXLS8974_WHO_AM_I, &pSensorHandle->data_reg);
 8000804:	f100 0210 	add.w	r2, r0, #16
    pSensorHandle->pI2C_data_Rx = pI2C_funRx;
 8000808:	60c3      	str	r3, [r0, #12]
    pSensorHandle->slaveAddress = sAddress;
 800080a:	4604      	mov	r4, r0
 800080c:	f8a0 c004 	strh.w	ip, [r0, #4]
    status = i2c_register_get(pSensorHandle, FXLS8974_WHO_AM_I, &pSensorHandle->data_reg);
 8000810:	f7ff ffb4 	bl	800077c <i2c_register_get>
    if(HAL_OK != status)
 8000814:	b930      	cbnz	r0, 8000824 <FXLS8974_I2C_Init+0x34>
    if(FXLS8974_WHOAMI_VALUE != whoami)
 8000816:	7c20      	ldrb	r0, [r4, #16]
 8000818:	f1a0 0086 	sub.w	r0, r0, #134	@ 0x86
 800081c:	fab0 f080 	clz	r0, r0
 8000820:	0940      	lsrs	r0, r0, #5
}
 8000822:	bd10      	pop	{r4, pc}
        return 0;
 8000824:	2000      	movs	r0, #0
}
 8000826:	bd10      	pop	{r4, pc}

08000828 <HAL_I2C_MasterTxCpltCallback>:
// CallBacks Functions

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{

	i2c_tx_cplt = 1;
 8000828:	4a04      	ldr	r2, [pc, #16]	@ (800083c <HAL_I2C_MasterTxCpltCallback+0x14>)
 800082a:	2101      	movs	r1, #1

	if(i2c_repeated_start == 1)
 800082c:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <HAL_I2C_MasterTxCpltCallback+0x18>)
	i2c_tx_cplt = 1;
 800082e:	7011      	strb	r1, [r2, #0]
	if(i2c_repeated_start == 1)
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	428a      	cmp	r2, r1
 8000834:	d101      	bne.n	800083a <HAL_I2C_MasterTxCpltCallback+0x12>
		i2c_repeated_start = 0;
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]

}
 800083a:	4770      	bx	lr
 800083c:	2400008e 	.word	0x2400008e
 8000840:	2400008c 	.word	0x2400008c

08000844 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{

	i2c_rx_cplt = 1;
 8000844:	4b01      	ldr	r3, [pc, #4]	@ (800084c <HAL_I2C_MasterRxCpltCallback+0x8>)
 8000846:	2201      	movs	r2, #1
 8000848:	701a      	strb	r2, [r3, #0]

}
 800084a:	4770      	bx	lr
 800084c:	2400008d 	.word	0x2400008d

08000850 <GC9A01_write_data.constprop.0.isra.0>:

    return ret;

}

int GC9A01_write_data(uint8_t *data, size_t len)
 8000850:	b570      	push	{r4, r5, r6, lr}
	while(spi_dma_not_ready)
 8000852:	4b1e      	ldr	r3, [pc, #120]	@ (80008cc <GC9A01_write_data.constprop.0.isra.0+0x7c>)
int GC9A01_write_data(uint8_t *data, size_t len)
 8000854:	4605      	mov	r5, r0
 8000856:	4c1e      	ldr	r4, [pc, #120]	@ (80008d0 <GC9A01_write_data.constprop.0.isra.0+0x80>)
	while(spi_dma_not_ready)
 8000858:	e001      	b.n	800085e <GC9A01_write_data.constprop.0.isra.0+0xe>
		if(count_iter >= MAX_ITERATIONS_NUM)
 800085a:	3b01      	subs	r3, #1
 800085c:	d002      	beq.n	8000864 <GC9A01_write_data.constprop.0.isra.0+0x14>
	while(spi_dma_not_ready)
 800085e:	7822      	ldrb	r2, [r4, #0]
 8000860:	2a00      	cmp	r2, #0
 8000862:	d1fa      	bne.n	800085a <GC9A01_write_data.constprop.0.isra.0+0xa>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000864:	2201      	movs	r2, #1
 8000866:	2102      	movs	r1, #2
 8000868:	481a      	ldr	r0, [pc, #104]	@ (80008d4 <GC9A01_write_data.constprop.0.isra.0+0x84>)
 800086a:	f005 fcbf 	bl	80061ec <HAL_GPIO_WritePin>
}
 800086e:	4b17      	ldr	r3, [pc, #92]	@ (80008cc <GC9A01_write_data.constprop.0.isra.0+0x7c>)
 8000870:	e001      	b.n	8000876 <GC9A01_write_data.constprop.0.isra.0+0x26>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000872:	3b01      	subs	r3, #1
 8000874:	d002      	beq.n	800087c <GC9A01_write_data.constprop.0.isra.0+0x2c>
	while(spi_dma_not_ready)
 8000876:	7822      	ldrb	r2, [r4, #0]
 8000878:	2a00      	cmp	r2, #0
 800087a:	d1fa      	bne.n	8000872 <GC9A01_write_data.constprop.0.isra.0+0x22>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800087c:	4e16      	ldr	r6, [pc, #88]	@ (80008d8 <GC9A01_write_data.constprop.0.isra.0+0x88>)
 800087e:	2101      	movs	r1, #1
 8000880:	2200      	movs	r2, #0
 8000882:	4814      	ldr	r0, [pc, #80]	@ (80008d4 <GC9A01_write_data.constprop.0.isra.0+0x84>)
 8000884:	f005 fcb2 	bl	80061ec <HAL_GPIO_WritePin>
	while(spi_dma_not_ready && !join)
	{

		count_iter++;

		if(count_iter >= MAX_ITERATIONS_NUM)
 8000888:	4914      	ldr	r1, [pc, #80]	@ (80008dc <GC9A01_write_data.constprop.0.isra.0+0x8c>)
 800088a:	6833      	ldr	r3, [r6, #0]
 800088c:	e001      	b.n	8000892 <GC9A01_write_data.constprop.0.isra.0+0x42>
 800088e:	428b      	cmp	r3, r1
 8000890:	d81a      	bhi.n	80008c8 <GC9A01_write_data.constprop.0.isra.0+0x78>
	while(spi_dma_not_ready && !join)
 8000892:	7822      	ldrb	r2, [r4, #0]
		count_iter++;
 8000894:	3301      	adds	r3, #1
	while(spi_dma_not_ready && !join)
 8000896:	f002 00ff 	and.w	r0, r2, #255	@ 0xff
 800089a:	2a00      	cmp	r2, #0
 800089c:	d1f7      	bne.n	800088e <GC9A01_write_data.constprop.0.isra.0+0x3e>

	}

	count_iter = 0;

	spi_dma_not_ready = 1;
 800089e:	2201      	movs	r2, #1
	count_iter = 0;
 80008a0:	6030      	str	r0, [r6, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80008a2:	4629      	mov	r1, r5
 80008a4:	480e      	ldr	r0, [pc, #56]	@ (80008e0 <GC9A01_write_data.constprop.0.isra.0+0x90>)
	spi_dma_not_ready = 1;
 80008a6:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80008a8:	f00b fb9c 	bl	800bfe4 <HAL_SPI_Transmit_DMA>
}
 80008ac:	4b07      	ldr	r3, [pc, #28]	@ (80008cc <GC9A01_write_data.constprop.0.isra.0+0x7c>)
 80008ae:	e001      	b.n	80008b4 <GC9A01_write_data.constprop.0.isra.0+0x64>
		if(count_iter >= MAX_ITERATIONS_NUM)
 80008b0:	3b01      	subs	r3, #1
 80008b2:	d002      	beq.n	80008ba <GC9A01_write_data.constprop.0.isra.0+0x6a>
	while(spi_dma_not_ready)
 80008b4:	7822      	ldrb	r2, [r4, #0]
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	d1fa      	bne.n	80008b0 <GC9A01_write_data.constprop.0.isra.0+0x60>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80008ba:	2201      	movs	r2, #1
 80008bc:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <GC9A01_write_data.constprop.0.isra.0+0x84>)
 80008be:	4611      	mov	r1, r2
}
 80008c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80008c4:	f005 bc92 	b.w	80061ec <HAL_GPIO_WritePin>
 80008c8:	6033      	str	r3, [r6, #0]
 80008ca:	e7ef      	b.n	80008ac <GC9A01_write_data.constprop.0.isra.0+0x5c>
 80008cc:	000f4240 	.word	0x000f4240
 80008d0:	24000094 	.word	0x24000094
 80008d4:	58020400 	.word	0x58020400
 80008d8:	24000090 	.word	0x24000090
 80008dc:	000f423f 	.word	0x000f423f
 80008e0:	240002f0 	.word	0x240002f0

080008e4 <GC9A01_set_data_command>:
{
 80008e4:	b410      	push	{r4}
	while(spi_dma_not_ready)
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <GC9A01_set_data_command+0x24>)
{
 80008e8:	4602      	mov	r2, r0
 80008ea:	4c08      	ldr	r4, [pc, #32]	@ (800090c <GC9A01_set_data_command+0x28>)
	while(spi_dma_not_ready)
 80008ec:	e001      	b.n	80008f2 <GC9A01_set_data_command+0xe>
		if(count_iter >= MAX_ITERATIONS_NUM)
 80008ee:	3b01      	subs	r3, #1
 80008f0:	d002      	beq.n	80008f8 <GC9A01_set_data_command+0x14>
	while(spi_dma_not_ready)
 80008f2:	7821      	ldrb	r1, [r4, #0]
 80008f4:	2900      	cmp	r1, #0
 80008f6:	d1fa      	bne.n	80008ee <GC9A01_set_data_command+0xa>
	if(val==0)
 80008f8:	b102      	cbz	r2, 80008fc <GC9A01_set_data_command+0x18>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2102      	movs	r1, #2
 80008fe:	4804      	ldr	r0, [pc, #16]	@ (8000910 <GC9A01_set_data_command+0x2c>)
}
 8000900:	f85d 4b04 	ldr.w	r4, [sp], #4
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000904:	f005 bc72 	b.w	80061ec <HAL_GPIO_WritePin>
 8000908:	000f4240 	.word	0x000f4240
 800090c:	24000094 	.word	0x24000094
 8000910:	58020400 	.word	0x58020400

08000914 <GC9A01_set_chip_select>:
{
 8000914:	b410      	push	{r4}
	while(spi_dma_not_ready)
 8000916:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <GC9A01_set_chip_select+0x30>)
{
 8000918:	4602      	mov	r2, r0
 800091a:	4c0b      	ldr	r4, [pc, #44]	@ (8000948 <GC9A01_set_chip_select+0x34>)
	while(spi_dma_not_ready)
 800091c:	e001      	b.n	8000922 <GC9A01_set_chip_select+0xe>
		if(count_iter >= MAX_ITERATIONS_NUM)
 800091e:	3b01      	subs	r3, #1
 8000920:	d002      	beq.n	8000928 <GC9A01_set_chip_select+0x14>
	while(spi_dma_not_ready)
 8000922:	7821      	ldrb	r1, [r4, #0]
 8000924:	2900      	cmp	r1, #0
 8000926:	d1fa      	bne.n	800091e <GC9A01_set_chip_select+0xa>
    if (val==0)
 8000928:	b92a      	cbnz	r2, 8000936 <GC9A01_set_chip_select+0x22>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800092a:	2101      	movs	r1, #1
 800092c:	4807      	ldr	r0, [pc, #28]	@ (800094c <GC9A01_set_chip_select+0x38>)
}
 800092e:	f85d 4b04 	ldr.w	r4, [sp], #4
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000932:	f005 bc5b 	b.w	80061ec <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000936:	2201      	movs	r2, #1
 8000938:	4804      	ldr	r0, [pc, #16]	@ (800094c <GC9A01_set_chip_select+0x38>)
}
 800093a:	f85d 4b04 	ldr.w	r4, [sp], #4
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800093e:	4611      	mov	r1, r2
 8000940:	f005 bc54 	b.w	80061ec <HAL_GPIO_WritePin>
 8000944:	000f4240 	.word	0x000f4240
 8000948:	24000094 	.word	0x24000094
 800094c:	58020400 	.word	0x58020400

08000950 <GC9A01_write_command>:
{
 8000950:	b570      	push	{r4, r5, r6, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	4b21      	ldr	r3, [pc, #132]	@ (80009dc <GC9A01_write_command+0x8c>)
 8000956:	4c22      	ldr	r4, [pc, #136]	@ (80009e0 <GC9A01_write_command+0x90>)
 8000958:	f88d 0007 	strb.w	r0, [sp, #7]
 800095c:	e001      	b.n	8000962 <GC9A01_write_command+0x12>
		if(count_iter >= MAX_ITERATIONS_NUM)
 800095e:	3b01      	subs	r3, #1
 8000960:	d002      	beq.n	8000968 <GC9A01_write_command+0x18>
	while(spi_dma_not_ready)
 8000962:	7822      	ldrb	r2, [r4, #0]
 8000964:	2a00      	cmp	r2, #0
 8000966:	d1fa      	bne.n	800095e <GC9A01_write_command+0xe>
    	HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2102      	movs	r1, #2
 800096c:	481d      	ldr	r0, [pc, #116]	@ (80009e4 <GC9A01_write_command+0x94>)
 800096e:	f005 fc3d 	bl	80061ec <HAL_GPIO_WritePin>
}
 8000972:	4b1a      	ldr	r3, [pc, #104]	@ (80009dc <GC9A01_write_command+0x8c>)
 8000974:	e001      	b.n	800097a <GC9A01_write_command+0x2a>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000976:	3b01      	subs	r3, #1
 8000978:	d002      	beq.n	8000980 <GC9A01_write_command+0x30>
	while(spi_dma_not_ready)
 800097a:	7822      	ldrb	r2, [r4, #0]
 800097c:	2a00      	cmp	r2, #0
 800097e:	d1fa      	bne.n	8000976 <GC9A01_write_command+0x26>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000980:	4e19      	ldr	r6, [pc, #100]	@ (80009e8 <GC9A01_write_command+0x98>)
 8000982:	2200      	movs	r2, #0
 8000984:	4817      	ldr	r0, [pc, #92]	@ (80009e4 <GC9A01_write_command+0x94>)
 8000986:	2101      	movs	r1, #1
 8000988:	f005 fc30 	bl	80061ec <HAL_GPIO_WritePin>
		if(count_iter >= MAX_ITERATIONS_NUM)
 800098c:	4817      	ldr	r0, [pc, #92]	@ (80009ec <GC9A01_write_command+0x9c>)
 800098e:	6833      	ldr	r3, [r6, #0]
}
 8000990:	e001      	b.n	8000996 <GC9A01_write_command+0x46>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000992:	4283      	cmp	r3, r0
 8000994:	d81e      	bhi.n	80009d4 <GC9A01_write_command+0x84>
	while(spi_dma_not_ready && !join)
 8000996:	7822      	ldrb	r2, [r4, #0]
		count_iter++;
 8000998:	3301      	adds	r3, #1
	while(spi_dma_not_ready && !join)
 800099a:	f002 01ff 	and.w	r1, r2, #255	@ 0xff
 800099e:	2a00      	cmp	r2, #0
 80009a0:	d1f7      	bne.n	8000992 <GC9A01_write_command+0x42>
	spi_dma_not_ready = 1;
 80009a2:	2501      	movs	r5, #1
	count_iter = 0;
 80009a4:	6031      	str	r1, [r6, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80009a6:	4812      	ldr	r0, [pc, #72]	@ (80009f0 <GC9A01_write_command+0xa0>)
 80009a8:	f10d 0107 	add.w	r1, sp, #7
 80009ac:	462a      	mov	r2, r5
	spi_dma_not_ready = 1;
 80009ae:	7025      	strb	r5, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80009b0:	f00b fb18 	bl	800bfe4 <HAL_SPI_Transmit_DMA>

#else
	ret = HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
#endif

	if(ret != HAL_OK)
 80009b4:	b978      	cbnz	r0, 80009d6 <GC9A01_write_command+0x86>
		return -1;

	return 1;
 80009b6:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <GC9A01_write_command+0x8c>)
 80009b8:	e001      	b.n	80009be <GC9A01_write_command+0x6e>
		if(count_iter >= MAX_ITERATIONS_NUM)
 80009ba:	3b01      	subs	r3, #1
 80009bc:	d002      	beq.n	80009c4 <GC9A01_write_command+0x74>
	while(spi_dma_not_ready)
 80009be:	7821      	ldrb	r1, [r4, #0]
 80009c0:	2900      	cmp	r1, #0
 80009c2:	d1fa      	bne.n	80009ba <GC9A01_write_command+0x6a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	4807      	ldr	r0, [pc, #28]	@ (80009e4 <GC9A01_write_command+0x94>)
 80009c8:	4611      	mov	r1, r2
 80009ca:	f005 fc0f 	bl	80061ec <HAL_GPIO_WritePin>
}
 80009ce:	4628      	mov	r0, r5
 80009d0:	b002      	add	sp, #8
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
 80009d4:	6033      	str	r3, [r6, #0]
			return -1;
 80009d6:	f04f 35ff 	mov.w	r5, #4294967295
 80009da:	e7ec      	b.n	80009b6 <GC9A01_write_command+0x66>
 80009dc:	000f4240 	.word	0x000f4240
 80009e0:	24000094 	.word	0x24000094
 80009e4:	58020400 	.word	0x58020400
 80009e8:	24000090 	.word	0x24000090
 80009ec:	000f423f 	.word	0x000f423f
 80009f0:	240002f0 	.word	0x240002f0

080009f4 <GC9A01_write_data>:
{
 80009f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009f6:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <GC9A01_write_data+0x88>)
 80009f8:	4605      	mov	r5, r0
 80009fa:	4c21      	ldr	r4, [pc, #132]	@ (8000a80 <GC9A01_write_data+0x8c>)
 80009fc:	460e      	mov	r6, r1
 80009fe:	e001      	b.n	8000a04 <GC9A01_write_data+0x10>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000a00:	3b01      	subs	r3, #1
 8000a02:	d002      	beq.n	8000a0a <GC9A01_write_data+0x16>
	while(spi_dma_not_ready)
 8000a04:	7822      	ldrb	r2, [r4, #0]
 8000a06:	2a00      	cmp	r2, #0
 8000a08:	d1fa      	bne.n	8000a00 <GC9A01_write_data+0xc>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	2102      	movs	r1, #2
 8000a0e:	481d      	ldr	r0, [pc, #116]	@ (8000a84 <GC9A01_write_data+0x90>)
 8000a10:	f005 fbec 	bl	80061ec <HAL_GPIO_WritePin>
}
 8000a14:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <GC9A01_write_data+0x88>)
 8000a16:	e001      	b.n	8000a1c <GC9A01_write_data+0x28>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	d002      	beq.n	8000a22 <GC9A01_write_data+0x2e>
	while(spi_dma_not_ready)
 8000a1c:	7822      	ldrb	r2, [r4, #0]
 8000a1e:	2a00      	cmp	r2, #0
 8000a20:	d1fa      	bne.n	8000a18 <GC9A01_write_data+0x24>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000a22:	4f19      	ldr	r7, [pc, #100]	@ (8000a88 <GC9A01_write_data+0x94>)
 8000a24:	2101      	movs	r1, #1
 8000a26:	2200      	movs	r2, #0
 8000a28:	4816      	ldr	r0, [pc, #88]	@ (8000a84 <GC9A01_write_data+0x90>)
 8000a2a:	f005 fbdf 	bl	80061ec <HAL_GPIO_WritePin>
int GC9A01_spi_tx(uint8_t *data, uint16_t size, uint8_t join)
 8000a2e:	683b      	ldr	r3, [r7, #0]
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000a30:	4916      	ldr	r1, [pc, #88]	@ (8000a8c <GC9A01_write_data+0x98>)
 8000a32:	e001      	b.n	8000a38 <GC9A01_write_data+0x44>
 8000a34:	428b      	cmp	r3, r1
 8000a36:	d81c      	bhi.n	8000a72 <GC9A01_write_data+0x7e>
	while(spi_dma_not_ready && !join)
 8000a38:	7822      	ldrb	r2, [r4, #0]
		count_iter++;
 8000a3a:	3301      	adds	r3, #1
	while(spi_dma_not_ready && !join)
 8000a3c:	f002 00ff 	and.w	r0, r2, #255	@ 0xff
 8000a40:	2a00      	cmp	r2, #0
 8000a42:	d1f7      	bne.n	8000a34 <GC9A01_write_data+0x40>
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a44:	4629      	mov	r1, r5
	spi_dma_not_ready = 1;
 8000a46:	2501      	movs	r5, #1
	count_iter = 0;
 8000a48:	6038      	str	r0, [r7, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a4a:	b2b2      	uxth	r2, r6
 8000a4c:	4810      	ldr	r0, [pc, #64]	@ (8000a90 <GC9A01_write_data+0x9c>)
	spi_dma_not_ready = 1;
 8000a4e:	7025      	strb	r5, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a50:	f00b fac8 	bl	800bfe4 <HAL_SPI_Transmit_DMA>
	if(ret != HAL_OK)
 8000a54:	b970      	cbnz	r0, 8000a74 <GC9A01_write_data+0x80>
	return 1;
 8000a56:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <GC9A01_write_data+0x88>)
 8000a58:	e001      	b.n	8000a5e <GC9A01_write_data+0x6a>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	d002      	beq.n	8000a64 <GC9A01_write_data+0x70>
	while(spi_dma_not_ready)
 8000a5e:	7822      	ldrb	r2, [r4, #0]
 8000a60:	2a00      	cmp	r2, #0
 8000a62:	d1fa      	bne.n	8000a5a <GC9A01_write_data+0x66>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000a64:	2201      	movs	r2, #1
 8000a66:	4807      	ldr	r0, [pc, #28]	@ (8000a84 <GC9A01_write_data+0x90>)
 8000a68:	4611      	mov	r1, r2
 8000a6a:	f005 fbbf 	bl	80061ec <HAL_GPIO_WritePin>
}
 8000a6e:	4628      	mov	r0, r5
 8000a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a72:	603b      	str	r3, [r7, #0]
			return -1;
 8000a74:	f04f 35ff 	mov.w	r5, #4294967295
 8000a78:	e7ed      	b.n	8000a56 <GC9A01_write_data+0x62>
 8000a7a:	bf00      	nop
 8000a7c:	000f4240 	.word	0x000f4240
 8000a80:	24000094 	.word	0x24000094
 8000a84:	58020400 	.word	0x58020400
 8000a88:	24000090 	.word	0x24000090
 8000a8c:	000f423f 	.word	0x000f423f
 8000a90:	240002f0 	.word	0x240002f0

08000a94 <GC9A01_Init>:
void GC9A01_Init(void) {
 8000a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a98:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <GC9A01_Init+0x48>)
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	4c10      	ldr	r4, [pc, #64]	@ (8000ae0 <GC9A01_Init+0x4c>)
 8000a9e:	e001      	b.n	8000aa4 <GC9A01_Init+0x10>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	d002      	beq.n	8000aaa <GC9A01_Init+0x16>
	while(spi_dma_not_ready)
 8000aa4:	7822      	ldrb	r2, [r4, #0]
 8000aa6:	2a00      	cmp	r2, #0
 8000aa8:	d1fa      	bne.n	8000aa0 <GC9A01_Init+0xc>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000aaa:	2201      	movs	r2, #1
 8000aac:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <GC9A01_Init+0x50>)
 8000aae:	4611      	mov	r1, r2
 8000ab0:	f005 fb9c 	bl	80061ec <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000ab4:	2005      	movs	r0, #5
 8000ab6:	f002 fb8d 	bl	80031d4 <HAL_Delay>
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <GC9A01_Init+0x48>)
 8000abc:	e001      	b.n	8000ac2 <GC9A01_Init+0x2e>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	d002      	beq.n	8000ac8 <GC9A01_Init+0x34>
	while(spi_dma_not_ready)
 8000ac2:	7822      	ldrb	r2, [r4, #0]
 8000ac4:	2a00      	cmp	r2, #0
 8000ac6:	d1fa      	bne.n	8000abe <GC9A01_Init+0x2a>
    	HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2104      	movs	r1, #4
 8000acc:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <GC9A01_Init+0x50>)
 8000ace:	f005 fb8d 	bl	80061ec <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000ad2:	200a      	movs	r0, #10
 8000ad4:	f002 fb7e 	bl	80031d4 <HAL_Delay>
 8000ad8:	4b00      	ldr	r3, [pc, #0]	@ (8000adc <GC9A01_Init+0x48>)
 8000ada:	e007      	b.n	8000aec <GC9A01_Init+0x58>
 8000adc:	000f4240 	.word	0x000f4240
 8000ae0:	24000094 	.word	0x24000094
 8000ae4:	58020400 	.word	0x58020400
		if(count_iter >= MAX_ITERATIONS_NUM)
 8000ae8:	3b01      	subs	r3, #1
 8000aea:	d002      	beq.n	8000af2 <GC9A01_Init+0x5e>
	while(spi_dma_not_ready)
 8000aec:	7822      	ldrb	r2, [r4, #0]
 8000aee:	2a00      	cmp	r2, #0
 8000af0:	d1fa      	bne.n	8000ae8 <GC9A01_Init+0x54>
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2104      	movs	r1, #4
 8000af6:	48fe      	ldr	r0, [pc, #1016]	@ (8000ef0 <GC9A01_Init+0x45c>)
 8000af8:	f04f 0414 	mov.w	r4, #20
 8000afc:	f005 fb76 	bl	80061ec <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000b00:	2078      	movs	r0, #120	@ 0x78
 8000b02:	f002 fb67 	bl	80031d4 <HAL_Delay>
    GC9A01_write_command(0xEF);
 8000b06:	20ef      	movs	r0, #239	@ 0xef
 8000b08:	f7ff ff22 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_command(0xEB);
 8000b0c:	20eb      	movs	r0, #235	@ 0xeb
 8000b0e:	f7ff ff1f 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000b12:	f10d 0007 	add.w	r0, sp, #7
 8000b16:	f88d 4007 	strb.w	r4, [sp, #7]
 8000b1a:	f7ff fe99 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xFE);
 8000b1e:	20fe      	movs	r0, #254	@ 0xfe
 8000b20:	25ff      	movs	r5, #255	@ 0xff
 8000b22:	f7ff ff15 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 8000b26:	20ef      	movs	r0, #239	@ 0xef
 8000b28:	f7ff ff12 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_command(0xEB);
 8000b2c:	20eb      	movs	r0, #235	@ 0xeb
 8000b2e:	f7ff ff0f 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000b32:	f10d 0007 	add.w	r0, sp, #7
 8000b36:	f88d 4007 	strb.w	r4, [sp, #7]
 8000b3a:	f7ff fe89 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x84);
 8000b3e:	2084      	movs	r0, #132	@ 0x84
 8000b40:	f04f 0821 	mov.w	r8, #33	@ 0x21
 8000b44:	f7ff ff04 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 8000b48:	2340      	movs	r3, #64	@ 0x40
    return GC9A01_write_data(&val, sizeof(val));
 8000b4a:	f10d 0007 	add.w	r0, sp, #7
 8000b4e:	2400      	movs	r4, #0
 8000b50:	f88d 3007 	strb.w	r3, [sp, #7]
 8000b54:	f7ff fe7c 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x85);
 8000b58:	2085      	movs	r0, #133	@ 0x85
 8000b5a:	f04f 0b01 	mov.w	fp, #1
 8000b5e:	f7ff fef7 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000b62:	f10d 0007 	add.w	r0, sp, #7
 8000b66:	f88d 5007 	strb.w	r5, [sp, #7]
 8000b6a:	f7ff fe71 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x86);
 8000b6e:	2086      	movs	r0, #134	@ 0x86
 8000b70:	2718      	movs	r7, #24
 8000b72:	f7ff feed 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000b76:	f10d 0007 	add.w	r0, sp, #7
 8000b7a:	f88d 5007 	strb.w	r5, [sp, #7]
 8000b7e:	f7ff fe67 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x87);
 8000b82:	2087      	movs	r0, #135	@ 0x87
 8000b84:	2608      	movs	r6, #8
 8000b86:	f7ff fee3 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000b8a:	f10d 0007 	add.w	r0, sp, #7
 8000b8e:	f88d 5007 	strb.w	r5, [sp, #7]
 8000b92:	f7ff fe5d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x88);
 8000b96:	2088      	movs	r0, #136	@ 0x88
 8000b98:	f04f 0910 	mov.w	r9, #16
 8000b9c:	f7ff fed8 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 8000ba0:	230a      	movs	r3, #10
    return GC9A01_write_data(&val, sizeof(val));
 8000ba2:	f10d 0007 	add.w	r0, sp, #7
 8000ba6:	f04f 0a45 	mov.w	sl, #69	@ 0x45
 8000baa:	f88d 3007 	strb.w	r3, [sp, #7]
 8000bae:	f7ff fe4f 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x89);
 8000bb2:	2089      	movs	r0, #137	@ 0x89
 8000bb4:	f7ff fecc 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000bb8:	f10d 0007 	add.w	r0, sp, #7
 8000bbc:	f88d 8007 	strb.w	r8, [sp, #7]
 8000bc0:	f7ff fe46 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8A);
 8000bc4:	208a      	movs	r0, #138	@ 0x8a
 8000bc6:	f7ff fec3 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000bca:	f10d 0007 	add.w	r0, sp, #7
 8000bce:	f88d 4007 	strb.w	r4, [sp, #7]
 8000bd2:	f7ff fe3d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8B);
 8000bd6:	208b      	movs	r0, #139	@ 0x8b
 8000bd8:	f7ff feba 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 8000bdc:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
    return GC9A01_write_data(&val, sizeof(val));
 8000be0:	f10d 0007 	add.w	r0, sp, #7
 8000be4:	f88d 3007 	strb.w	r3, [sp, #7]
 8000be8:	f7ff fe32 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8C);
 8000bec:	208c      	movs	r0, #140	@ 0x8c
 8000bee:	f7ff feaf 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000bf2:	f10d 0007 	add.w	r0, sp, #7
 8000bf6:	f88d b007 	strb.w	fp, [sp, #7]
 8000bfa:	f7ff fe29 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8D);
 8000bfe:	208d      	movs	r0, #141	@ 0x8d
 8000c00:	f7ff fea6 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000c04:	f10d 0007 	add.w	r0, sp, #7
 8000c08:	f88d b007 	strb.w	fp, [sp, #7]
 8000c0c:	f7ff fe20 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8E);
 8000c10:	208e      	movs	r0, #142	@ 0x8e
 8000c12:	f7ff fe9d 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000c16:	f10d 0007 	add.w	r0, sp, #7
 8000c1a:	f88d 5007 	strb.w	r5, [sp, #7]
 8000c1e:	f7ff fe17 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x8F);
 8000c22:	208f      	movs	r0, #143	@ 0x8f
 8000c24:	f7ff fe94 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000c28:	f10d 0007 	add.w	r0, sp, #7
 8000c2c:	f88d 5007 	strb.w	r5, [sp, #7]
 8000c30:	f7ff fe0e 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xB6);
 8000c34:	20b6      	movs	r0, #182	@ 0xb6
 8000c36:	f7ff fe8b 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000c3a:	f10d 0007 	add.w	r0, sp, #7
 8000c3e:	f88d 4007 	strb.w	r4, [sp, #7]
 8000c42:	f7ff fe05 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000c46:	f10d 0007 	add.w	r0, sp, #7
 8000c4a:	f88d 4007 	strb.w	r4, [sp, #7]
 8000c4e:	f7ff fdff 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x36);
 8000c52:	2036      	movs	r0, #54	@ 0x36
 8000c54:	f7ff fe7c 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000c58:	f10d 0007 	add.w	r0, sp, #7
 8000c5c:	f88d 7007 	strb.w	r7, [sp, #7]
 8000c60:	f7ff fdf6 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(COLOR_MODE);
 8000c64:	203a      	movs	r0, #58	@ 0x3a
 8000c66:	f7ff fe73 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__16_BIT);
 8000c6a:	2305      	movs	r3, #5
    return GC9A01_write_data(&val, sizeof(val));
 8000c6c:	f10d 0007 	add.w	r0, sp, #7
 8000c70:	f88d 3007 	strb.w	r3, [sp, #7]
 8000c74:	f7ff fdec 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x90);
 8000c78:	2090      	movs	r0, #144	@ 0x90
 8000c7a:	f7ff fe69 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000c7e:	f10d 0007 	add.w	r0, sp, #7
 8000c82:	f88d 6007 	strb.w	r6, [sp, #7]
 8000c86:	f7ff fde3 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000c8a:	f10d 0007 	add.w	r0, sp, #7
 8000c8e:	f88d 6007 	strb.w	r6, [sp, #7]
 8000c92:	f7ff fddd 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000c96:	f10d 0007 	add.w	r0, sp, #7
 8000c9a:	f88d 6007 	strb.w	r6, [sp, #7]
 8000c9e:	f7ff fdd7 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000ca2:	f10d 0007 	add.w	r0, sp, #7
 8000ca6:	f88d 6007 	strb.w	r6, [sp, #7]
 8000caa:	f7ff fdd1 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xBD);
 8000cae:	20bd      	movs	r0, #189	@ 0xbd
 8000cb0:	f7ff fe4e 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 8000cb4:	2306      	movs	r3, #6
    return GC9A01_write_data(&val, sizeof(val));
 8000cb6:	f10d 0007 	add.w	r0, sp, #7
 8000cba:	f88d 3007 	strb.w	r3, [sp, #7]
 8000cbe:	f7ff fdc7 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xBC);
 8000cc2:	20bc      	movs	r0, #188	@ 0xbc
 8000cc4:	f7ff fe44 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000cc8:	f10d 0007 	add.w	r0, sp, #7
 8000ccc:	f88d 4007 	strb.w	r4, [sp, #7]
 8000cd0:	f7ff fdbe 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xFF);
 8000cd4:	4628      	mov	r0, r5
 8000cd6:	f04f 0513 	mov.w	r5, #19
 8000cda:	f7ff fe39 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 8000cde:	2360      	movs	r3, #96	@ 0x60
    return GC9A01_write_data(&val, sizeof(val));
 8000ce0:	f10d 0007 	add.w	r0, sp, #7
 8000ce4:	f88d 3007 	strb.w	r3, [sp, #7]
 8000ce8:	f7ff fdb2 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000cec:	f10d 0007 	add.w	r0, sp, #7
 8000cf0:	f88d b007 	strb.w	fp, [sp, #7]
 8000cf4:	f7ff fdac 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000cf8:	f10d 0107 	add.w	r1, sp, #7
 8000cfc:	f04f 0204 	mov.w	r2, #4
 8000d00:	4608      	mov	r0, r1
 8000d02:	f88d 2007 	strb.w	r2, [sp, #7]
 8000d06:	f7ff fda3 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xC3);
 8000d0a:	20c3      	movs	r0, #195	@ 0xc3
 8000d0c:	f7ff fe20 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d10:	f10d 0107 	add.w	r1, sp, #7
 8000d14:	f88d 5007 	strb.w	r5, [sp, #7]
 8000d18:	4608      	mov	r0, r1
 8000d1a:	f7ff fd99 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xC4);
 8000d1e:	20c4      	movs	r0, #196	@ 0xc4
 8000d20:	f7ff fe16 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d24:	f10d 0107 	add.w	r1, sp, #7
 8000d28:	f88d 5007 	strb.w	r5, [sp, #7]
 8000d2c:	2570      	movs	r5, #112	@ 0x70
 8000d2e:	4608      	mov	r0, r1
 8000d30:	f7ff fd8e 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xC9);
 8000d34:	20c9      	movs	r0, #201	@ 0xc9
 8000d36:	f7ff fe0b 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d3a:	f10d 0107 	add.w	r1, sp, #7
 8000d3e:	2322      	movs	r3, #34	@ 0x22
 8000d40:	4608      	mov	r0, r1
 8000d42:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d46:	f7ff fd83 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xBE);
 8000d4a:	20be      	movs	r0, #190	@ 0xbe
 8000d4c:	f7ff fe00 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 8000d50:	f04f 0111 	mov.w	r1, #17
    return GC9A01_write_data(&val, sizeof(val));
 8000d54:	f10d 0007 	add.w	r0, sp, #7
 8000d58:	f88d 1007 	strb.w	r1, [sp, #7]
 8000d5c:	f7ff fd78 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xE1);
 8000d60:	20e1      	movs	r0, #225	@ 0xe1
 8000d62:	f7ff fdf5 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d66:	f10d 0007 	add.w	r0, sp, #7
 8000d6a:	f88d 9007 	strb.w	r9, [sp, #7]
 8000d6e:	f7ff fd6f 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0E);
 8000d72:	f04f 0c0e 	mov.w	ip, #14
    return GC9A01_write_data(&val, sizeof(val));
 8000d76:	f10d 0007 	add.w	r0, sp, #7
 8000d7a:	f04f 0937 	mov.w	r9, #55	@ 0x37
 8000d7e:	f88d c007 	strb.w	ip, [sp, #7]
 8000d82:	f7ff fd65 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xDF);
 8000d86:	20df      	movs	r0, #223	@ 0xdf
 8000d88:	f7ff fde2 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000d8c:	f10d 0007 	add.w	r0, sp, #7
 8000d90:	f88d 8007 	strb.w	r8, [sp, #7]
 8000d94:	f7ff fd5c 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0c);
 8000d98:	230c      	movs	r3, #12
    return GC9A01_write_data(&val, sizeof(val));
 8000d9a:	f10d 0007 	add.w	r0, sp, #7
 8000d9e:	f04f 086f 	mov.w	r8, #111	@ 0x6f
 8000da2:	f88d 3007 	strb.w	r3, [sp, #7]
 8000da6:	f7ff fd53 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x02);
 8000daa:	2302      	movs	r3, #2
    return GC9A01_write_data(&val, sizeof(val));
 8000dac:	f10d 0007 	add.w	r0, sp, #7
 8000db0:	f88d 3007 	strb.w	r3, [sp, #7]
 8000db4:	f7ff fd4c 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF0);
 8000db8:	20f0      	movs	r0, #240	@ 0xf0
 8000dba:	f7ff fdc9 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000dbe:	f10d 0007 	add.w	r0, sp, #7
 8000dc2:	f88d a007 	strb.w	sl, [sp, #7]
 8000dc6:	f7ff fd43 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x09);
 8000dca:	f04f 0109 	mov.w	r1, #9
    return GC9A01_write_data(&val, sizeof(val));
 8000dce:	f10d 0007 	add.w	r0, sp, #7
 8000dd2:	f04f 0a36 	mov.w	sl, #54	@ 0x36
 8000dd6:	f88d 1007 	strb.w	r1, [sp, #7]
 8000dda:	f7ff fd39 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000dde:	f10d 0007 	add.w	r0, sp, #7
 8000de2:	f88d 6007 	strb.w	r6, [sp, #7]
 8000de6:	f7ff fd33 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000dea:	f10d 0007 	add.w	r0, sp, #7
 8000dee:	f88d 6007 	strb.w	r6, [sp, #7]
 8000df2:	f7ff fd2d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000df6:	2126      	movs	r1, #38	@ 0x26
 8000df8:	f10d 0007 	add.w	r0, sp, #7
 8000dfc:	f88d 1007 	strb.w	r1, [sp, #7]
 8000e00:	f7ff fd26 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e04:	222a      	movs	r2, #42	@ 0x2a
 8000e06:	f10d 0007 	add.w	r0, sp, #7
 8000e0a:	f88d 2007 	strb.w	r2, [sp, #7]
 8000e0e:	f7ff fd1f 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF1);
 8000e12:	20f1      	movs	r0, #241	@ 0xf1
 8000e14:	f7ff fd9c 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8000e18:	f04f 0e43 	mov.w	lr, #67	@ 0x43
    return GC9A01_write_data(&val, sizeof(val));
 8000e1c:	f10d 0007 	add.w	r0, sp, #7
 8000e20:	f88d e007 	strb.w	lr, [sp, #7]
 8000e24:	f7ff fd14 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e28:	f10d 0007 	add.w	r0, sp, #7
 8000e2c:	f88d 5007 	strb.w	r5, [sp, #7]
 8000e30:	f7ff fd0e 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e34:	2372      	movs	r3, #114	@ 0x72
 8000e36:	f10d 0007 	add.w	r0, sp, #7
 8000e3a:	f88d 3007 	strb.w	r3, [sp, #7]
 8000e3e:	f7ff fd07 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e42:	f10d 0007 	add.w	r0, sp, #7
 8000e46:	f88d a007 	strb.w	sl, [sp, #7]
 8000e4a:	f7ff fd01 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e4e:	f10d 0007 	add.w	r0, sp, #7
 8000e52:	f88d 9007 	strb.w	r9, [sp, #7]
 8000e56:	f7ff fcfb 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e5a:	f10d 0007 	add.w	r0, sp, #7
 8000e5e:	f88d 8007 	strb.w	r8, [sp, #7]
 8000e62:	f7ff fcf5 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF2);
 8000e66:	20f2      	movs	r0, #242	@ 0xf2
 8000e68:	f7ff fd72 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000e6c:	f04f 0345 	mov.w	r3, #69	@ 0x45
    return GC9A01_write_data(&val, sizeof(val));
 8000e70:	f10d 0007 	add.w	r0, sp, #7
 8000e74:	f88d 3007 	strb.w	r3, [sp, #7]
 8000e78:	f7ff fcea 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x09);
 8000e7c:	f04f 0109 	mov.w	r1, #9
    return GC9A01_write_data(&val, sizeof(val));
 8000e80:	f10d 0007 	add.w	r0, sp, #7
 8000e84:	f88d 1007 	strb.w	r1, [sp, #7]
 8000e88:	f7ff fce2 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e8c:	f10d 0007 	add.w	r0, sp, #7
 8000e90:	f88d 6007 	strb.w	r6, [sp, #7]
 8000e94:	f7ff fcdc 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000e98:	f10d 0007 	add.w	r0, sp, #7
 8000e9c:	f88d 6007 	strb.w	r6, [sp, #7]
 8000ea0:	f7ff fcd6 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x26);
 8000ea4:	2126      	movs	r1, #38	@ 0x26
    return GC9A01_write_data(&val, sizeof(val));
 8000ea6:	f10d 0007 	add.w	r0, sp, #7
 8000eaa:	f88d 1007 	strb.w	r1, [sp, #7]
 8000eae:	f7ff fccf 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x2A);
 8000eb2:	222a      	movs	r2, #42	@ 0x2a
    return GC9A01_write_data(&val, sizeof(val));
 8000eb4:	f10d 0007 	add.w	r0, sp, #7
 8000eb8:	f88d 2007 	strb.w	r2, [sp, #7]
 8000ebc:	f7ff fcc8 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xF3);
 8000ec0:	20f3      	movs	r0, #243	@ 0xf3
 8000ec2:	f7ff fd45 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8000ec6:	f04f 0e43 	mov.w	lr, #67	@ 0x43
    return GC9A01_write_data(&val, sizeof(val));
 8000eca:	f10d 0007 	add.w	r0, sp, #7
 8000ece:	f88d e007 	strb.w	lr, [sp, #7]
 8000ed2:	f7ff fcbd 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000ed6:	f10d 0007 	add.w	r0, sp, #7
 8000eda:	f88d 5007 	strb.w	r5, [sp, #7]
 8000ede:	f7ff fcb7 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x72);
 8000ee2:	2372      	movs	r3, #114	@ 0x72
    return GC9A01_write_data(&val, sizeof(val));
 8000ee4:	f10d 0007 	add.w	r0, sp, #7
 8000ee8:	f88d 3007 	strb.w	r3, [sp, #7]
 8000eec:	e002      	b.n	8000ef4 <GC9A01_Init+0x460>
 8000eee:	bf00      	nop
 8000ef0:	58020400 	.word	0x58020400
 8000ef4:	f7ff fcac 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000ef8:	f10d 0007 	add.w	r0, sp, #7
 8000efc:	f88d a007 	strb.w	sl, [sp, #7]
 8000f00:	f7ff fca6 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000f04:	f10d 0007 	add.w	r0, sp, #7
 8000f08:	f88d 9007 	strb.w	r9, [sp, #7]
 8000f0c:	f7ff fca0 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000f10:	f10d 0007 	add.w	r0, sp, #7
 8000f14:	f88d 8007 	strb.w	r8, [sp, #7]
 8000f18:	f7ff fc9a 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xED);
 8000f1c:	20ed      	movs	r0, #237	@ 0xed
 8000f1e:	f7ff fd17 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 8000f22:	231b      	movs	r3, #27
    return GC9A01_write_data(&val, sizeof(val));
 8000f24:	f10d 0007 	add.w	r0, sp, #7
 8000f28:	f04f 0963 	mov.w	r9, #99	@ 0x63
 8000f2c:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f30:	f7ff fc8e 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0B);
 8000f34:	230b      	movs	r3, #11
    return GC9A01_write_data(&val, sizeof(val));
 8000f36:	f10d 0007 	add.w	r0, sp, #7
 8000f3a:	f04f 0807 	mov.w	r8, #7
 8000f3e:	f04f 0a0f 	mov.w	sl, #15
 8000f42:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f46:	f7ff fc83 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xAE);
 8000f4a:	20ae      	movs	r0, #174	@ 0xae
 8000f4c:	f7ff fd00 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 8000f50:	2377      	movs	r3, #119	@ 0x77
    return GC9A01_write_data(&val, sizeof(val));
 8000f52:	f10d 0007 	add.w	r0, sp, #7
 8000f56:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f5a:	f7ff fc79 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xCD);
 8000f5e:	20cd      	movs	r0, #205	@ 0xcd
 8000f60:	f7ff fcf6 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000f64:	f10d 0007 	add.w	r0, sp, #7
 8000f68:	f88d 9007 	strb.w	r9, [sp, #7]
 8000f6c:	f7ff fc70 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x70);
 8000f70:	4628      	mov	r0, r5
 8000f72:	f7ff fced 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8000f76:	eb0d 0008 	add.w	r0, sp, r8
 8000f7a:	f88d 8007 	strb.w	r8, [sp, #7]
 8000f7e:	f7ff fc67 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000f82:	eb0d 0008 	add.w	r0, sp, r8
 8000f86:	f88d 8007 	strb.w	r8, [sp, #7]
 8000f8a:	f7ff fc61 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x04);
 8000f8e:	f04f 0004 	mov.w	r0, #4
 8000f92:	f88d 0007 	strb.w	r0, [sp, #7]
    return GC9A01_write_data(&val, sizeof(val));
 8000f96:	eb0d 0008 	add.w	r0, sp, r8
 8000f9a:	f7ff fc59 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0E);
 8000f9e:	f04f 0c0e 	mov.w	ip, #14
    return GC9A01_write_data(&val, sizeof(val));
 8000fa2:	eb0d 0008 	add.w	r0, sp, r8
 8000fa6:	f88d c007 	strb.w	ip, [sp, #7]
 8000faa:	f7ff fc51 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000fae:	eb0d 0008 	add.w	r0, sp, r8
 8000fb2:	f88d a007 	strb.w	sl, [sp, #7]
 8000fb6:	f7ff fc4b 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x09);
 8000fba:	f04f 0109 	mov.w	r1, #9
    return GC9A01_write_data(&val, sizeof(val));
 8000fbe:	eb0d 0008 	add.w	r0, sp, r8
 8000fc2:	f88d 1007 	strb.w	r1, [sp, #7]
 8000fc6:	f7ff fc43 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000fca:	eb0d 0008 	add.w	r0, sp, r8
 8000fce:	f88d 8007 	strb.w	r8, [sp, #7]
 8000fd2:	f7ff fc3d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8000fd6:	eb0d 0008 	add.w	r0, sp, r8
 8000fda:	f88d 6007 	strb.w	r6, [sp, #7]
 8000fde:	f7ff fc37 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x03);
 8000fe2:	2303      	movs	r3, #3
    return GC9A01_write_data(&val, sizeof(val));
 8000fe4:	eb0d 0008 	add.w	r0, sp, r8
 8000fe8:	2671      	movs	r6, #113	@ 0x71
 8000fea:	f88d 3007 	strb.w	r3, [sp, #7]
 8000fee:	f7ff fc2f 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0xE8);
 8000ff2:	20e8      	movs	r0, #232	@ 0xe8
 8000ff4:	f7ff fcac 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 8000ff8:	2334      	movs	r3, #52	@ 0x34
    return GC9A01_write_data(&val, sizeof(val));
 8000ffa:	eb0d 0008 	add.w	r0, sp, r8
 8000ffe:	f88d 3007 	strb.w	r3, [sp, #7]
 8001002:	f7ff fc25 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x62);
 8001006:	2062      	movs	r0, #98	@ 0x62
 8001008:	f7ff fca2 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 800100c:	eb0d 0008 	add.w	r0, sp, r8
 8001010:	f88d 7007 	strb.w	r7, [sp, #7]
 8001014:	f7ff fc1c 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x0D);
 8001018:	230d      	movs	r3, #13
    return GC9A01_write_data(&val, sizeof(val));
 800101a:	eb0d 0008 	add.w	r0, sp, r8
 800101e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001022:	f7ff fc15 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001026:	eb0d 0008 	add.w	r0, sp, r8
 800102a:	f88d 6007 	strb.w	r6, [sp, #7]
 800102e:	f7ff fc0f 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xED);
 8001032:	23ed      	movs	r3, #237	@ 0xed
    return GC9A01_write_data(&val, sizeof(val));
 8001034:	eb0d 0008 	add.w	r0, sp, r8
 8001038:	f88d 3007 	strb.w	r3, [sp, #7]
 800103c:	f7ff fc08 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001040:	eb0d 0008 	add.w	r0, sp, r8
 8001044:	f88d 5007 	strb.w	r5, [sp, #7]
 8001048:	f7ff fc02 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800104c:	eb0d 0008 	add.w	r0, sp, r8
 8001050:	f88d 5007 	strb.w	r5, [sp, #7]
 8001054:	f7ff fbfc 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001058:	eb0d 0008 	add.w	r0, sp, r8
 800105c:	f88d 7007 	strb.w	r7, [sp, #7]
 8001060:	f7ff fbf6 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001064:	eb0d 0008 	add.w	r0, sp, r8
 8001068:	f88d a007 	strb.w	sl, [sp, #7]
 800106c:	f7ff fbf0 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001070:	eb0d 0008 	add.w	r0, sp, r8
 8001074:	f88d 6007 	strb.w	r6, [sp, #7]
 8001078:	f7ff fbea 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xEF);
 800107c:	23ef      	movs	r3, #239	@ 0xef
    return GC9A01_write_data(&val, sizeof(val));
 800107e:	eb0d 0008 	add.w	r0, sp, r8
 8001082:	f04f 0a45 	mov.w	sl, #69	@ 0x45
 8001086:	f88d 3007 	strb.w	r3, [sp, #7]
 800108a:	f7ff fbe1 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800108e:	eb0d 0008 	add.w	r0, sp, r8
 8001092:	f88d 5007 	strb.w	r5, [sp, #7]
 8001096:	f7ff fbdb 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800109a:	eb0d 0008 	add.w	r0, sp, r8
 800109e:	f88d 5007 	strb.w	r5, [sp, #7]
 80010a2:	f7ff fbd5 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x63);
 80010a6:	4648      	mov	r0, r9
 80010a8:	f04f 09f1 	mov.w	r9, #241	@ 0xf1
 80010ac:	f7ff fc50 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80010b0:	eb0d 0008 	add.w	r0, sp, r8
 80010b4:	f88d 7007 	strb.w	r7, [sp, #7]
 80010b8:	f7ff fbca 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x11);
 80010bc:	f04f 0111 	mov.w	r1, #17
    return GC9A01_write_data(&val, sizeof(val));
 80010c0:	eb0d 0008 	add.w	r0, sp, r8
 80010c4:	f88d 1007 	strb.w	r1, [sp, #7]
 80010c8:	f7ff fbc2 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80010cc:	eb0d 0008 	add.w	r0, sp, r8
 80010d0:	f88d 6007 	strb.w	r6, [sp, #7]
 80010d4:	f7ff fbbc 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80010d8:	eb0d 0008 	add.w	r0, sp, r8
 80010dc:	f88d 9007 	strb.w	r9, [sp, #7]
 80010e0:	f7ff fbb6 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80010e4:	eb0d 0008 	add.w	r0, sp, r8
 80010e8:	f88d 5007 	strb.w	r5, [sp, #7]
 80010ec:	f7ff fbb0 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80010f0:	eb0d 0008 	add.w	r0, sp, r8
 80010f4:	f88d 5007 	strb.w	r5, [sp, #7]
 80010f8:	f7ff fbaa 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80010fc:	eb0d 0008 	add.w	r0, sp, r8
 8001100:	f88d 7007 	strb.w	r7, [sp, #7]
 8001104:	f7ff fba4 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x13);
 8001108:	f04f 0213 	mov.w	r2, #19
    return GC9A01_write_data(&val, sizeof(val));
 800110c:	eb0d 0008 	add.w	r0, sp, r8
 8001110:	2767      	movs	r7, #103	@ 0x67
 8001112:	f88d 2007 	strb.w	r2, [sp, #7]
 8001116:	f7ff fb9b 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800111a:	eb0d 0008 	add.w	r0, sp, r8
 800111e:	f88d 6007 	strb.w	r6, [sp, #7]
 8001122:	f7ff fb95 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xF3);
 8001126:	23f3      	movs	r3, #243	@ 0xf3
    return GC9A01_write_data(&val, sizeof(val));
 8001128:	eb0d 0008 	add.w	r0, sp, r8
 800112c:	2629      	movs	r6, #41	@ 0x29
 800112e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001132:	f7ff fb8d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001136:	eb0d 0008 	add.w	r0, sp, r8
 800113a:	f88d 5007 	strb.w	r5, [sp, #7]
 800113e:	f7ff fb87 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001142:	eb0d 0008 	add.w	r0, sp, r8
 8001146:	f88d 5007 	strb.w	r5, [sp, #7]
 800114a:	f7ff fb81 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x64);
 800114e:	2064      	movs	r0, #100	@ 0x64
 8001150:	253c      	movs	r5, #60	@ 0x3c
 8001152:	f7ff fbfd 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 8001156:	2328      	movs	r3, #40	@ 0x28
    return GC9A01_write_data(&val, sizeof(val));
 8001158:	eb0d 0008 	add.w	r0, sp, r8
 800115c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001160:	f7ff fb76 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001164:	eb0d 0008 	add.w	r0, sp, r8
 8001168:	f88d 6007 	strb.w	r6, [sp, #7]
 800116c:	f7ff fb70 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001170:	eb0d 0008 	add.w	r0, sp, r8
 8001174:	f88d 9007 	strb.w	r9, [sp, #7]
 8001178:	f7ff fb6a 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800117c:	eb0d 0008 	add.w	r0, sp, r8
 8001180:	f88d b007 	strb.w	fp, [sp, #7]
 8001184:	f7ff fb64 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001188:	eb0d 0008 	add.w	r0, sp, r8
 800118c:	f88d 9007 	strb.w	r9, [sp, #7]
 8001190:	f7ff fb5e 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001194:	eb0d 0008 	add.w	r0, sp, r8
 8001198:	f88d 4007 	strb.w	r4, [sp, #7]
 800119c:	f7ff fb58 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80011a0:	eb0d 0008 	add.w	r0, sp, r8
 80011a4:	f88d 8007 	strb.w	r8, [sp, #7]
 80011a8:	f7ff fb52 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x66);
 80011ac:	2066      	movs	r0, #102	@ 0x66
 80011ae:	f04f 0910 	mov.w	r9, #16
 80011b2:	f7ff fbcd 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80011b6:	eb0d 0008 	add.w	r0, sp, r8
 80011ba:	f88d 5007 	strb.w	r5, [sp, #7]
 80011be:	f7ff fb47 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80011c2:	eb0d 0008 	add.w	r0, sp, r8
 80011c6:	f88d 4007 	strb.w	r4, [sp, #7]
 80011ca:	f7ff fb41 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0xCD);
 80011ce:	23cd      	movs	r3, #205	@ 0xcd
    return GC9A01_write_data(&val, sizeof(val));
 80011d0:	eb0d 0008 	add.w	r0, sp, r8
 80011d4:	f88d 3007 	strb.w	r3, [sp, #7]
 80011d8:	f7ff fb3a 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80011dc:	eb0d 0008 	add.w	r0, sp, r8
 80011e0:	f88d 7007 	strb.w	r7, [sp, #7]
 80011e4:	f7ff fb34 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80011e8:	eb0d 0008 	add.w	r0, sp, r8
 80011ec:	f88d a007 	strb.w	sl, [sp, #7]
 80011f0:	f7ff fb2e 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80011f4:	eb0d 0008 	add.w	r0, sp, r8
 80011f8:	f88d a007 	strb.w	sl, [sp, #7]
 80011fc:	f7ff fb28 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001200:	eb0d 0008 	add.w	r0, sp, r8
 8001204:	f88d 9007 	strb.w	r9, [sp, #7]
 8001208:	f7ff fb22 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800120c:	eb0d 0008 	add.w	r0, sp, r8
 8001210:	f88d 4007 	strb.w	r4, [sp, #7]
 8001214:	f7ff fb1c 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001218:	eb0d 0008 	add.w	r0, sp, r8
 800121c:	f88d 4007 	strb.w	r4, [sp, #7]
 8001220:	f7ff fb16 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001224:	eb0d 0008 	add.w	r0, sp, r8
 8001228:	f88d 4007 	strb.w	r4, [sp, #7]
 800122c:	f7ff fb10 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x67);
 8001230:	4638      	mov	r0, r7
 8001232:	f7ff fb8d 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 8001236:	eb0d 0008 	add.w	r0, sp, r8
 800123a:	f88d 4007 	strb.w	r4, [sp, #7]
 800123e:	f7ff fb07 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001242:	eb0d 0008 	add.w	r0, sp, r8
 8001246:	f88d 5007 	strb.w	r5, [sp, #7]
 800124a:	f7ff fb01 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800124e:	eb0d 0008 	add.w	r0, sp, r8
 8001252:	f88d 4007 	strb.w	r4, [sp, #7]
 8001256:	f7ff fafb 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800125a:	eb0d 0008 	add.w	r0, sp, r8
 800125e:	f88d 4007 	strb.w	r4, [sp, #7]
 8001262:	f7ff faf5 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001266:	eb0d 0008 	add.w	r0, sp, r8
 800126a:	f88d 4007 	strb.w	r4, [sp, #7]
 800126e:	f7ff faef 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 8001272:	eb0d 0008 	add.w	r0, sp, r8
 8001276:	f88d b007 	strb.w	fp, [sp, #7]
 800127a:	f7ff fae9 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x54);
 800127e:	2354      	movs	r3, #84	@ 0x54
    return GC9A01_write_data(&val, sizeof(val));
 8001280:	eb0d 0008 	add.w	r0, sp, r8
 8001284:	2598      	movs	r5, #152	@ 0x98
 8001286:	f88d 3007 	strb.w	r3, [sp, #7]
 800128a:	f7ff fae1 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800128e:	eb0d 0008 	add.w	r0, sp, r8
 8001292:	f88d 9007 	strb.w	r9, [sp, #7]
 8001296:	f7ff fadb 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x32);
 800129a:	2332      	movs	r3, #50	@ 0x32
    return GC9A01_write_data(&val, sizeof(val));
 800129c:	eb0d 0008 	add.w	r0, sp, r8
 80012a0:	f88d 3007 	strb.w	r3, [sp, #7]
 80012a4:	f7ff fad4 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80012a8:	eb0d 0008 	add.w	r0, sp, r8
 80012ac:	f88d 5007 	strb.w	r5, [sp, #7]
 80012b0:	f7ff face 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x74);
 80012b4:	2074      	movs	r0, #116	@ 0x74
 80012b6:	f7ff fb4b 	bl	8000950 <GC9A01_write_command>
    return GC9A01_write_data(&val, sizeof(val));
 80012ba:	eb0d 0008 	add.w	r0, sp, r8
 80012be:	f88d 9007 	strb.w	r9, [sp, #7]
 80012c2:	f7ff fac5 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x85);
 80012c6:	2385      	movs	r3, #133	@ 0x85
    return GC9A01_write_data(&val, sizeof(val));
 80012c8:	eb0d 0008 	add.w	r0, sp, r8
 80012cc:	f88d 3007 	strb.w	r3, [sp, #7]
 80012d0:	f7ff fabe 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x80);
 80012d4:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
    return GC9A01_write_data(&val, sizeof(val));
 80012d8:	eb0d 0008 	add.w	r0, sp, r8
 80012dc:	f88d 3007 	strb.w	r3, [sp, #7]
 80012e0:	f7ff fab6 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80012e4:	eb0d 0008 	add.w	r0, sp, r8
 80012e8:	f88d 4007 	strb.w	r4, [sp, #7]
 80012ec:	f7ff fab0 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 80012f0:	eb0d 0008 	add.w	r0, sp, r8
 80012f4:	f88d 4007 	strb.w	r4, [sp, #7]
 80012f8:	f7ff faaa 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_byte(0x4E);
 80012fc:	234e      	movs	r3, #78	@ 0x4e
    return GC9A01_write_data(&val, sizeof(val));
 80012fe:	eb0d 0008 	add.w	r0, sp, r8
 8001302:	f88d 3007 	strb.w	r3, [sp, #7]
 8001306:	f7ff faa3 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800130a:	eb0d 0008 	add.w	r0, sp, r8
 800130e:	f88d 4007 	strb.w	r4, [sp, #7]
 8001312:	f7ff fa9d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x98);
 8001316:	4628      	mov	r0, r5
 8001318:	f7ff fb1a 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 800131c:	233e      	movs	r3, #62	@ 0x3e
    return GC9A01_write_data(&val, sizeof(val));
 800131e:	eb0d 0008 	add.w	r0, sp, r8
 8001322:	f88d 3007 	strb.w	r3, [sp, #7]
 8001326:	f7ff fa93 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
 800132a:	eb0d 0008 	add.w	r0, sp, r8
 800132e:	f88d 8007 	strb.w	r8, [sp, #7]
 8001332:	f7ff fa8d 	bl	8000850 <GC9A01_write_data.constprop.0.isra.0>
    GC9A01_write_command(0x35);
 8001336:	2035      	movs	r0, #53	@ 0x35
 8001338:	f7ff fb0a 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_command(0x21);
 800133c:	2021      	movs	r0, #33	@ 0x21
 800133e:	f7ff fb07 	bl	8000950 <GC9A01_write_command>
    GC9A01_write_command(0x11);
 8001342:	2011      	movs	r0, #17
 8001344:	f7ff fb04 	bl	8000950 <GC9A01_write_command>
    HAL_Delay(120);
 8001348:	2078      	movs	r0, #120	@ 0x78
 800134a:	f001 ff43 	bl	80031d4 <HAL_Delay>
    GC9A01_write_command(0x29);
 800134e:	4630      	mov	r0, r6
 8001350:	f7ff fafe 	bl	8000950 <GC9A01_write_command>
    HAL_Delay(20);
 8001354:	2014      	movs	r0, #20
}
 8001356:	b003      	add	sp, #12
 8001358:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_Delay(20);
 800135c:	f001 bf3a 	b.w	80031d4 <HAL_Delay>

08001360 <GC9A01_set_frame>:
{
 8001360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001362:	b085      	sub	sp, #20
 8001364:	466b      	mov	r3, sp
 8001366:	e883 0003 	stmia.w	r3, {r0, r1}
    if(GC9A01_write_command(COL_ADDR_SET) != 1)
 800136a:	202a      	movs	r0, #42	@ 0x2a
 800136c:	f8bd 5000 	ldrh.w	r5, [sp]
 8001370:	f8bd 7002 	ldrh.w	r7, [sp, #2]
 8001374:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 8001378:	f8bd 6006 	ldrh.w	r6, [sp, #6]
 800137c:	f7ff fae8 	bl	8000950 <GC9A01_write_command>
 8001380:	2801      	cmp	r0, #1
 8001382:	d003      	beq.n	800138c <GC9A01_set_frame+0x2c>
    	return -1;
 8001384:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001388:	b005      	add	sp, #20
 800138a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    data[0] = (frame.start.X >> 8) & 0xFF;
 800138c:	0a2a      	lsrs	r2, r5, #8
 800138e:	2300      	movs	r3, #0
    if(GC9A01_write_data(data, sizeof(data)) != 1)
 8001390:	2104      	movs	r1, #4
 8001392:	a803      	add	r0, sp, #12
    data[0] = (frame.start.X >> 8) & 0xFF;
 8001394:	f362 0307 	bfi	r3, r2, #0, #8
    data[2] = (frame.end.X >> 8) & 0xFF;
 8001398:	0a22      	lsrs	r2, r4, #8
    data[0] = (frame.start.X >> 8) & 0xFF;
 800139a:	f365 230f 	bfi	r3, r5, #8, #8
 800139e:	f362 4317 	bfi	r3, r2, #16, #8
 80013a2:	f364 631f 	bfi	r3, r4, #24, #8
 80013a6:	9303      	str	r3, [sp, #12]
    if(GC9A01_write_data(data, sizeof(data)) != 1)
 80013a8:	f7ff fb24 	bl	80009f4 <GC9A01_write_data>
 80013ac:	2801      	cmp	r0, #1
 80013ae:	d1e9      	bne.n	8001384 <GC9A01_set_frame+0x24>
    if(GC9A01_write_command(ROW_ADDR_SET) != 1)
 80013b0:	202b      	movs	r0, #43	@ 0x2b
 80013b2:	f7ff facd 	bl	8000950 <GC9A01_write_command>
 80013b6:	2801      	cmp	r0, #1
 80013b8:	d1e4      	bne.n	8001384 <GC9A01_set_frame+0x24>
    data[0] = (frame.start.Y >> 8) & 0xFF;
 80013ba:	0a3a      	lsrs	r2, r7, #8
 80013bc:	2300      	movs	r3, #0
    if(GC9A01_write_data(data, sizeof(data)) != 1)
 80013be:	a803      	add	r0, sp, #12
 80013c0:	2104      	movs	r1, #4
    data[0] = (frame.start.Y >> 8) & 0xFF;
 80013c2:	f362 0307 	bfi	r3, r2, #0, #8
    data[2] = (frame.end.Y >> 8) & 0xFF;
 80013c6:	0a32      	lsrs	r2, r6, #8
    data[0] = (frame.start.Y >> 8) & 0xFF;
 80013c8:	f367 230f 	bfi	r3, r7, #8, #8
 80013cc:	f362 4317 	bfi	r3, r2, #16, #8
 80013d0:	f366 631f 	bfi	r3, r6, #24, #8
 80013d4:	9303      	str	r3, [sp, #12]
    if(GC9A01_write_data(data, sizeof(data)) != 1)
 80013d6:	f7ff fb0d 	bl	80009f4 <GC9A01_write_data>
 80013da:	2801      	cmp	r0, #1
 80013dc:	d1d2      	bne.n	8001384 <GC9A01_set_frame+0x24>
 80013de:	e7d3      	b.n	8001388 <GC9A01_set_frame+0x28>

080013e0 <GC9A01_sleep_mode>:
{
 80013e0:	b510      	push	{r4, lr}
	if(command)
 80013e2:	b140      	cbz	r0, 80013f6 <GC9A01_sleep_mode+0x16>
		ret = GC9A01_write_command(SLEEP_MODE_ON);
 80013e4:	2010      	movs	r0, #16
 80013e6:	f7ff fab3 	bl	8000950 <GC9A01_write_command>
 80013ea:	4604      	mov	r4, r0
	HAL_Delay(120);
 80013ec:	2078      	movs	r0, #120	@ 0x78
 80013ee:	f001 fef1 	bl	80031d4 <HAL_Delay>
}
 80013f2:	4620      	mov	r0, r4
 80013f4:	bd10      	pop	{r4, pc}
		ret = GC9A01_write_command(SLEEP_MODE_OFF);
 80013f6:	2011      	movs	r0, #17
 80013f8:	f7ff faaa 	bl	8000950 <GC9A01_write_command>
 80013fc:	4604      	mov	r4, r0
	HAL_Delay(120);
 80013fe:	2078      	movs	r0, #120	@ 0x78
 8001400:	f001 fee8 	bl	80031d4 <HAL_Delay>
}
 8001404:	4620      	mov	r0, r4
 8001406:	bd10      	pop	{r4, pc}

08001408 <GC9A01_spi_tx>:
{
 8001408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800140a:	f8df c050 	ldr.w	ip, [pc, #80]	@ 800145c <GC9A01_spi_tx+0x54>
	while(spi_dma_not_ready && !join)
 800140e:	fab2 f582 	clz	r5, r2
 8001412:	4e0f      	ldr	r6, [pc, #60]	@ (8001450 <GC9A01_spi_tx+0x48>)
{
 8001414:	460a      	mov	r2, r1
 8001416:	f8dc 3000 	ldr.w	r3, [ip]
	while(spi_dma_not_ready && !join)
 800141a:	096d      	lsrs	r5, r5, #5
		if(count_iter >= MAX_ITERATIONS_NUM)
 800141c:	4f0d      	ldr	r7, [pc, #52]	@ (8001454 <GC9A01_spi_tx+0x4c>)
	while(spi_dma_not_ready && !join)
 800141e:	e002      	b.n	8001426 <GC9A01_spi_tx+0x1e>
 8001420:	b12d      	cbz	r5, 800142e <GC9A01_spi_tx+0x26>
		if(count_iter >= MAX_ITERATIONS_NUM)
 8001422:	42bb      	cmp	r3, r7
 8001424:	d80f      	bhi.n	8001446 <GC9A01_spi_tx+0x3e>
	while(spi_dma_not_ready && !join)
 8001426:	7834      	ldrb	r4, [r6, #0]
		count_iter++;
 8001428:	3301      	adds	r3, #1
	while(spi_dma_not_ready && !join)
 800142a:	2c00      	cmp	r4, #0
 800142c:	d1f8      	bne.n	8001420 <GC9A01_spi_tx+0x18>
	count_iter = 0;
 800142e:	2300      	movs	r3, #0
	spi_dma_not_ready = 1;
 8001430:	2401      	movs	r4, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001432:	4601      	mov	r1, r0
 8001434:	4808      	ldr	r0, [pc, #32]	@ (8001458 <GC9A01_spi_tx+0x50>)
	count_iter = 0;
 8001436:	f8cc 3000 	str.w	r3, [ip]
	spi_dma_not_ready = 1;
 800143a:	7034      	strb	r4, [r6, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800143c:	f00a fdd2 	bl	800bfe4 <HAL_SPI_Transmit_DMA>
	if(ret != HAL_OK)
 8001440:	b918      	cbnz	r0, 800144a <GC9A01_spi_tx+0x42>
	return 1;
 8001442:	4620      	mov	r0, r4

}
 8001444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001446:	f8cc 3000 	str.w	r3, [ip]
			return -1;
 800144a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800144e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001450:	24000094 	.word	0x24000094
 8001454:	000f423f 	.word	0x000f423f
 8001458:	240002f0 	.word	0x240002f0
 800145c:	24000090 	.word	0x24000090

08001460 <JPEG_Decode_DMA>:
  * @param  FrameSourceAddress    : video buffer address.
  * @param  DestAddress : YCbCr destination Frame Buffer Address.
  * @retval None
  */
int JPEG_Decode_DMA(JPEG_HandleTypeDef *hjpeg, uint32_t FrameSourceAddress ,uint32_t FrameSize, uint32_t DestAddress)
{
 8001460:	b570      	push	{r4, r5, r6, lr}
 8001462:	4616      	mov	r6, r2
 8001464:	b082      	sub	sp, #8
  Input_frameSize = FrameSize;

  Jpeg_HWDecodingEnd = 0;
  
  /* Start JPEG decoding with DMA method */
  if(HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT) != HAL_OK)
 8001466:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  JPEGSourceAddress =  FrameSourceAddress ;
 800146a:	4d0a      	ldr	r5, [pc, #40]	@ (8001494 <JPEG_Decode_DMA+0x34>)
  Input_frameIndex=0;
 800146c:	2400      	movs	r4, #0
  if(HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT) != HAL_OK)
 800146e:	9200      	str	r2, [sp, #0]
  JPEGSourceAddress =  FrameSourceAddress ;
 8001470:	6029      	str	r1, [r5, #0]
  FrameBufferAddress = DestAddress;
 8001472:	4d09      	ldr	r5, [pc, #36]	@ (8001498 <JPEG_Decode_DMA+0x38>)
 8001474:	602b      	str	r3, [r5, #0]
  Input_frameIndex=0;
 8001476:	4d09      	ldr	r5, [pc, #36]	@ (800149c <JPEG_Decode_DMA+0x3c>)
 8001478:	602c      	str	r4, [r5, #0]
  Input_frameSize = FrameSize;
 800147a:	4d09      	ldr	r5, [pc, #36]	@ (80014a0 <JPEG_Decode_DMA+0x40>)
 800147c:	602e      	str	r6, [r5, #0]
  Jpeg_HWDecodingEnd = 0;
 800147e:	4d09      	ldr	r5, [pc, #36]	@ (80014a4 <JPEG_Decode_DMA+0x44>)
 8001480:	602c      	str	r4, [r5, #0]
  if(HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT) != HAL_OK)
 8001482:	f006 fa31 	bl	80078e8 <HAL_JPEG_Decode_DMA>
	  return -1;
  
  
  return 1;
 8001486:	42a0      	cmp	r0, r4
  
}
 8001488:	bf14      	ite	ne
 800148a:	f04f 30ff 	movne.w	r0, #4294967295
 800148e:	2001      	moveq	r0, #1
 8001490:	b002      	add	sp, #8
 8001492:	bd70      	pop	{r4, r5, r6, pc}
 8001494:	240000a0 	.word	0x240000a0
 8001498:	240000a4 	.word	0x240000a4
 800149c:	24000098 	.word	0x24000098
 80014a0:	2400009c 	.word	0x2400009c
 80014a4:	240000a8 	.word	0x240000a8

080014a8 <HAL_JPEG_InfoReadyCallback>:
  * @param pInfo: JPEG Info Struct pointer
  * @retval None
  */
void HAL_JPEG_InfoReadyCallback(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{  
}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop

080014ac <HAL_JPEG_GetDataCallback>:
  * @param hjpeg: JPEG handle pointer
  * @param NbDecodedData: Number of decoded (consumed) bytes from input buffer
  * @retval None
  */
void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbDecodedData)
{
 80014ac:	b410      	push	{r4}
  uint32_t inDataLength; 
  Input_frameIndex += NbDecodedData;
 80014ae:	4c0e      	ldr	r4, [pc, #56]	@ (80014e8 <HAL_JPEG_GetDataCallback+0x3c>)
{
 80014b0:	468c      	mov	ip, r1
  if( Input_frameIndex < Input_frameSize)
 80014b2:	4a0e      	ldr	r2, [pc, #56]	@ (80014ec <HAL_JPEG_GetDataCallback+0x40>)
  Input_frameIndex += NbDecodedData;
 80014b4:	6823      	ldr	r3, [r4, #0]
  if( Input_frameIndex < Input_frameSize)
 80014b6:	6812      	ldr	r2, [r2, #0]
  Input_frameIndex += NbDecodedData;
 80014b8:	440b      	add	r3, r1
 80014ba:	6023      	str	r3, [r4, #0]
  if( Input_frameIndex < Input_frameSize)
 80014bc:	4293      	cmp	r3, r2
  {
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 80014be:	4c0c      	ldr	r4, [pc, #48]	@ (80014f0 <HAL_JPEG_GetDataCallback+0x44>)
 80014c0:	6821      	ldr	r1, [r4, #0]
  if( Input_frameIndex < Input_frameSize)
 80014c2:	d20b      	bcs.n	80014dc <HAL_JPEG_GetDataCallback+0x30>
    
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 80014c4:	1ad2      	subs	r2, r2, r3
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 80014c6:	4461      	add	r1, ip
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 80014c8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 80014cc:	6021      	str	r1, [r4, #0]
  {
    inDataLength = 0; 
  }
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
  
}
 80014ce:	f85d 4b04 	ldr.w	r4, [sp], #4
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 80014d2:	bf28      	it	cs
 80014d4:	f44f 3280 	movcs.w	r2, #65536	@ 0x10000
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
 80014d8:	f006 ba44 	b.w	8007964 <HAL_JPEG_ConfigInputBuffer>
    inDataLength = 0; 
 80014dc:	2200      	movs	r2, #0
}
 80014de:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
 80014e2:	f006 ba3f 	b.w	8007964 <HAL_JPEG_ConfigInputBuffer>
 80014e6:	bf00      	nop
 80014e8:	24000098 	.word	0x24000098
 80014ec:	2400009c 	.word	0x2400009c
 80014f0:	240000a0 	.word	0x240000a0

080014f4 <HAL_JPEG_DataReadyCallback>:
  * @retval None
  */
void HAL_JPEG_DataReadyCallback (JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength)
{
  /* Update JPEG encoder output buffer address*/  
  FrameBufferAddress += OutDataLength;
 80014f4:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_JPEG_DataReadyCallback+0x18>)
{
 80014f6:	4611      	mov	r1, r2

  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT); 
 80014f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
{
 80014fc:	b410      	push	{r4}
  FrameBufferAddress += OutDataLength;
 80014fe:	681c      	ldr	r4, [r3, #0]
 8001500:	4421      	add	r1, r4
}
 8001502:	f85d 4b04 	ldr.w	r4, [sp], #4
  FrameBufferAddress += OutDataLength;
 8001506:	6019      	str	r1, [r3, #0]
  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT); 
 8001508:	f006 ba30 	b.w	800796c <HAL_JPEG_ConfigOutputBuffer>
 800150c:	240000a4 	.word	0x240000a4

08001510 <HAL_JPEG_ErrorCallback>:
  * @param hjpeg: JPEG handle pointer
  * @retval None
  */
void HAL_JPEG_ErrorCallback(JPEG_HandleTypeDef *hjpeg)
{
  Error_Handler();
 8001510:	f000 baa6 	b.w	8001a60 <Error_Handler>

08001514 <HAL_JPEG_DecodeCpltCallback>:
  * @param hjpeg: JPEG handle pointer
  * @retval None
  */
void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{    
  Jpeg_HWDecodingEnd = 1; 
 8001514:	4b01      	ldr	r3, [pc, #4]	@ (800151c <HAL_JPEG_DecodeCpltCallback+0x8>)
 8001516:	2201      	movs	r2, #1
 8001518:	601a      	str	r2, [r3, #0]
}
 800151a:	4770      	bx	lr
 800151c:	240000a8 	.word	0x240000a8

08001520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001520:	b510      	push	{r4, lr}
 8001522:	b09e      	sub	sp, #120	@ 0x78
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001524:	224c      	movs	r2, #76	@ 0x4c
 8001526:	2100      	movs	r1, #0
 8001528:	a80a      	add	r0, sp, #40	@ 0x28
 800152a:	f00e f98b 	bl	800f844 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152e:	2220      	movs	r2, #32
 8001530:	2100      	movs	r1, #0
 8001532:	a802      	add	r0, sp, #8
 8001534:	f00e f986 	bl	800f844 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8001538:	4b27      	ldr	r3, [pc, #156]	@ (80015d8 <SystemClock_Config+0xb8>)
 800153a:	f04f 32ff 	mov.w	r2, #4294967295

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800153e:	2002      	movs	r0, #2
  RCC->CKGAENR = 0xFFFFFFFF;
 8001540:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001544:	f007 fa2c 	bl	80089a0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001548:	4a24      	ldr	r2, [pc, #144]	@ (80015dc <SystemClock_Config+0xbc>)
 800154a:	2300      	movs	r3, #0
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	6993      	ldr	r3, [r2, #24]
 8001550:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001554:	6193      	str	r3, [r2, #24]
 8001556:	6993      	ldr	r3, [r2, #24]
 8001558:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001560:	6993      	ldr	r3, [r2, #24]
 8001562:	049b      	lsls	r3, r3, #18
 8001564:	d5fc      	bpl.n	8001560 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001566:	2101      	movs	r1, #1
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = 64;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001568:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800156a:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 800156c:	2406      	movs	r4, #6
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800156e:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = 6;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
 8001572:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001574:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001576:	2140      	movs	r1, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 8001578:	940a      	str	r4, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800157a:	9418      	str	r4, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLM = 4;
 800157c:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLP = 2;
 800157e:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001580:	910e      	str	r1, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001582:	210c      	movs	r1, #12
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001584:	9219      	str	r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001586:	9415      	str	r4, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001588:	931c      	str	r3, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800158a:	e9cd 2313 	strd	r2, r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 22;
 800158e:	2216      	movs	r2, #22
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001590:	e9cd 131a 	strd	r1, r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 22;
 8001594:	9216      	str	r2, [sp, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001596:	f007 fa99 	bl	8008acc <HAL_RCC_OscConfig>
 800159a:	b9a8      	cbnz	r0, 80015c8 <SystemClock_Config+0xa8>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800159c:	213f      	movs	r1, #63	@ 0x3f
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159e:	2203      	movs	r2, #3
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80015a0:	2400      	movs	r4, #0
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80015a2:	2340      	movs	r3, #64	@ 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015a4:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015a6:	e9cd 1202 	strd	r1, r2, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80015aa:	2108      	movs	r1, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80015ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80015b0:	e9cd 4104 	strd	r4, r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015b4:	2102      	movs	r1, #2
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80015b6:	e9cd 3306 	strd	r3, r3, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015ba:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015be:	f007 fdf7 	bl	80091b0 <HAL_RCC_ClockConfig>
 80015c2:	b920      	cbnz	r0, 80015ce <SystemClock_Config+0xae>
  {
    Error_Handler();
  }
}
 80015c4:	b01e      	add	sp, #120	@ 0x78
 80015c6:	bd10      	pop	{r4, pc}
  while (1)
  {
  }
#else

  HAL_NVIC_SystemReset();
 80015c8:	f002 fdfa 	bl	80041c0 <HAL_NVIC_SystemReset>

#endif

  /* USER CODE END Error_Handler_Debug */
}
 80015cc:	e7e6      	b.n	800159c <SystemClock_Config+0x7c>
  HAL_NVIC_SystemReset();
 80015ce:	f002 fdf7 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 80015d2:	b01e      	add	sp, #120	@ 0x78
 80015d4:	bd10      	pop	{r4, pc}
 80015d6:	bf00      	nop
 80015d8:	58024400 	.word	0x58024400
 80015dc:	58024800 	.word	0x58024800

080015e0 <MX_ADC1_Init>:
  hadc1.Instance = ADC1;
 80015e0:	482b      	ldr	r0, [pc, #172]	@ (8001690 <MX_ADC1_Init+0xb0>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80015e2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
  hadc1.Instance = ADC1;
 80015e6:	492b      	ldr	r1, [pc, #172]	@ (8001694 <MX_ADC1_Init+0xb4>)
  ADC_MultiModeTypeDef multimode = {0};
 80015e8:	2300      	movs	r3, #0
{
 80015ea:	b510      	push	{r4, lr}
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80015ec:	e9c0 1200 	strd	r1, r2, [r0]
{
 80015f0:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015f2:	2408      	movs	r4, #8
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f4:	2104      	movs	r1, #4
  hadc1.Init.NbrOfConversion = 1;
 80015f6:	2201      	movs	r2, #1
  ADC_MultiModeTypeDef multimode = {0};
 80015f8:	9300      	str	r3, [sp, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015fa:	9303      	str	r3, [sp, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015fc:	6101      	str	r1, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015fe:	8283      	strh	r3, [r0, #20]
  hadc1.Init.NbrOfConversion = 1;
 8001600:	6182      	str	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001602:	7703      	strb	r3, [r0, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001604:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001606:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800160a:	e9c0 4302 	strd	r4, r3, [r0, #8]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800160e:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001612:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8001616:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800161a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800161e:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001622:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001626:	f002 fbc3 	bl	8003db0 <HAL_ADC_Init>
 800162a:	bb18      	cbnz	r0, 8001674 <MX_ADC1_Init+0x94>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800162c:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800162e:	4669      	mov	r1, sp
 8001630:	4817      	ldr	r0, [pc, #92]	@ (8001690 <MX_ADC1_Init+0xb0>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001632:	9300      	str	r3, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001634:	f002 fcf4 	bl	8004020 <HAL_ADCEx_MultiModeConfigChannel>
 8001638:	bb30      	cbnz	r0, 8001688 <MX_ADC1_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_16;
 800163a:	4817      	ldr	r0, [pc, #92]	@ (8001698 <MX_ADC1_Init+0xb8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800163c:	2206      	movs	r2, #6
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800163e:	2407      	movs	r4, #7
  sConfig.Offset = 0;
 8001640:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001642:	a903      	add	r1, sp, #12
  sConfig.OffsetSignedSaturation = DISABLE;
 8001644:	f88d 3025 	strb.w	r3, [sp, #37]	@ 0x25
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001648:	e9cd 0203 	strd	r0, r2, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800164c:	f240 70ff 	movw	r0, #2047	@ 0x7ff
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001650:	2204      	movs	r2, #4
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001652:	e9cd 4005 	strd	r4, r0, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001656:	480e      	ldr	r0, [pc, #56]	@ (8001690 <MX_ADC1_Init+0xb0>)
  sConfig.Offset = 0;
 8001658:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800165c:	f001 fe56 	bl	800330c <HAL_ADC_ConfigChannel>
 8001660:	b978      	cbnz	r0, 8001682 <MX_ADC1_Init+0xa2>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8001662:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001666:	2100      	movs	r1, #0
 8001668:	4809      	ldr	r0, [pc, #36]	@ (8001690 <MX_ADC1_Init+0xb0>)
 800166a:	f002 fc87 	bl	8003f7c <HAL_ADCEx_Calibration_Start>
 800166e:	b920      	cbnz	r0, 800167a <MX_ADC1_Init+0x9a>
}
 8001670:	b00a      	add	sp, #40	@ 0x28
 8001672:	bd10      	pop	{r4, pc}
  HAL_NVIC_SystemReset();
 8001674:	f002 fda4 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001678:	e7d8      	b.n	800162c <MX_ADC1_Init+0x4c>
  HAL_NVIC_SystemReset();
 800167a:	f002 fda1 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 800167e:	b00a      	add	sp, #40	@ 0x28
 8001680:	bd10      	pop	{r4, pc}
  HAL_NVIC_SystemReset();
 8001682:	f002 fd9d 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001686:	e7ec      	b.n	8001662 <MX_ADC1_Init+0x82>
  HAL_NVIC_SystemReset();
 8001688:	f002 fd9a 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 800168c:	e7d5      	b.n	800163a <MX_ADC1_Init+0x5a>
 800168e:	bf00      	nop
 8001690:	240000c4 	.word	0x240000c4
 8001694:	40022000 	.word	0x40022000
 8001698:	43210000 	.word	0x43210000

0800169c <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800169c:	4aca      	ldr	r2, [pc, #808]	@ (80019c8 <main+0x32c>)
 800169e:	6953      	ldr	r3, [r2, #20]
 80016a0:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
{
 80016a4:	b530      	push	{r4, r5, lr}
 80016a6:	b08f      	sub	sp, #60	@ 0x3c
 80016a8:	d111      	bne.n	80016ce <main+0x32>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80016ae:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80016b2:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80016b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80016ba:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80016be:	6953      	ldr	r3, [r2, #20]
 80016c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80016c6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80016ca:	f3bf 8f6f 	isb	sy
  HAL_Init();
 80016ce:	f001 fd3f 	bl	8003150 <HAL_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d2:	2400      	movs	r4, #0
  SystemClock_Config();
 80016d4:	f7ff ff24 	bl	8001520 <SystemClock_Config>
  HAL_Delay(500);
 80016d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016dc:	f001 fd7a 	bl	80031d4 <HAL_Delay>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016e0:	4bba      	ldr	r3, [pc, #744]	@ (80019cc <main+0x330>)
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80016e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e6:	48ba      	ldr	r0, [pc, #744]	@ (80019d0 <main+0x334>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e8:	2501      	movs	r5, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ea:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 80016ee:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f2:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 80016f6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016fa:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 80016fe:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001702:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001706:	9204      	str	r2, [sp, #16]
 8001708:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800170e:	f042 0201 	orr.w	r2, r2, #1
 8001712:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8001716:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800171a:	f002 0201 	and.w	r2, r2, #1
 800171e:	9205      	str	r2, [sp, #20]
 8001720:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001722:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001726:	f042 0202 	orr.w	r2, r2, #2
 800172a:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 800172e:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001732:	f002 0202 	and.w	r2, r2, #2
 8001736:	9206      	str	r2, [sp, #24]
 8001738:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173a:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800173e:	f042 0204 	orr.w	r2, r2, #4
 8001742:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8001746:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800174a:	f002 0204 	and.w	r2, r2, #4
 800174e:	9207      	str	r2, [sp, #28]
 8001750:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001752:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8001756:	f042 0208 	orr.w	r2, r2, #8
 800175a:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 800175e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001762:	9109      	str	r1, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	a909      	add	r1, sp, #36	@ 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001766:	f003 0308 	and.w	r3, r3, #8
 800176a:	9308      	str	r3, [sp, #32]
 800176c:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176e:	f004 fb2b 	bl	8005dc8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GC9A01_CS_Pin|GC9A01_DC_Pin, GPIO_PIN_RESET);
 8001772:	4622      	mov	r2, r4
 8001774:	2103      	movs	r1, #3
 8001776:	4897      	ldr	r0, [pc, #604]	@ (80019d4 <main+0x338>)
 8001778:	f004 fd38 	bl	80061ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GC9A01_RST_Pin|GC9A01_BL_Pin, GPIO_PIN_SET);
 800177c:	2201      	movs	r2, #1
 800177e:	f240 4104 	movw	r1, #1028	@ 0x404
 8001782:	4894      	ldr	r0, [pc, #592]	@ (80019d4 <main+0x338>)
 8001784:	f004 fd32 	bl	80061ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, PLUS_BTN_Pin|SET_BTN_Pin|MINUS_BTN_Pin, GPIO_PIN_SET);
 8001788:	2201      	movs	r2, #1
 800178a:	2107      	movs	r1, #7
 800178c:	4892      	ldr	r0, [pc, #584]	@ (80019d8 <main+0x33c>)
 800178e:	f004 fd2d 	bl	80061ec <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GC9A01_CS_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin|GC9A01_BL_Pin;
 8001792:	f240 4307 	movw	r3, #1031	@ 0x407
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001796:	a909      	add	r1, sp, #36	@ 0x24
 8001798:	488e      	ldr	r0, [pc, #568]	@ (80019d4 <main+0x338>)
  GPIO_InitStruct.Pin = GC9A01_CS_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin|GC9A01_BL_Pin;
 800179a:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179e:	e9cd 540a 	strd	r5, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a2:	f004 fb11 	bl	8005dc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017a6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017aa:	950b      	str	r5, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017ac:	2507      	movs	r5, #7
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ae:	a909      	add	r1, sp, #36	@ 0x24
 80017b0:	4889      	ldr	r0, [pc, #548]	@ (80019d8 <main+0x33c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017b2:	e9cd 5309 	strd	r5, r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b6:	f004 fb07 	bl	8005dc8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80017ba:	4622      	mov	r2, r4
 80017bc:	4621      	mov	r1, r4
 80017be:	2006      	movs	r0, #6
 80017c0:	f002 fca2 	bl	8004108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017c4:	2006      	movs	r0, #6
 80017c6:	f002 fcdb 	bl	8004180 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80017ca:	4622      	mov	r2, r4
 80017cc:	4621      	mov	r1, r4
 80017ce:	4628      	mov	r0, r5
 80017d0:	f002 fc9a 	bl	8004108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80017d4:	4628      	mov	r0, r5
 80017d6:	f002 fcd3 	bl	8004180 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80017da:	4622      	mov	r2, r4
 80017dc:	4621      	mov	r1, r4
 80017de:	2008      	movs	r0, #8
 80017e0:	f002 fc92 	bl	8004108 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80017e4:	2008      	movs	r0, #8
 80017e6:	f002 fccb 	bl	8004180 <HAL_NVIC_EnableIRQ>
  DMA2D_Handle.Instance = DMA2D;
 80017ea:	487c      	ldr	r0, [pc, #496]	@ (80019dc <main+0x340>)
 80017ec:	4b7c      	ldr	r3, [pc, #496]	@ (80019e0 <main+0x344>)
  DMA2D_Handle.Init.OutputOffset = 0;
 80017ee:	60c4      	str	r4, [r0, #12]
  DMA2D_Handle.Instance = DMA2D;
 80017f0:	6003      	str	r3, [r0, #0]
  DMA2D_Handle.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 80017f2:	65c4      	str	r4, [r0, #92]	@ 0x5c
  DMA2D_Handle.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80017f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
  DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80017f8:	e9c0 4411 	strd	r4, r4, [r0, #68]	@ 0x44
  DMA2D_Handle.LayerCfg[1].InputAlpha = 0;
 80017fc:	e9c0 4413 	strd	r4, r4, [r0, #76]	@ 0x4c
  DMA2D_Handle.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8001800:	e9c0 4415 	strd	r4, r4, [r0, #84]	@ 0x54
  if (HAL_DMA2D_Init(&DMA2D_Handle) != HAL_OK)
 8001804:	f004 f942 	bl	8005a8c <HAL_DMA2D_Init>
 8001808:	2800      	cmp	r0, #0
 800180a:	f040 8126 	bne.w	8001a5a <main+0x3be>
  if (HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1) != HAL_OK)
 800180e:	2101      	movs	r1, #1
 8001810:	4872      	ldr	r0, [pc, #456]	@ (80019dc <main+0x340>)
 8001812:	f004 fa6f 	bl	8005cf4 <HAL_DMA2D_ConfigLayer>
 8001816:	2800      	cmp	r0, #0
 8001818:	f040 811c 	bne.w	8001a54 <main+0x3b8>
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800181c:	2400      	movs	r4, #0
  hsd1.Instance = SDMMC1;
 800181e:	4b71      	ldr	r3, [pc, #452]	@ (80019e4 <main+0x348>)
 __HAL_RCC_DMA1_CLK_ENABLE();
 8001820:	4a6a      	ldr	r2, [pc, #424]	@ (80019cc <main+0x330>)
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8001822:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001826:	4970      	ldr	r1, [pc, #448]	@ (80019e8 <main+0x34c>)
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001828:	609c      	str	r4, [r3, #8]
  hsd1.Init.ClockDiv = 0;
 800182a:	615c      	str	r4, [r3, #20]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800182c:	e9c3 1400 	strd	r1, r4, [r3]
 __HAL_RCC_DMA1_CLK_ENABLE();
 8001830:	f8d2 1138 	ldr.w	r1, [r2, #312]	@ 0x138
 8001834:	f041 0101 	orr.w	r1, r1, #1
 8001838:	f8c2 1138 	str.w	r1, [r2, #312]	@ 0x138
 HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800183c:	4621      	mov	r1, r4
 __HAL_RCC_DMA1_CLK_ENABLE();
 800183e:	f8d2 2138 	ldr.w	r2, [r2, #312]	@ 0x138
 8001842:	f002 0201 	and.w	r2, r2, #1
 8001846:	9203      	str	r2, [sp, #12]
 HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001848:	4622      	mov	r2, r4
 __HAL_RCC_DMA1_CLK_ENABLE();
 800184a:	9803      	ldr	r0, [sp, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 800184c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001850:	e9c3 5003 	strd	r5, r0, [r3, #12]
 HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001854:	200b      	movs	r0, #11
 8001856:	f002 fc57 	bl	8004108 <HAL_NVIC_SetPriority>
 HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800185a:	200b      	movs	r0, #11
 800185c:	f002 fc90 	bl	8004180 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 8001860:	4862      	ldr	r0, [pc, #392]	@ (80019ec <main+0x350>)
 8001862:	4a63      	ldr	r2, [pc, #396]	@ (80019f0 <main+0x354>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001864:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
  hspi1.Init.CRCPolynomial = 0x0;
 8001868:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800186a:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800186e:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001872:	2307      	movs	r3, #7
 8001874:	e9c0 2302 	strd	r2, r3, [r0, #8]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001878:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800187c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001880:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001884:	e9c0 4407 	strd	r4, r4, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001888:	e9c0 4409 	strd	r4, r4, [r0, #36]	@ 0x24
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800188c:	6182      	str	r2, [r0, #24]
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800188e:	e9c0 340d 	strd	r3, r4, [r0, #52]	@ 0x34
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001892:	e9c0 440f 	strd	r4, r4, [r0, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001896:	e9c0 4411 	strd	r4, r4, [r0, #68]	@ 0x44
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800189a:	e9c0 4413 	strd	r4, r4, [r0, #76]	@ 0x4c
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800189e:	e9c0 4415 	strd	r4, r4, [r0, #84]	@ 0x54
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018a2:	f00a fac7 	bl	800be34 <HAL_SPI_Init>
 80018a6:	2800      	cmp	r0, #0
 80018a8:	f040 80d1 	bne.w	8001a4e <main+0x3b2>
  RTC_TimeTypeDef sTime = {0};
 80018ac:	2300      	movs	r3, #0
  hrtc.Instance = RTC;
 80018ae:	4851      	ldr	r0, [pc, #324]	@ (80019f4 <main+0x358>)
 80018b0:	4951      	ldr	r1, [pc, #324]	@ (80019f8 <main+0x35c>)
  hrtc.Init.AsynchPrediv = 127;
 80018b2:	227f      	movs	r2, #127	@ 0x7f
  RTC_TimeTypeDef sTime = {0};
 80018b4:	930d      	str	r3, [sp, #52]	@ 0x34
  hrtc.Init.AsynchPrediv = 127;
 80018b6:	6082      	str	r2, [r0, #8]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  RTC_DateTypeDef sDate = {0};
 80018bc:	9302      	str	r3, [sp, #8]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80018be:	6143      	str	r3, [r0, #20]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018c0:	e9c0 1300 	strd	r1, r3, [r0]
  hrtc.Init.SynchPrediv = 255;
 80018c4:	21ff      	movs	r1, #255	@ 0xff
  RTC_TimeTypeDef sTime = {0};
 80018c6:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 80018ca:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  hrtc.Init.SynchPrediv = 255;
 80018ce:	e9c0 1303 	strd	r1, r3, [r0, #12]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018d2:	e9c0 3206 	strd	r3, r2, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018d6:	f009 fa4d 	bl	800ad74 <HAL_RTC_Init>
 80018da:	2800      	cmp	r0, #0
 80018dc:	f040 80b4 	bne.w	8001a48 <main+0x3ac>
  sTime.Hours = 0;
 80018e0:	2200      	movs	r2, #0
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80018e2:	a909      	add	r1, sp, #36	@ 0x24
 80018e4:	4843      	ldr	r0, [pc, #268]	@ (80019f4 <main+0x358>)
  sTime.Hours = 0;
 80018e6:	f8ad 2024 	strh.w	r2, [sp, #36]	@ 0x24
  sTime.Seconds = 0;
 80018ea:	f88d 2026 	strb.w	r2, [sp, #38]	@ 0x26
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80018ee:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80018f2:	f009 fab3 	bl	800ae5c <HAL_RTC_SetTime>
 80018f6:	2800      	cmp	r0, #0
 80018f8:	f040 80a3 	bne.w	8001a42 <main+0x3a6>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80018fc:	4b3f      	ldr	r3, [pc, #252]	@ (80019fc <main+0x360>)
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80018fe:	2200      	movs	r2, #0
 8001900:	a902      	add	r1, sp, #8
 8001902:	483c      	ldr	r0, [pc, #240]	@ (80019f4 <main+0x358>)
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001904:	9302      	str	r3, [sp, #8]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001906:	f009 fb4b 	bl	800afa0 <HAL_RTC_SetDate>
 800190a:	2800      	cmp	r0, #0
 800190c:	f040 8096 	bne.w	8001a3c <main+0x3a0>
  hi2c1.Instance = I2C1;
 8001910:	483b      	ldr	r0, [pc, #236]	@ (8001a00 <main+0x364>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001912:	2300      	movs	r3, #0
 8001914:	493b      	ldr	r1, [pc, #236]	@ (8001a04 <main+0x368>)
 8001916:	2401      	movs	r4, #1
 8001918:	4a3b      	ldr	r2, [pc, #236]	@ (8001a08 <main+0x36c>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800191a:	6203      	str	r3, [r0, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800191c:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
  hi2c1.Init.OwnAddress2 = 0;
 8001920:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001924:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001928:	f004 fc72 	bl	8006210 <HAL_I2C_Init>
 800192c:	2800      	cmp	r0, #0
 800192e:	f040 8082 	bne.w	8001a36 <main+0x39a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001932:	2100      	movs	r1, #0
 8001934:	4832      	ldr	r0, [pc, #200]	@ (8001a00 <main+0x364>)
 8001936:	f005 fb45 	bl	8006fc4 <HAL_I2CEx_ConfigAnalogFilter>
 800193a:	2800      	cmp	r0, #0
 800193c:	d178      	bne.n	8001a30 <main+0x394>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800193e:	2100      	movs	r1, #0
 8001940:	482f      	ldr	r0, [pc, #188]	@ (8001a00 <main+0x364>)
 8001942:	f005 fb69 	bl	8007018 <HAL_I2CEx_ConfigDigitalFilter>
 8001946:	2800      	cmp	r0, #0
 8001948:	d16f      	bne.n	8001a2a <main+0x38e>
  MX_ADC1_Init();
 800194a:	f7ff fe49 	bl	80015e0 <MX_ADC1_Init>
  JPEG_Handle.Instance = JPEG;
 800194e:	482f      	ldr	r0, [pc, #188]	@ (8001a0c <main+0x370>)
 8001950:	4b2f      	ldr	r3, [pc, #188]	@ (8001a10 <main+0x374>)
 8001952:	6003      	str	r3, [r0, #0]
  if (HAL_JPEG_Init(&JPEG_Handle) != HAL_OK)
 8001954:	f005 fe90 	bl	8007678 <HAL_JPEG_Init>
 8001958:	2800      	cmp	r0, #0
 800195a:	d163      	bne.n	8001a24 <main+0x388>
  HAL_Delay(500);
 800195c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001960:	4c2c      	ldr	r4, [pc, #176]	@ (8001a14 <main+0x378>)
 8001962:	f001 fc37 	bl	80031d4 <HAL_Delay>
  for(int i = 0 ; i < ( LCD_X_SIZE * LCD_Y_SIZE * 2 ) ; i++)
 8001966:	2300      	movs	r3, #0
	  outputData[i] = 0xff;
 8001968:	21ff      	movs	r1, #255	@ 0xff
 800196a:	6822      	ldr	r2, [r4, #0]
 800196c:	54d1      	strb	r1, [r2, r3]
  for(int i = 0 ; i < ( LCD_X_SIZE * LCD_Y_SIZE * 2 ) ; i++)
 800196e:	3301      	adds	r3, #1
 8001970:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8001974:	d1f9      	bne.n	800196a <main+0x2ce>
  GC9A01_Init();
 8001976:	f7ff f88d 	bl	8000a94 <GC9A01_Init>
  lcd_draw(outputData);
 800197a:	6820      	ldr	r0, [r4, #0]
 800197c:	f000 ffcc 	bl	8002918 <lcd_draw>
  FXLS8974_I2C_Init(&pSensorHandle, &hi2c1, HAL_I2C_Master_Seq_Transmit_IT, HAL_I2C_Master_Seq_Receive_IT, FXLS8974_DEVICE_ADDRESS_SA0_0);
 8001980:	2418      	movs	r4, #24
  HAL_Delay(500);
 8001982:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001986:	f001 fc25 	bl	80031d4 <HAL_Delay>
  HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001990:	4810      	ldr	r0, [pc, #64]	@ (80019d4 <main+0x338>)
 8001992:	f004 fc2b 	bl	80061ec <HAL_GPIO_WritePin>
  FXLS8974_I2C_Init(&pSensorHandle, &hi2c1, HAL_I2C_Master_Seq_Transmit_IT, HAL_I2C_Master_Seq_Receive_IT, FXLS8974_DEVICE_ADDRESS_SA0_0);
 8001996:	4b20      	ldr	r3, [pc, #128]	@ (8001a18 <main+0x37c>)
 8001998:	4a20      	ldr	r2, [pc, #128]	@ (8001a1c <main+0x380>)
 800199a:	4919      	ldr	r1, [pc, #100]	@ (8001a00 <main+0x364>)
 800199c:	4820      	ldr	r0, [pc, #128]	@ (8001a20 <main+0x384>)
 800199e:	9400      	str	r4, [sp, #0]
 80019a0:	f7fe ff26 	bl	80007f0 <FXLS8974_I2C_Init>
  if(smart_watch_init() != OK)
 80019a4:	f000 fa4e 	bl	8001e44 <smart_watch_init>
 80019a8:	2801      	cmp	r0, #1
 80019aa:	d001      	beq.n	80019b0 <main+0x314>
  HAL_NVIC_SystemReset();
 80019ac:	f002 fc08 	bl	80041c0 <HAL_NVIC_SystemReset>
  HAL_Delay(500);
 80019b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019b4:	f001 fc0e 	bl	80031d4 <HAL_Delay>
	  if(smart_watch_process() != OK)
 80019b8:	f000 fa76 	bl	8001ea8 <smart_watch_process>
 80019bc:	2801      	cmp	r0, #1
 80019be:	d100      	bne.n	80019c2 <main+0x326>
  while (1)
 80019c0:	e7fe      	b.n	80019c0 <main+0x324>
  HAL_NVIC_SystemReset();
 80019c2:	f002 fbfd 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 80019c6:	e7fb      	b.n	80019c0 <main+0x324>
 80019c8:	e000ed00 	.word	0xe000ed00
 80019cc:	58024400 	.word	0x58024400
 80019d0:	58020000 	.word	0x58020000
 80019d4:	58020400 	.word	0x58020400
 80019d8:	58020800 	.word	0x58020800
 80019dc:	240001b8 	.word	0x240001b8
 80019e0:	52001000 	.word	0x52001000
 80019e4:	24000378 	.word	0x24000378
 80019e8:	52007000 	.word	0x52007000
 80019ec:	240002f0 	.word	0x240002f0
 80019f0:	40013000 	.word	0x40013000
 80019f4:	2400017c 	.word	0x2400017c
 80019f8:	58004000 	.word	0x58004000
 80019fc:	00010101 	.word	0x00010101
 8001a00:	24000128 	.word	0x24000128
 8001a04:	40005400 	.word	0x40005400
 8001a08:	10b0c4ff 	.word	0x10b0c4ff
 8001a0c:	24000220 	.word	0x24000220
 8001a10:	52003000 	.word	0x52003000
 8001a14:	24000004 	.word	0x24000004
 8001a18:	0800641d 	.word	0x0800641d
 8001a1c:	080062c5 	.word	0x080062c5
 8001a20:	240000ac 	.word	0x240000ac
  HAL_NVIC_SystemReset();
 8001a24:	f002 fbcc 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a28:	e798      	b.n	800195c <main+0x2c0>
  HAL_NVIC_SystemReset();
 8001a2a:	f002 fbc9 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a2e:	e78c      	b.n	800194a <main+0x2ae>
  HAL_NVIC_SystemReset();
 8001a30:	f002 fbc6 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a34:	e783      	b.n	800193e <main+0x2a2>
  HAL_NVIC_SystemReset();
 8001a36:	f002 fbc3 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a3a:	e77a      	b.n	8001932 <main+0x296>
  HAL_NVIC_SystemReset();
 8001a3c:	f002 fbc0 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a40:	e766      	b.n	8001910 <main+0x274>
  HAL_NVIC_SystemReset();
 8001a42:	f002 fbbd 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a46:	e759      	b.n	80018fc <main+0x260>
  HAL_NVIC_SystemReset();
 8001a48:	f002 fbba 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a4c:	e748      	b.n	80018e0 <main+0x244>
  HAL_NVIC_SystemReset();
 8001a4e:	f002 fbb7 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a52:	e72b      	b.n	80018ac <main+0x210>
  HAL_NVIC_SystemReset();
 8001a54:	f002 fbb4 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a58:	e6e0      	b.n	800181c <main+0x180>
  HAL_NVIC_SystemReset();
 8001a5a:	f002 fbb1 	bl	80041c0 <HAL_NVIC_SystemReset>
}
 8001a5e:	e6d6      	b.n	800180e <main+0x172>

08001a60 <Error_Handler>:
  HAL_NVIC_SystemReset();
 8001a60:	f002 bbae 	b.w	80041c0 <HAL_NVIC_SystemReset>

08001a64 <file_handler>:
	return 1;

}

static int file_handler(uint8_t openFile)
{
 8001a64:	b530      	push	{r4, r5, lr}
   // Each file takes 1m

   static uint8_t  new_file_flag = 1;


   if(new_file_flag || openFile)
 8001a66:	4c2b      	ldr	r4, [pc, #172]	@ (8001b14 <file_handler+0xb0>)
{
 8001a68:	b085      	sub	sp, #20
   if(new_file_flag || openFile)
 8001a6a:	7823      	ldrb	r3, [r4, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d131      	bne.n	8001ad4 <file_handler+0x70>
 8001a70:	b340      	cbz	r0, 8001ac4 <file_handler+0x60>
   {

  	 if(openFile)
  		 f_close(&MJPEG_File);
 8001a72:	4829      	ldr	r0, [pc, #164]	@ (8001b18 <file_handler+0xb4>)
 8001a74:	f00d fc52 	bl	800f31c <f_close>

  	 new_file_flag = 0;
 8001a78:	2100      	movs	r1, #0

  	 char file_idx_str[4];
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001a7a:	4d28      	ldr	r5, [pc, #160]	@ (8001b1c <file_handler+0xb8>)
 8001a7c:	4a28      	ldr	r2, [pc, #160]	@ (8001b20 <file_handler+0xbc>)
 8001a7e:	a803      	add	r0, sp, #12
 8001a80:	8aab      	ldrh	r3, [r5, #20]
  	 new_file_flag = 0;
 8001a82:	7021      	strb	r1, [r4, #0]
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001a84:	2104      	movs	r1, #4
 8001a86:	f00d fea9 	bl	800f7dc <sniprintf>
  	 snprintf(name, sizeof(name), "a%s.avi", file_idx_str);
 8001a8a:	4a26      	ldr	r2, [pc, #152]	@ (8001b24 <file_handler+0xc0>)
 8001a8c:	210e      	movs	r1, #14
 8001a8e:	ab03      	add	r3, sp, #12
 8001a90:	4825      	ldr	r0, [pc, #148]	@ (8001b28 <file_handler+0xc4>)
 8001a92:	f00d fea3 	bl	800f7dc <sniprintf>

  	 // Open the MJPEG avi file with read access
  	 if(f_open(&MJPEG_File, name, FA_READ) == FR_OK)
 8001a96:	2201      	movs	r2, #1
 8001a98:	4923      	ldr	r1, [pc, #140]	@ (8001b28 <file_handler+0xc4>)
 8001a9a:	481f      	ldr	r0, [pc, #124]	@ (8001b18 <file_handler+0xb4>)
 8001a9c:	f00d f98e 	bl	800edbc <f_open>
 8001aa0:	b110      	cbz	r0, 8001aa8 <file_handler+0x44>
{
 8001aa2:	2000      	movs	r0, #0

   }

   return 1;

}
 8001aa4:	b005      	add	sp, #20
 8001aa6:	bd30      	pop	{r4, r5, pc}
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001aa8:	4920      	ldr	r1, [pc, #128]	@ (8001b2c <file_handler+0xc8>)
  		 video.isfirstFrame = 1;
 8001aaa:	2201      	movs	r2, #1
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001aac:	9001      	str	r0, [sp, #4]
 8001aae:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8001ab2:	9100      	str	r1, [sp, #0]
 8001ab4:	481e      	ldr	r0, [pc, #120]	@ (8001b30 <file_handler+0xcc>)
  		 video.isfirstFrame = 1;
 8001ab6:	75aa      	strb	r2, [r5, #22]
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001ab8:	4917      	ldr	r1, [pc, #92]	@ (8001b18 <file_handler+0xb4>)
 8001aba:	4a1e      	ldr	r2, [pc, #120]	@ (8001b34 <file_handler+0xd0>)
 8001abc:	f7fe fc68 	bl	8000390 <AVI_ParserInit>
 8001ac0:	2800      	cmp	r0, #0
 8001ac2:	d1ee      	bne.n	8001aa2 <file_handler+0x3e>
   if(AVI_Handel.CurrentImage  >=  AVI_Handel.aviInfo.TotalFrame)
 8001ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b30 <file_handler+0xcc>)
 8001ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d205      	bcs.n	8001ada <file_handler+0x76>
   return 1;
 8001ace:	2001      	movs	r0, #1
}
 8001ad0:	b005      	add	sp, #20
 8001ad2:	bd30      	pop	{r4, r5, pc}
  	 if(openFile)
 8001ad4:	2800      	cmp	r0, #0
 8001ad6:	d0cf      	beq.n	8001a78 <file_handler+0x14>
 8001ad8:	e7cb      	b.n	8001a72 <file_handler+0xe>
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8001ada:	4d10      	ldr	r5, [pc, #64]	@ (8001b1c <file_handler+0xb8>)
 8001adc:	4916      	ldr	r1, [pc, #88]	@ (8001b38 <file_handler+0xd4>)
	   	 video.file_idx++;
 8001ade:	8aab      	ldrh	r3, [r5, #20]
		 if(HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001ae0:	4816      	ldr	r0, [pc, #88]	@ (8001b3c <file_handler+0xd8>)
	   	 video.file_idx++;
 8001ae2:	3301      	adds	r3, #1
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8001ae4:	f3c3 120b 	ubfx	r2, r3, #4, #12
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	fba1 1202 	umull	r1, r2, r1, r2
 8001aee:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8001af2:	fb01 3312 	mls	r3, r1, r2, r3
		 if(HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001af6:	2132      	movs	r1, #50	@ 0x32
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8001af8:	82ab      	strh	r3, [r5, #20]
		 if(HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001afa:	f004 f863 	bl	8005bc4 <HAL_DMA2D_PollForTransfer>
 8001afe:	2800      	cmp	r0, #0
 8001b00:	d1cf      	bne.n	8001aa2 <file_handler+0x3e>
		 if(f_close(&MJPEG_File) != FR_OK)
 8001b02:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <file_handler+0xb4>)
 8001b04:	f00d fc0a 	bl	800f31c <f_close>
 8001b08:	2800      	cmp	r0, #0
 8001b0a:	d1ca      	bne.n	8001aa2 <file_handler+0x3e>
		 new_file_flag = 1;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	7023      	strb	r3, [r4, #0]
 8001b10:	e7dd      	b.n	8001ace <file_handler+0x6a>
 8001b12:	bf00      	nop
 8001b14:	24000000 	.word	0x24000000
 8001b18:	240ac358 	.word	0x240ac358
 8001b1c:	2409fad0 	.word	0x2409fad0
 8001b20:	0801017c 	.word	0x0801017c
 8001b24:	08010184 	.word	0x08010184
 8001b28:	240ac7b8 	.word	0x240ac7b8
 8001b2c:	2409fb10 	.word	0x2409fb10
 8001b30:	240ac310 	.word	0x240ac310
 8001b34:	2409fb10 	.word	0x2409fb10
 8001b38:	05b05b06 	.word	0x05b05b06
 8001b3c:	240001b8 	.word	0x240001b8

08001b40 <DMA2D_Init.constprop.0>:
	//video.video_mode = NORMAL_MODE;
	video.set = SET_IDLE;

}

static void DMA2D_Init(uint16_t xsize, uint16_t ysize, uint32_t ChromaSampling)
 8001b40:	b570      	push	{r4, r5, r6, lr}
 8001b42:	460e      	mov	r6, r1
 8001b44:	4605      	mov	r5, r0
{

	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;


	HAL_DMA2D_MspInit(&DMA2D_Handle);
 8001b46:	4822      	ldr	r0, [pc, #136]	@ (8001bd0 <DMA2D_Init.constprop.0+0x90>)
 8001b48:	f000 ff5a 	bl	8002a00 <HAL_DMA2D_MspInit>

	if(ChromaSampling == JPEG_420_SUBSAMPLING)
 8001b4c:	2e01      	cmp	r6, #1
 8001b4e:	d02b      	beq.n	8001ba8 <DMA2D_Init.constprop.0+0x68>
			inputLineOffset = 16 - inputLineOffset;

		}

	}
	else if(ChromaSampling == JPEG_444_SUBSAMPLING)
 8001b50:	b326      	cbz	r6, 8001b9c <DMA2D_Init.constprop.0+0x5c>
			inputLineOffset = 8 - inputLineOffset;

		}

	}
	else if(ChromaSampling == JPEG_422_SUBSAMPLING)
 8001b52:	2e02      	cmp	r6, #2
 8001b54:	d033      	beq.n	8001bbe <DMA2D_Init.constprop.0+0x7e>
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;
 8001b56:	2200      	movs	r2, #0
 8001b58:	2601      	movs	r6, #1
		}

	}

  	// Configure the DMA2D Mode, Color Mode and output offset
  	DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 8001b5a:	4c1d      	ldr	r4, [pc, #116]	@ (8001bd0 <DMA2D_Init.constprop.0+0x90>)
 8001b5c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  	DMA2D_Handle.Init.ColorMode    = DMA2D_OUTPUT_RGB888;
  	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
  	DMA2D_Handle.Init.AlphaInverted = DMA2D_REGULAR_ALPHA;  // No Output Alpha Inversion
 8001b60:	2300      	movs	r3, #0
  	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
 8001b62:	f1c5 05f0 	rsb	r5, r5, #240	@ 0xf0
  	// Foreground Configuration
  	DMA2D_Handle.LayerCfg[1].AlphaMode = DMA2D_REPLACE_ALPHA;
  	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
  	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
  	DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
  	DMA2D_Handle.LayerCfg[1].InputOffset = inputLineOffset;
 8001b66:	6462      	str	r2, [r4, #68]	@ 0x44
  	DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; // No ForeGround Alpha inversion

  	DMA2D_Handle.Instance = DMA2D;

  	// DMA2D Initialization
  	HAL_DMA2D_Init(&DMA2D_Handle);
 8001b68:	4620      	mov	r0, r4
  	DMA2D_Handle.Instance = DMA2D;
 8001b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd4 <DMA2D_Init.constprop.0+0x94>)
  	DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
 8001b6c:	65e6      	str	r6, [r4, #92]	@ 0x5c
  	DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 8001b6e:	2601      	movs	r6, #1
  	DMA2D_Handle.XferCpltCallback  = NULL;
 8001b70:	6223      	str	r3, [r4, #32]
  	DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 8001b72:	e9c4 2100 	strd	r2, r1, [r4]
  	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 8001b76:	21ff      	movs	r1, #255	@ 0xff
  	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 8001b78:	220b      	movs	r2, #11
  	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 8001b7a:	e9c4 6113 	strd	r6, r1, [r4, #76]	@ 0x4c
  	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
 8001b7e:	e9c4 6502 	strd	r6, r5, [r4, #8]
  	DMA2D_Handle.Init.RedBlueSwap   = DMA2D_RB_REGULAR;     // No Output Red & Blue swap
 8001b82:	e9c4 3304 	strd	r3, r3, [r4, #16]
  	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 8001b86:	64a2      	str	r2, [r4, #72]	@ 0x48
  	DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; // No ForeGround Alpha inversion
 8001b88:	e9c4 3315 	strd	r3, r3, [r4, #84]	@ 0x54
  	HAL_DMA2D_Init(&DMA2D_Handle);
 8001b8c:	f003 ff7e 	bl	8005a8c <HAL_DMA2D_Init>
  	HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 8001b90:	4631      	mov	r1, r6
 8001b92:	4620      	mov	r0, r4

}
 8001b94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  	HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 8001b98:	f004 b8ac 	b.w	8005cf4 <HAL_DMA2D_ConfigLayer>
		if(inputLineOffset != 0)
 8001b9c:	f015 0207 	ands.w	r2, r5, #7
 8001ba0:	d00b      	beq.n	8001bba <DMA2D_Init.constprop.0+0x7a>
			inputLineOffset = 8 - inputLineOffset;
 8001ba2:	f1c2 0208 	rsb	r2, r2, #8
 8001ba6:	e7d8      	b.n	8001b5a <DMA2D_Init.constprop.0+0x1a>
		if(inputLineOffset != 0)
 8001ba8:	f015 020f 	ands.w	r2, r5, #15
 8001bac:	d003      	beq.n	8001bb6 <DMA2D_Init.constprop.0+0x76>
			inputLineOffset = 16 - inputLineOffset;
 8001bae:	f1c2 0210 	rsb	r2, r2, #16
		cssMode = DMA2D_CSS_420;
 8001bb2:	2602      	movs	r6, #2
 8001bb4:	e7d1      	b.n	8001b5a <DMA2D_Init.constprop.0+0x1a>
 8001bb6:	2602      	movs	r6, #2
 8001bb8:	e7cf      	b.n	8001b5a <DMA2D_Init.constprop.0+0x1a>
 8001bba:	4632      	mov	r2, r6
 8001bbc:	e7cd      	b.n	8001b5a <DMA2D_Init.constprop.0+0x1a>
		if(inputLineOffset != 0)
 8001bbe:	f015 020f 	ands.w	r2, r5, #15
 8001bc2:	d003      	beq.n	8001bcc <DMA2D_Init.constprop.0+0x8c>
			inputLineOffset = 16 - inputLineOffset;
 8001bc4:	f1c2 0210 	rsb	r2, r2, #16
		cssMode = DMA2D_CSS_422;
 8001bc8:	2601      	movs	r6, #1
 8001bca:	e7c6      	b.n	8001b5a <DMA2D_Init.constprop.0+0x1a>
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;
 8001bcc:	2601      	movs	r6, #1
 8001bce:	e7c4      	b.n	8001b5a <DMA2D_Init.constprop.0+0x1a>
 8001bd0:	240001b8 	.word	0x240001b8
 8001bd4:	52001000 	.word	0x52001000

08001bd8 <file_handler.constprop.0>:
static int file_handler(uint8_t openFile)
 8001bd8:	b530      	push	{r4, r5, lr}
   if(new_file_flag || openFile)
 8001bda:	4c29      	ldr	r4, [pc, #164]	@ (8001c80 <file_handler.constprop.0+0xa8>)
static int file_handler(uint8_t openFile)
 8001bdc:	b085      	sub	sp, #20
   if(new_file_flag || openFile)
 8001bde:	7823      	ldrb	r3, [r4, #0]
 8001be0:	b933      	cbnz	r3, 8001bf0 <file_handler.constprop.0+0x18>
   if(AVI_Handel.CurrentImage  >=  AVI_Handel.aviInfo.TotalFrame)
 8001be2:	4b28      	ldr	r3, [pc, #160]	@ (8001c84 <file_handler.constprop.0+0xac>)
 8001be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d22c      	bcs.n	8001c46 <file_handler.constprop.0+0x6e>
   return 1;
 8001bec:	2001      	movs	r0, #1
 8001bee:	e015      	b.n	8001c1c <file_handler.constprop.0+0x44>
  	 new_file_flag = 0;
 8001bf0:	2100      	movs	r1, #0
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001bf2:	4d25      	ldr	r5, [pc, #148]	@ (8001c88 <file_handler.constprop.0+0xb0>)
 8001bf4:	4a25      	ldr	r2, [pc, #148]	@ (8001c8c <file_handler.constprop.0+0xb4>)
 8001bf6:	a803      	add	r0, sp, #12
 8001bf8:	8aab      	ldrh	r3, [r5, #20]
  	 new_file_flag = 0;
 8001bfa:	7021      	strb	r1, [r4, #0]
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8001bfc:	2104      	movs	r1, #4
 8001bfe:	f00d fded 	bl	800f7dc <sniprintf>
  	 snprintf(name, sizeof(name), "a%s.avi", file_idx_str);
 8001c02:	4a23      	ldr	r2, [pc, #140]	@ (8001c90 <file_handler.constprop.0+0xb8>)
 8001c04:	210e      	movs	r1, #14
 8001c06:	ab03      	add	r3, sp, #12
 8001c08:	4822      	ldr	r0, [pc, #136]	@ (8001c94 <file_handler.constprop.0+0xbc>)
 8001c0a:	f00d fde7 	bl	800f7dc <sniprintf>
  	 if(f_open(&MJPEG_File, name, FA_READ) == FR_OK)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4920      	ldr	r1, [pc, #128]	@ (8001c94 <file_handler.constprop.0+0xbc>)
 8001c12:	4821      	ldr	r0, [pc, #132]	@ (8001c98 <file_handler.constprop.0+0xc0>)
 8001c14:	f00d f8d2 	bl	800edbc <f_open>
 8001c18:	b110      	cbz	r0, 8001c20 <file_handler.constprop.0+0x48>
static int file_handler(uint8_t openFile)
 8001c1a:	2000      	movs	r0, #0
}
 8001c1c:	b005      	add	sp, #20
 8001c1e:	bd30      	pop	{r4, r5, pc}
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001c20:	491e      	ldr	r1, [pc, #120]	@ (8001c9c <file_handler.constprop.0+0xc4>)
  		 video.isfirstFrame = 1;
 8001c22:	2201      	movs	r2, #1
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001c24:	9001      	str	r0, [sp, #4]
 8001c26:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8001c2a:	9100      	str	r1, [sp, #0]
 8001c2c:	4815      	ldr	r0, [pc, #84]	@ (8001c84 <file_handler.constprop.0+0xac>)
  		 video.isfirstFrame = 1;
 8001c2e:	75aa      	strb	r2, [r5, #22]
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8001c30:	4919      	ldr	r1, [pc, #100]	@ (8001c98 <file_handler.constprop.0+0xc0>)
 8001c32:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca0 <file_handler.constprop.0+0xc8>)
 8001c34:	f7fe fbac 	bl	8000390 <AVI_ParserInit>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	d1ee      	bne.n	8001c1a <file_handler.constprop.0+0x42>
   if(AVI_Handel.CurrentImage  >=  AVI_Handel.aviInfo.TotalFrame)
 8001c3c:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <file_handler.constprop.0+0xac>)
 8001c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d3d2      	bcc.n	8001bec <file_handler.constprop.0+0x14>
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8001c46:	4d10      	ldr	r5, [pc, #64]	@ (8001c88 <file_handler.constprop.0+0xb0>)
 8001c48:	4916      	ldr	r1, [pc, #88]	@ (8001ca4 <file_handler.constprop.0+0xcc>)
	   	 video.file_idx++;
 8001c4a:	8aab      	ldrh	r3, [r5, #20]
		 if(HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001c4c:	4816      	ldr	r0, [pc, #88]	@ (8001ca8 <file_handler.constprop.0+0xd0>)
	   	 video.file_idx++;
 8001c4e:	3301      	adds	r3, #1
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8001c50:	f3c3 120b 	ubfx	r2, r3, #4, #12
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	fba1 1202 	umull	r1, r2, r1, r2
 8001c5a:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8001c5e:	fb01 3312 	mls	r3, r1, r2, r3
		 if(HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001c62:	2132      	movs	r1, #50	@ 0x32
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8001c64:	82ab      	strh	r3, [r5, #20]
		 if(HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50) != HAL_OK)
 8001c66:	f003 ffad 	bl	8005bc4 <HAL_DMA2D_PollForTransfer>
 8001c6a:	2800      	cmp	r0, #0
 8001c6c:	d1d5      	bne.n	8001c1a <file_handler.constprop.0+0x42>
		 if(f_close(&MJPEG_File) != FR_OK)
 8001c6e:	480a      	ldr	r0, [pc, #40]	@ (8001c98 <file_handler.constprop.0+0xc0>)
 8001c70:	f00d fb54 	bl	800f31c <f_close>
 8001c74:	2800      	cmp	r0, #0
 8001c76:	d1d0      	bne.n	8001c1a <file_handler.constprop.0+0x42>
		 new_file_flag = 1;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	7023      	strb	r3, [r4, #0]
 8001c7c:	e7b6      	b.n	8001bec <file_handler.constprop.0+0x14>
 8001c7e:	bf00      	nop
 8001c80:	24000000 	.word	0x24000000
 8001c84:	240ac310 	.word	0x240ac310
 8001c88:	2409fad0 	.word	0x2409fad0
 8001c8c:	0801017c 	.word	0x0801017c
 8001c90:	08010184 	.word	0x08010184
 8001c94:	240ac7b8 	.word	0x240ac7b8
 8001c98:	240ac358 	.word	0x240ac358
 8001c9c:	2409fb10 	.word	0x2409fb10
 8001ca0:	2409fb10 	.word	0x2409fb10
 8001ca4:	05b05b06 	.word	0x05b05b06
 8001ca8:	240001b8 	.word	0x240001b8

08001cac <show_frame.constprop.0>:
static int show_frame(uint32_t frame_num)
 8001cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(video.FrameType == AVI_VIDEO_FRAME)
 8001cb0:	4c57      	ldr	r4, [pc, #348]	@ (8001e10 <show_frame.constprop.0+0x164>)
static int show_frame(uint32_t frame_num)
 8001cb2:	b084      	sub	sp, #16
	if(video.FrameType == AVI_VIDEO_FRAME)
 8001cb4:	7de3      	ldrb	r3, [r4, #23]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d003      	beq.n	8001cc2 <show_frame.constprop.0+0x16>
	return 1;
 8001cba:	2001      	movs	r0, #1
}
 8001cbc:	b004      	add	sp, #16
 8001cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		AVI_Handel.CurrentImage++;
 8001cc2:	4954      	ldr	r1, [pc, #336]	@ (8001e14 <show_frame.constprop.0+0x168>)
		video.frameCount++;
 8001cc4:	69e0      	ldr	r0, [r4, #28]
		AVI_Handel.CurrentImage++;
 8001cc6:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
		video.frameCount++;
 8001cc8:	1c45      	adds	r5, r0, #1
		if(JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8001cca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
		AVI_Handel.CurrentImage++;
 8001ccc:	1c50      	adds	r0, r2, #1
		if(JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8001cce:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
		video.frameCount++;
 8001cd0:	61e5      	str	r5, [r4, #28]
		AVI_Handel.CurrentImage++;
 8001cd2:	62c8      	str	r0, [r1, #44]	@ 0x2c
		if(JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8001cd4:	4950      	ldr	r1, [pc, #320]	@ (8001e18 <show_frame.constprop.0+0x16c>)
 8001cd6:	4851      	ldr	r0, [pc, #324]	@ (8001e1c <show_frame.constprop.0+0x170>)
 8001cd8:	f7ff fbc2 	bl	8001460 <JPEG_Decode_DMA>
 8001cdc:	2801      	cmp	r0, #1
 8001cde:	f040 8085 	bne.w	8001dec <show_frame.constprop.0+0x140>
 8001ce2:	4d4f      	ldr	r5, [pc, #316]	@ (8001e20 <show_frame.constprop.0+0x174>)
 8001ce4:	494f      	ldr	r1, [pc, #316]	@ (8001e24 <show_frame.constprop.0+0x178>)
			if(count_iter >= MAX_ITERATIONS_NUM)
 8001ce6:	4850      	ldr	r0, [pc, #320]	@ (8001e28 <show_frame.constprop.0+0x17c>)
 8001ce8:	682b      	ldr	r3, [r5, #0]
 8001cea:	e001      	b.n	8001cf0 <show_frame.constprop.0+0x44>
 8001cec:	4283      	cmp	r3, r0
 8001cee:	d87c      	bhi.n	8001dea <show_frame.constprop.0+0x13e>
		while(Jpeg_HWDecodingEnd == 0)
 8001cf0:	680a      	ldr	r2, [r1, #0]
			count_iter++;
 8001cf2:	3301      	adds	r3, #1
		while(Jpeg_HWDecodingEnd == 0)
 8001cf4:	2a00      	cmp	r2, #0
 8001cf6:	d0f9      	beq.n	8001cec <show_frame.constprop.0+0x40>
		if(video.isfirstFrame == 1)
 8001cf8:	7da2      	ldrb	r2, [r4, #22]
		count_iter = 0;
 8001cfa:	2300      	movs	r3, #0
		if(video.isfirstFrame == 1)
 8001cfc:	2a01      	cmp	r2, #1
		count_iter = 0;
 8001cfe:	602b      	str	r3, [r5, #0]
		if(video.isfirstFrame == 1)
 8001d00:	d076      	beq.n	8001df0 <show_frame.constprop.0+0x144>
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8001d02:	4b4a      	ldr	r3, [pc, #296]	@ (8001e2c <show_frame.constprop.0+0x180>)
 8001d04:	e9d3 7902 	ldrd	r7, r9, [r3, #8]
	uint32_t xPos, yPos, destination;


	// calculate the destination transfer address
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 8001d08:	f1c7 02f0 	rsb	r2, r7, #240	@ 0xf0
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 8001d0c:	f1c9 03f0 	rsb	r3, r9, #240	@ 0xf0
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8001d10:	4e47      	ldr	r6, [pc, #284]	@ (8001e30 <show_frame.constprop.0+0x184>)
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;

	// wait for the DMA2D transfer to ends
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
	// copy the new decoded frame to the LCD Frame buffer
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 8001d12:	b2bf      	uxth	r7, r7
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 8001d14:	0852      	lsrs	r2, r2, #1
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8001d16:	f8d4 8030 	ldr.w	r8, [r4, #48]	@ 0x30
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 8001d1a:	085b      	lsrs	r3, r3, #1
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8001d1c:	f04f 31ff 	mov.w	r1, #4294967295
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8001d20:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8001d24:	4843      	ldr	r0, [pc, #268]	@ (8001e34 <show_frame.constprop.0+0x188>)
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8001d26:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8001d2a:	6832      	ldr	r2, [r6, #0]
 8001d2c:	eb02 0a83 	add.w	sl, r2, r3, lsl #2
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8001d30:	f003 ff48 	bl	8005bc4 <HAL_DMA2D_PollForTransfer>
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 8001d34:	4641      	mov	r1, r8
 8001d36:	fa1f f389 	uxth.w	r3, r9
 8001d3a:	4652      	mov	r2, sl
 8001d3c:	483d      	ldr	r0, [pc, #244]	@ (8001e34 <show_frame.constprop.0+0x188>)
 8001d3e:	9700      	str	r7, [sp, #0]
 8001d40:	f003 fee4 	bl	8005b0c <HAL_DMA2D_Start>
		depth24To16(&pOut, ( video.width * video.height ), 3);
 8001d44:	8b63      	ldrh	r3, [r4, #26]
 8001d46:	f8b4 c018 	ldrh.w	ip, [r4, #24]
		pOut.u8Arr = (uint8_t *)outputData;
 8001d4a:	6834      	ldr	r4, [r6, #0]
		depth24To16(&pOut, ( video.width * video.height ), 3);
 8001d4c:	fb1c fc03 	smulbb	ip, ip, r3
 8001d50:	fa1f f38c 	uxth.w	r3, ip
	for( ; i < length ; i++)
 8001d54:	b1ab      	cbz	r3, 8001d82 <show_frame.constprop.0+0xd6>
 8001d56:	4620      	mov	r0, r4
 8001d58:	eb04 0c43 	add.w	ip, r4, r3, lsl #1
 8001d5c:	4621      	mov	r1, r4
		pxArr->u16Arr[i] = color565(r, g, b);
 8001d5e:	4f36      	ldr	r7, [pc, #216]	@ (8001e38 <show_frame.constprop.0+0x18c>)
 8001d60:	784a      	ldrb	r2, [r1, #1]
 8001d62:	788b      	ldrb	r3, [r1, #2]
 8001d64:	00d2      	lsls	r2, r2, #3
 8001d66:	ea07 2303 	and.w	r3, r7, r3, lsl #8
 8001d6a:	f402 62fc 	and.w	r2, r2, #2016	@ 0x7e0
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	f811 2b03 	ldrb.w	r2, [r1], #3
 8001d74:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
		pxArr->u16Arr[i] = ( ( ( pxArr->u16Arr[i] & 0x00ff ) << 8 ) | (( pxArr->u16Arr[i] & 0xff00 ) >> 8) );
 8001d78:	ba5b      	rev16	r3, r3
 8001d7a:	f820 3b02 	strh.w	r3, [r0], #2
	for( ; i < length ; i++)
 8001d7e:	4584      	cmp	ip, r0
 8001d80:	d1ee      	bne.n	8001d60 <show_frame.constprop.0+0xb4>
 8001d82:	af02      	add	r7, sp, #8
       frame.start.X = 0;
 8001d84:	f04f 0800 	mov.w	r8, #0
 8001d88:	f04f 19ef 	mov.w	r9, #15663343	@ 0xef00ef
 8001d8c:	e004      	b.n	8001d98 <show_frame.constprop.0+0xec>
			count_iter++;
 8001d8e:	682b      	ldr	r3, [r5, #0]
 8001d90:	3301      	adds	r3, #1
			if(count_iter >= MAX_ATTEMPTS_NUM)
 8001d92:	2b09      	cmp	r3, #9
			count_iter++;
 8001d94:	602b      	str	r3, [r5, #0]
			if(count_iter >= MAX_ATTEMPTS_NUM)
 8001d96:	d829      	bhi.n	8001dec <show_frame.constprop.0+0x140>
       frame.start.X = 0;
 8001d98:	e9cd 8902 	strd	r8, r9, [sp, #8]
	   GC9A01_set_frame(frame);
 8001d9c:	e897 0003 	ldmia.w	r7, {r0, r1}
 8001da0:	f7ff fade 	bl	8001360 <GC9A01_set_frame>
	   GC9A01_write_command(MEM_WR);
 8001da4:	202c      	movs	r0, #44	@ 0x2c
 8001da6:	f7fe fdd3 	bl	8000950 <GC9A01_write_command>
	   GC9A01_set_data_command(ON);
 8001daa:	2001      	movs	r0, #1
 8001dac:	f7fe fd9a 	bl	80008e4 <GC9A01_set_data_command>
	   GC9A01_set_chip_select(OFF);
 8001db0:	2000      	movs	r0, #0
 8001db2:	f7fe fdaf 	bl	8000914 <GC9A01_set_chip_select>
	   ret = GC9A01_spi_tx(data, total_bytes, 1);
 8001db6:	2201      	movs	r2, #1
 8001db8:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	f7ff fb23 	bl	8001408 <GC9A01_spi_tx>
	   if(ret != 1)
 8001dc2:	2801      	cmp	r0, #1
 8001dc4:	d1e3      	bne.n	8001d8e <show_frame.constprop.0+0xe2>
	   ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 8001dc6:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8001dca:	2200      	movs	r2, #0
 8001dcc:	1860      	adds	r0, r4, r1
 8001dce:	f7ff fb1b 	bl	8001408 <GC9A01_spi_tx>
		while(lcd_draw(pOut.u8Arr) != 1)
 8001dd2:	2801      	cmp	r0, #1
 8001dd4:	d1db      	bne.n	8001d8e <show_frame.constprop.0+0xe2>
		outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8001dd6:	6831      	ldr	r1, [r6, #0]
 8001dd8:	4a18      	ldr	r2, [pc, #96]	@ (8001e3c <show_frame.constprop.0+0x190>)
 8001dda:	4b19      	ldr	r3, [pc, #100]	@ (8001e40 <show_frame.constprop.0+0x194>)
		count_iter = 0;
 8001ddc:	f8c5 8000 	str.w	r8, [r5]
		outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8001de0:	4291      	cmp	r1, r2
 8001de2:	bf18      	it	ne
 8001de4:	4613      	movne	r3, r2
 8001de6:	6033      	str	r3, [r6, #0]
 8001de8:	e767      	b.n	8001cba <show_frame.constprop.0+0xe>
 8001dea:	602b      	str	r3, [r5, #0]
	return 1;
 8001dec:	2000      	movs	r0, #0
 8001dee:	e765      	b.n	8001cbc <show_frame.constprop.0+0x10>
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8001df0:	4e0e      	ldr	r6, [pc, #56]	@ (8001e2c <show_frame.constprop.0+0x180>)
 8001df2:	480a      	ldr	r0, [pc, #40]	@ (8001e1c <show_frame.constprop.0+0x170>)
 8001df4:	4631      	mov	r1, r6
			video.isfirstFrame = 0;
 8001df6:	75a3      	strb	r3, [r4, #22]
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8001df8:	f005 fd70 	bl	80078dc <HAL_JPEG_GetInfo>
			DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 8001dfc:	6871      	ldr	r1, [r6, #4]
 8001dfe:	89b0      	ldrh	r0, [r6, #12]
 8001e00:	f7ff fe9e 	bl	8001b40 <DMA2D_Init.constprop.0>
			video.height = JPEG_Info.ImageHeight;
 8001e04:	e9d6 7902 	ldrd	r7, r9, [r6, #8]
			video.width = JPEG_Info.ImageWidth;
 8001e08:	f8a4 9018 	strh.w	r9, [r4, #24]
			video.height = JPEG_Info.ImageHeight;
 8001e0c:	8367      	strh	r7, [r4, #26]
 8001e0e:	e77b      	b.n	8001d08 <show_frame.constprop.0+0x5c>
 8001e10:	2409fad0 	.word	0x2409fad0
 8001e14:	240ac310 	.word	0x240ac310
 8001e18:	2409fb10 	.word	0x2409fb10
 8001e1c:	24000220 	.word	0x24000220
 8001e20:	240003fc 	.word	0x240003fc
 8001e24:	240000a8 	.word	0x240000a8
 8001e28:	000f423f 	.word	0x000f423f
 8001e2c:	240001a4 	.word	0x240001a4
 8001e30:	24000004 	.word	0x24000004
 8001e34:	240001b8 	.word	0x240001b8
 8001e38:	fffff800 	.word	0xfffff800
 8001e3c:	2402a76c 	.word	0x2402a76c
 8001e40:	24000408 	.word	0x24000408

08001e44 <smart_watch_init>:
{
 8001e44:	b538      	push	{r3, r4, r5, lr}
	video.frame_time = 0.0;
 8001e46:	2000      	movs	r0, #0
	video.time.Hours = 0;
 8001e48:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <smart_watch_init+0x50>)
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8001e4a:	4913      	ldr	r1, [pc, #76]	@ (8001e98 <smart_watch_init+0x54>)
	video.time.Hours = 0;
 8001e4c:	2400      	movs	r4, #0
	video.display_status = DISPLAY_ON;
 8001e4e:	2201      	movs	r2, #1
	video.frame_time = 0.0;
 8001e50:	6258      	str	r0, [r3, #36]	@ 0x24
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8001e52:	6319      	str	r1, [r3, #48]	@ 0x30
	if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8001e54:	4811      	ldr	r0, [pc, #68]	@ (8001e9c <smart_watch_init+0x58>)
 8001e56:	4912      	ldr	r1, [pc, #72]	@ (8001ea0 <smart_watch_init+0x5c>)
	video.time.Hours = 0;
 8001e58:	801c      	strh	r4, [r3, #0]
	video.time.Seconds = 0;
 8001e5a:	709c      	strb	r4, [r3, #2]
	video.file_idx = 0;
 8001e5c:	829c      	strh	r4, [r3, #20]
	video.FrameType = 0;
 8001e5e:	75dc      	strb	r4, [r3, #23]
	video.frameToSkip = 0;
 8001e60:	621c      	str	r4, [r3, #32]
	video.display_ts = video.time.Seconds;
 8001e62:	639c      	str	r4, [r3, #56]	@ 0x38
	video.display_status = DISPLAY_ON;
 8001e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	video.frameCount = 0;
 8001e68:	61dc      	str	r4, [r3, #28]
	video.video_mode = SETTING_MODE;
 8001e6a:	869c      	strh	r4, [r3, #52]	@ 0x34
	video.tick_offset = 0;
 8001e6c:	e9c3 440a 	strd	r4, r4, [r3, #40]	@ 0x28
	if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8001e70:	f00d fc90 	bl	800f794 <FATFS_LinkDriver>
 8001e74:	b108      	cbz	r0, 8001e7a <smart_watch_init+0x36>
	    	return 0;
 8001e76:	4620      	mov	r0, r4
}
 8001e78:	bd38      	pop	{r3, r4, r5, pc}
}

static void SD_Initialize(void)
{

	BSP_SD_Init();
 8001e7a:	4605      	mov	r5, r0
 8001e7c:	f00b fd82 	bl	800d984 <BSP_SD_Init>
	    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) != FR_OK)
 8001e80:	4907      	ldr	r1, [pc, #28]	@ (8001ea0 <smart_watch_init+0x5c>)
 8001e82:	462a      	mov	r2, r5
 8001e84:	4807      	ldr	r0, [pc, #28]	@ (8001ea4 <smart_watch_init+0x60>)
 8001e86:	f00c ff4d 	bl	800ed24 <f_mount>
 8001e8a:	fab0 f080 	clz	r0, r0
 8001e8e:	0940      	lsrs	r0, r0, #5
}
 8001e90:	bd38      	pop	{r3, r4, r5, pc}
 8001e92:	bf00      	nop
 8001e94:	2409fad0 	.word	0x2409fad0
 8001e98:	24054ad0 	.word	0x24054ad0
 8001e9c:	08010410 	.word	0x08010410
 8001ea0:	240ac8ac 	.word	0x240ac8ac
 8001ea4:	240ac588 	.word	0x240ac588

08001ea8 <smart_watch_process>:
{
 8001ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch(video.video_mode)
 8001eac:	4cc2      	ldr	r4, [pc, #776]	@ (80021b8 <smart_watch_process+0x310>)
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8001eae:	4dc3      	ldr	r5, [pc, #780]	@ (80021bc <smart_watch_process+0x314>)
 8001eb0:	4ec3      	ldr	r6, [pc, #780]	@ (80021c0 <smart_watch_process+0x318>)
{
 8001eb2:	ed2d 8b06 	vpush	{d8-d10}
 8001eb6:	b087      	sub	sp, #28
		if(file_handler(0) != 1)
 8001eb8:	f7ff fe8e 	bl	8001bd8 <file_handler.constprop.0>
 8001ebc:	2801      	cmp	r0, #1
 8001ebe:	f040 8162 	bne.w	8002186 <smart_watch_process+0x2de>
	switch(video.video_mode)
 8001ec2:	f894 3034 	ldrb.w	r3, [r4, #52]	@ 0x34
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	f000 818e 	beq.w	80021e8 <smart_watch_process+0x340>
	switch(video.set)
 8001ecc:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	f000 82a6 	beq.w	8002422 <smart_watch_process+0x57a>
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	f000 829c 	beq.w	8002414 <smart_watch_process+0x56c>
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	f000 82e2 	beq.w	80024a6 <smart_watch_process+0x5fe>
			while(!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin));
 8001ee2:	4fb8      	ldr	r7, [pc, #736]	@ (80021c4 <smart_watch_process+0x31c>)
 8001ee4:	2102      	movs	r1, #2
 8001ee6:	4638      	mov	r0, r7
 8001ee8:	f004 f97a 	bl	80061e0 <HAL_GPIO_ReadPin>
 8001eec:	2800      	cmp	r0, #0
 8001eee:	d0f9      	beq.n	8001ee4 <smart_watch_process+0x3c>
			video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	4631      	mov	r1, r6
 8001ef4:	4628      	mov	r0, r5
 8001ef6:	f7fe fb8d 	bl	8000614 <AVI_GetFrame>
			video.set = SET_HOURS;
 8001efa:	2301      	movs	r3, #1
			video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8001efc:	75e0      	strb	r0, [r4, #23]
			video.set = SET_HOURS;
 8001efe:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}

static void enable_btn_int(void)
{

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001f02:	2006      	movs	r0, #6
 8001f04:	f002 f93c 	bl	8004180 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001f08:	2007      	movs	r0, #7
 8001f0a:	f002 f939 	bl	8004180 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001f0e:	2008      	movs	r0, #8
 8001f10:	f002 f936 	bl	8004180 <HAL_NVIC_EnableIRQ>
	if(video.display_status == DISPLAY_ON)
 8001f14:	f894 703c 	ldrb.w	r7, [r4, #60]	@ 0x3c
 8001f18:	2f01      	cmp	r7, #1
 8001f1a:	d1cd      	bne.n	8001eb8 <smart_watch_process+0x10>
		if(video.time.Seconds >= DISPLAY_STANDBY_TIMER)
 8001f1c:	78a3      	ldrb	r3, [r4, #2]
 8001f1e:	2b3a      	cmp	r3, #58	@ 0x3a
 8001f20:	d9ca      	bls.n	8001eb8 <smart_watch_process+0x10>
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, SET);
 8001f22:	463a      	mov	r2, r7
 8001f24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f28:	48a7      	ldr	r0, [pc, #668]	@ (80021c8 <smart_watch_process+0x320>)
	video.time.Hours = 0;
 8001f2a:	f04f 0800 	mov.w	r8, #0
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, SET);
 8001f2e:	f004 f95d 	bl	80061ec <HAL_GPIO_WritePin>
	video.frame_time = 0.0;
 8001f32:	2300      	movs	r3, #0
			if(GC9A01_sleep_mode(ON) != 1)
 8001f34:	4638      	mov	r0, r7
	video.display_status = DISPLAY_ON;
 8001f36:	f884 703c 	strb.w	r7, [r4, #60]	@ 0x3c
	video.frame_time = 0.0;
 8001f3a:	6263      	str	r3, [r4, #36]	@ 0x24
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8001f3c:	4ba3      	ldr	r3, [pc, #652]	@ (80021cc <smart_watch_process+0x324>)
	video.time.Hours = 0;
 8001f3e:	f8a4 8000 	strh.w	r8, [r4]
	video.time.Seconds = 0;
 8001f42:	f884 8002 	strb.w	r8, [r4, #2]
	video.file_idx = 0;
 8001f46:	f8a4 8014 	strh.w	r8, [r4, #20]
	video.FrameType = 0;
 8001f4a:	f884 8017 	strb.w	r8, [r4, #23]
	video.frameToSkip = 0;
 8001f4e:	f8c4 8020 	str.w	r8, [r4, #32]
	video.display_ts = video.time.Seconds;
 8001f52:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
	video.frameCount = 0;
 8001f56:	f8c4 801c 	str.w	r8, [r4, #28]
	video.set = SET_IDLE;
 8001f5a:	f884 8035 	strb.w	r8, [r4, #53]	@ 0x35
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8001f5e:	6323      	str	r3, [r4, #48]	@ 0x30
	video.tick_offset = 0;
 8001f60:	e9c4 880a 	strd	r8, r8, [r4, #40]	@ 0x28
			if(GC9A01_sleep_mode(ON) != 1)
 8001f64:	f7ff fa3c 	bl	80013e0 <GC9A01_sleep_mode>
 8001f68:	2801      	cmp	r0, #1
 8001f6a:	f040 810c 	bne.w	8002186 <smart_watch_process+0x2de>
				HAL_ADC_DeInit(&hadc1);
 8001f6e:	4f98      	ldr	r7, [pc, #608]	@ (80021d0 <smart_watch_process+0x328>)
			video.display_status = DISPLAY_OFF;
 8001f70:	f884 803c 	strb.w	r8, [r4, #60]	@ 0x3c
	battery_scaled_volt = ( ( battery_scaled_raw / 4096.0 ) * 3.3 );
 8001f74:	ed9f ab88 	vldr	d10, [pc, #544]	@ 8002198 <smart_watch_process+0x2f0>
 8001f78:	ed9f 9b89 	vldr	d9, [pc, #548]	@ 80021a0 <smart_watch_process+0x2f8>
	battery_volt = REVERT_VOLTAGE_DIV(battery_scaled_volt);
 8001f7c:	ed9f 8b8a 	vldr	d8, [pc, #552]	@ 80021a8 <smart_watch_process+0x300>
				HAL_ADC_DeInit(&hadc1);
 8001f80:	4638      	mov	r0, r7
 8001f82:	f001 fd9b 	bl	8003abc <HAL_ADC_DeInit>
				HAL_SuspendTick();
 8001f86:	f001 f937 	bl	80031f8 <HAL_SuspendTick>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f8a:	b672      	cpsid	i
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	4608      	mov	r0, r1
 8001f90:	f006 fce0 	bl	8008954 <HAL_PWR_EnterSTOPMode>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f94:	b662      	cpsie	i
				MX_ADC1_Init();
 8001f96:	f04f 091e 	mov.w	r9, #30
				HAL_ResumeTick();
 8001f9a:	f001 f935 	bl	8003208 <HAL_ResumeTick>
				SystemClock_Config();
 8001f9e:	f7ff fabf 	bl	8001520 <SystemClock_Config>
				MX_ADC1_Init();
 8001fa2:	f7ff fb1d 	bl	80015e0 <MX_ADC1_Init>
		HAL_ADC_Start(&hadc1);
 8001fa6:	4638      	mov	r0, r7
 8001fa8:	f001 fce0 	bl	800396c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001fac:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb0:	4638      	mov	r0, r7
 8001fb2:	f001 f931 	bl	8003218 <HAL_ADC_PollForConversion>
		battery_scaled_raw = HAL_ADC_GetValue(&hadc1);
 8001fb6:	4638      	mov	r0, r7
 8001fb8:	f001 f9a4 	bl	8003304 <HAL_ADC_GetValue>
 8001fbc:	4680      	mov	r8, r0
		HAL_ADC_Stop(&hadc1);
 8001fbe:	4638      	mov	r0, r7
 8001fc0:	f001 fe40 	bl	8003c44 <HAL_ADC_Stop>
		HAL_Delay(10);
 8001fc4:	200a      	movs	r0, #10
 8001fc6:	f001 f905 	bl	80031d4 <HAL_Delay>
	for(int i = 0 ; i < 30 ; i++)
 8001fca:	f1b9 0901 	subs.w	r9, r9, #1
 8001fce:	d1ea      	bne.n	8001fa6 <smart_watch_process+0xfe>
	battery_scaled_volt = ( ( battery_scaled_raw / 4096.0 ) * 3.3 );
 8001fd0:	ee07 8a90 	vmov	s15, r8
	if(battery_volt < BATTERY_THRESH)
 8001fd4:	eef0 6a0c 	vmov.f32	s13, #12	@ 0x40600000  3.5
	battery_scaled_volt = ( ( battery_scaled_raw / 4096.0 ) * 3.3 );
 8001fd8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001fdc:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8001fe0:	ee27 7b09 	vmul.f64	d7, d7, d9
 8001fe4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	battery_volt = REVERT_VOLTAGE_DIV(battery_scaled_volt);
 8001fe8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001fec:	ee27 7b08 	vmul.f64	d7, d7, d8
 8001ff0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	if(battery_volt < BATTERY_THRESH)
 8001ff4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffc:	d4c0      	bmi.n	8001f80 <smart_watch_process+0xd8>
			GC9A01_Init();
 8001ffe:	f7fe fd49 	bl	8000a94 <GC9A01_Init>
			video.display_status = DISPLAY_ON;
 8002002:	2301      	movs	r3, #1
	HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002004:	464a      	mov	r2, r9
 8002006:	496c      	ldr	r1, [pc, #432]	@ (80021b8 <smart_watch_process+0x310>)
 8002008:	4872      	ldr	r0, [pc, #456]	@ (80021d4 <smart_watch_process+0x32c>)
			video.display_status = DISPLAY_ON;
 800200a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
	RTC_DateTypeDef sDate = {0};
 800200e:	f8cd 9010 	str.w	r9, [sp, #16]
	HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002012:	f008 fdf7 	bl	800ac04 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002016:	464a      	mov	r2, r9
 8002018:	a904      	add	r1, sp, #16
 800201a:	486e      	ldr	r0, [pc, #440]	@ (80021d4 <smart_watch_process+0x32c>)
 800201c:	f008 fe2e 	bl	800ac7c <HAL_RTC_GetDate>
	time.current_day = sDate.Date;
 8002020:	4a6d      	ldr	r2, [pc, #436]	@ (80021d8 <smart_watch_process+0x330>)
 8002022:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8002026:	7093      	strb	r3, [r2, #2]
	time.current_month = sDate.Month;
 8002028:	f89d 3011 	ldrb.w	r3, [sp, #17]
 800202c:	70d3      	strb	r3, [r2, #3]
	if(time.current_month > time.first_month)
 800202e:	78d1      	ldrb	r1, [r2, #3]
 8002030:	7853      	ldrb	r3, [r2, #1]
 8002032:	4299      	cmp	r1, r3
 8002034:	f240 8288 	bls.w	8002548 <smart_watch_process+0x6a0>
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002038:	7850      	ldrb	r0, [r2, #1]
 800203a:	78d3      	ldrb	r3, [r2, #3]
 800203c:	b2c1      	uxtb	r1, r0
 800203e:	3b01      	subs	r3, #1
 8002040:	4283      	cmp	r3, r0
 8002042:	f340 83e2 	ble.w	800280a <smart_watch_process+0x962>
 8002046:	78d0      	ldrb	r0, [r2, #3]
 8002048:	1c4f      	adds	r7, r1, #1
			days_elapsed += num_of_days_per_month[i];
 800204a:	4b64      	ldr	r3, [pc, #400]	@ (80021dc <smart_watch_process+0x334>)
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 800204c:	3801      	subs	r0, #1
			days_elapsed += num_of_days_per_month[i];
 800204e:	f813 9001 	ldrb.w	r9, [r3, r1]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002052:	4287      	cmp	r7, r0
 8002054:	da51      	bge.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 8002056:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002058:	1c8f      	adds	r7, r1, #2
			days_elapsed += num_of_days_per_month[i];
 800205a:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 800205c:	78d0      	ldrb	r0, [r2, #3]
 800205e:	3801      	subs	r0, #1
 8002060:	4287      	cmp	r7, r0
 8002062:	da4a      	bge.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 8002064:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002066:	1ccf      	adds	r7, r1, #3
			days_elapsed += num_of_days_per_month[i];
 8002068:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 800206a:	78d0      	ldrb	r0, [r2, #3]
 800206c:	3801      	subs	r0, #1
 800206e:	4287      	cmp	r7, r0
 8002070:	da43      	bge.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 8002072:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002074:	1d0f      	adds	r7, r1, #4
			days_elapsed += num_of_days_per_month[i];
 8002076:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002078:	78d0      	ldrb	r0, [r2, #3]
 800207a:	3801      	subs	r0, #1
 800207c:	42b8      	cmp	r0, r7
 800207e:	dd3c      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 8002080:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002082:	1d4f      	adds	r7, r1, #5
			days_elapsed += num_of_days_per_month[i];
 8002084:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002086:	78d0      	ldrb	r0, [r2, #3]
 8002088:	3801      	subs	r0, #1
 800208a:	42b8      	cmp	r0, r7
 800208c:	dd35      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 800208e:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002090:	1d8f      	adds	r7, r1, #6
			days_elapsed += num_of_days_per_month[i];
 8002092:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 8002094:	78d0      	ldrb	r0, [r2, #3]
 8002096:	3801      	subs	r0, #1
 8002098:	42b8      	cmp	r0, r7
 800209a:	dd2e      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 800209c:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 800209e:	1dcf      	adds	r7, r1, #7
			days_elapsed += num_of_days_per_month[i];
 80020a0:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020a2:	78d0      	ldrb	r0, [r2, #3]
 80020a4:	3801      	subs	r0, #1
 80020a6:	42b8      	cmp	r0, r7
 80020a8:	dd27      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 80020aa:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020ac:	f101 0708 	add.w	r7, r1, #8
			days_elapsed += num_of_days_per_month[i];
 80020b0:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020b2:	78d0      	ldrb	r0, [r2, #3]
 80020b4:	3801      	subs	r0, #1
 80020b6:	42b8      	cmp	r0, r7
 80020b8:	dd1f      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 80020ba:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020bc:	f101 0709 	add.w	r7, r1, #9
			days_elapsed += num_of_days_per_month[i];
 80020c0:	4481      	add	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020c2:	78d0      	ldrb	r0, [r2, #3]
 80020c4:	3801      	subs	r0, #1
 80020c6:	42b8      	cmp	r0, r7
 80020c8:	dd17      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 80020ca:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020cc:	f101 070a 	add.w	r7, r1, #10
			days_elapsed += num_of_days_per_month[i];
 80020d0:	4448      	add	r0, r9
 80020d2:	fa1f f980 	uxth.w	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020d6:	78d0      	ldrb	r0, [r2, #3]
 80020d8:	3801      	subs	r0, #1
 80020da:	42b8      	cmp	r0, r7
 80020dc:	dd0d      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 80020de:	5dd8      	ldrb	r0, [r3, r7]
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020e0:	310b      	adds	r1, #11
			days_elapsed += num_of_days_per_month[i];
 80020e2:	4448      	add	r0, r9
 80020e4:	fa1f f980 	uxth.w	r9, r0
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020e8:	78d0      	ldrb	r0, [r2, #3]
 80020ea:	3801      	subs	r0, #1
 80020ec:	4288      	cmp	r0, r1
 80020ee:	dd04      	ble.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 80020f0:	f109 091f 	add.w	r9, r9, #31
		for(int i = time.first_month ; i < ( time.current_month - 1 ); i++)
 80020f4:	78d1      	ldrb	r1, [r2, #3]
			days_elapsed += num_of_days_per_month[i];
 80020f6:	fa1f f989 	uxth.w	r9, r9
		days_elapsed += ( time.current_day + num_of_days_per_month[time.first_month-1] - time.first_day );
 80020fa:	7890      	ldrb	r0, [r2, #2]
 80020fc:	7851      	ldrb	r1, [r2, #1]
 80020fe:	7812      	ldrb	r2, [r2, #0]
 8002100:	440b      	add	r3, r1
 8002102:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8002106:	4403      	add	r3, r0
 8002108:	1a9b      	subs	r3, r3, r2
 800210a:	4499      	add	r9, r3
	uint32_t time_delay_min = ( OFFSET_FACTOR * days_elapsed );
 800210c:	fa1f f389 	uxth.w	r3, r9
 8002110:	ee07 3a10 	vmov	s14, r3
 8002114:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
	uint32_t hour_offs = ( time_delay_min / 60 );
 8002118:	4931      	ldr	r1, [pc, #196]	@ (80021e0 <smart_watch_process+0x338>)
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 800211a:	7822      	ldrb	r2, [r4, #0]
			if(file_handler(1) != 1)
 800211c:	2001      	movs	r0, #1
	video.file_idx += ( ( video.time.Minutes + min_offs ) % 60 );
 800211e:	f894 e001 	ldrb.w	lr, [r4, #1]
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 8002122:	4f30      	ldr	r7, [pc, #192]	@ (80021e4 <smart_watch_process+0x33c>)
	uint32_t time_delay_min = ( OFFSET_FACTOR * days_elapsed );
 8002124:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 80021b0 <smart_watch_process+0x308>
 8002128:	ee27 7b06 	vmul.f64	d7, d7, d6
 800212c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002130:	ee17 3a90 	vmov	r3, s15
	uint32_t hour_offs = ( time_delay_min / 60 );
 8002134:	fba1 8c03 	umull	r8, ip, r1, r3
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 8002138:	eb02 125c 	add.w	r2, r2, ip, lsr #5
	uint32_t hour_offs = ( time_delay_min / 60 );
 800213c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
	uint32_t min_offs = ( time_delay_min % 60 );
 8002140:	ebcc 1c0c 	rsb	ip, ip, ip, lsl #4
 8002144:	eba3 038c 	sub.w	r3, r3, ip, lsl #2
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 8002148:	fba7 c702 	umull	ip, r7, r7, r2
	video.file_idx += ( ( video.time.Minutes + min_offs ) % 60 );
 800214c:	4473      	add	r3, lr
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 800214e:	08ff      	lsrs	r7, r7, #3
	video.file_idx += ( ( video.time.Minutes + min_offs ) % 60 );
 8002150:	fba1 c103 	umull	ip, r1, r1, r3
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 8002154:	eb07 0747 	add.w	r7, r7, r7, lsl #1
	video.file_idx += ( ( video.time.Minutes + min_offs ) % 60 );
 8002158:	0949      	lsrs	r1, r1, #5
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 800215a:	eba2 0287 	sub.w	r2, r2, r7, lsl #2
	video.file_idx += ( ( video.time.Minutes + min_offs ) % 60 );
 800215e:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
	video.file_idx = ( ( ( video.time.Hours + hour_offs ) % 12 ) * 60 );
 8002162:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
	video.file_idx += ( ( video.time.Minutes + min_offs ) % 60 );
 8002166:	eba3 0381 	sub.w	r3, r3, r1, lsl #2
 800216a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800216e:	82a3      	strh	r3, [r4, #20]
			if(file_handler(1) != 1)
 8002170:	f7ff fc78 	bl	8001a64 <file_handler>
 8002174:	2801      	cmp	r0, #1
 8002176:	d106      	bne.n	8002186 <smart_watch_process+0x2de>
			video.display_ts = video.time.Seconds;
 8002178:	78a3      	ldrb	r3, [r4, #2]
 800217a:	63a3      	str	r3, [r4, #56]	@ 0x38
		if(file_handler(0) != 1)
 800217c:	f7ff fd2c 	bl	8001bd8 <file_handler.constprop.0>
 8002180:	2801      	cmp	r0, #1
 8002182:	f43f ae9e 	beq.w	8001ec2 <smart_watch_process+0x1a>
}
 8002186:	2000      	movs	r0, #0
 8002188:	b007      	add	sp, #28
 800218a:	ecbd 8b06 	vpop	{d8-d10}
 800218e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002192:	bf00      	nop
 8002194:	f3af 8000 	nop.w
 8002198:	00000000 	.word	0x00000000
 800219c:	3f300000 	.word	0x3f300000
 80021a0:	66666666 	.word	0x66666666
 80021a4:	400a6666 	.word	0x400a6666
 80021a8:	063e7064 	.word	0x063e7064
 80021ac:	3ff863e7 	.word	0x3ff863e7
 80021b0:	a9fbe76d 	.word	0xa9fbe76d
 80021b4:	3fd5d2f1 	.word	0x3fd5d2f1
 80021b8:	2409fad0 	.word	0x2409fad0
 80021bc:	240ac310 	.word	0x240ac310
 80021c0:	240ac358 	.word	0x240ac358
 80021c4:	58020800 	.word	0x58020800
 80021c8:	58020400 	.word	0x58020400
 80021cc:	24054ad0 	.word	0x24054ad0
 80021d0:	240000c4 	.word	0x240000c4
 80021d4:	2400017c 	.word	0x2400017c
 80021d8:	24000400 	.word	0x24000400
 80021dc:	0801018c 	.word	0x0801018c
 80021e0:	88888889 	.word	0x88888889
 80021e4:	aaaaaaab 	.word	0xaaaaaaab
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80021e8:	2200      	movs	r2, #0
 80021ea:	4631      	mov	r1, r6
 80021ec:	48c3      	ldr	r0, [pc, #780]	@ (80024fc <smart_watch_process+0x654>)
 80021ee:	f7fe fa11 	bl	8000614 <AVI_GetFrame>
	if(video.frameToSkip)
 80021f2:	6a23      	ldr	r3, [r4, #32]
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80021f4:	b2c0      	uxtb	r0, r0
 80021f6:	75e0      	strb	r0, [r4, #23]
	if(video.frameToSkip)
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d032      	beq.n	8002262 <smart_watch_process+0x3ba>
		AVI_Handel.CurrentImage++;
 80021fc:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
		video.frameToSkip--;
 80021fe:	3b01      	subs	r3, #1
		video.frameCount++;
 8002200:	69e2      	ldr	r2, [r4, #28]
		AVI_Handel.CurrentImage++;
 8002202:	3101      	adds	r1, #1
		video.frameToSkip--;
 8002204:	6223      	str	r3, [r4, #32]
		video.frameCount++;
 8002206:	3201      	adds	r2, #1
		AVI_Handel.CurrentImage++;
 8002208:	62e9      	str	r1, [r5, #44]	@ 0x2c
		video.frameCount++;
 800220a:	61e2      	str	r2, [r4, #28]
	if(!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin))
 800220c:	2102      	movs	r1, #2
 800220e:	48bc      	ldr	r0, [pc, #752]	@ (8002500 <smart_watch_process+0x658>)
 8002210:	f003 ffe6 	bl	80061e0 <HAL_GPIO_ReadPin>
 8002214:	4607      	mov	r7, r0
 8002216:	2800      	cmp	r0, #0
 8002218:	f040 816b 	bne.w	80024f2 <smart_watch_process+0x64a>
		count++;
 800221c:	4ab9      	ldr	r2, [pc, #740]	@ (8002504 <smart_watch_process+0x65c>)
 800221e:	8813      	ldrh	r3, [r2, #0]
 8002220:	3301      	adds	r3, #1
 8002222:	b29b      	uxth	r3, r3
	if(count >= RESET_ITER_NUM)
 8002224:	2b1d      	cmp	r3, #29
 8002226:	f240 8222 	bls.w	800266e <smart_watch_process+0x7c6>
		count = 0;
 800222a:	8010      	strh	r0, [r2, #0]
		HAL_Delay(300);
 800222c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
		video.video_mode = SETTING_MODE;
 8002230:	f884 7034 	strb.w	r7, [r4, #52]	@ 0x34
		HAL_Delay(300);
 8002234:	f000 ffce 	bl	80031d4 <HAL_Delay>
	video.frame_time = 0.0;
 8002238:	2300      	movs	r3, #0
	video.display_status = DISPLAY_ON;
 800223a:	2001      	movs	r0, #1
	video.time.Hours = 0;
 800223c:	8027      	strh	r7, [r4, #0]
	video.frame_time = 0.0;
 800223e:	6263      	str	r3, [r4, #36]	@ 0x24
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8002240:	4bb1      	ldr	r3, [pc, #708]	@ (8002508 <smart_watch_process+0x660>)
	video.time.Seconds = 0;
 8002242:	70a7      	strb	r7, [r4, #2]
	video.file_idx = 0;
 8002244:	82a7      	strh	r7, [r4, #20]
	video.FrameType = 0;
 8002246:	75e7      	strb	r7, [r4, #23]
	video.frameToSkip = 0;
 8002248:	6227      	str	r7, [r4, #32]
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 800224a:	6323      	str	r3, [r4, #48]	@ 0x30
	video.display_ts = video.time.Seconds;
 800224c:	63a7      	str	r7, [r4, #56]	@ 0x38
	video.frameCount = 0;
 800224e:	61e7      	str	r7, [r4, #28]
	video.display_status = DISPLAY_ON;
 8002250:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
	video.set = SET_IDLE;
 8002254:	f884 7035 	strb.w	r7, [r4, #53]	@ 0x35
	video.tick_offset = 0;
 8002258:	e9c4 770a 	strd	r7, r7, [r4, #40]	@ 0x28
		file_handler(1);
 800225c:	f7ff fc02 	bl	8001a64 <file_handler>
 8002260:	e658      	b.n	8001f14 <smart_watch_process+0x6c>
	else if(video.FrameType == AVI_VIDEO_FRAME)
 8002262:	2801      	cmp	r0, #1
 8002264:	d1d2      	bne.n	800220c <smart_watch_process+0x364>
		AVI_Handel.CurrentImage++;
 8002266:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
		video.frameCount++;
 8002268:	69e3      	ldr	r3, [r4, #28]
		AVI_Handel.CurrentImage++;
 800226a:	3201      	adds	r2, #1
		if(JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 800226c:	49a7      	ldr	r1, [pc, #668]	@ (800250c <smart_watch_process+0x664>)
		video.frameCount++;
 800226e:	3301      	adds	r3, #1
		if(JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8002270:	48a7      	ldr	r0, [pc, #668]	@ (8002510 <smart_watch_process+0x668>)
		AVI_Handel.CurrentImage++;
 8002272:	62ea      	str	r2, [r5, #44]	@ 0x2c
		video.frameCount++;
 8002274:	61e3      	str	r3, [r4, #28]
		if(JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess) != 1)
 8002276:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8002278:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800227a:	f7ff f8f1 	bl	8001460 <JPEG_Decode_DMA>
 800227e:	2801      	cmp	r0, #1
 8002280:	d181      	bne.n	8002186 <smart_watch_process+0x2de>
 8002282:	4fa4      	ldr	r7, [pc, #656]	@ (8002514 <smart_watch_process+0x66c>)
 8002284:	48a4      	ldr	r0, [pc, #656]	@ (8002518 <smart_watch_process+0x670>)
 8002286:	683b      	ldr	r3, [r7, #0]
			if(count_iter >= MAX_ITERATIONS_NUM)
 8002288:	49a4      	ldr	r1, [pc, #656]	@ (800251c <smart_watch_process+0x674>)
 800228a:	e002      	b.n	8002292 <smart_watch_process+0x3ea>
 800228c:	428b      	cmp	r3, r1
 800228e:	f200 82b3 	bhi.w	80027f8 <smart_watch_process+0x950>
		while(Jpeg_HWDecodingEnd == 0)
 8002292:	6802      	ldr	r2, [r0, #0]
			count_iter++;
 8002294:	3301      	adds	r3, #1
		while(Jpeg_HWDecodingEnd == 0)
 8002296:	2a00      	cmp	r2, #0
 8002298:	d0f8      	beq.n	800228c <smart_watch_process+0x3e4>
		if(video.isfirstFrame == 1)
 800229a:	f894 a016 	ldrb.w	sl, [r4, #22]
		count_iter = 0;
 800229e:	f04f 0900 	mov.w	r9, #0
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 80022a2:	f8df 8298 	ldr.w	r8, [pc, #664]	@ 800253c <smart_watch_process+0x694>
		if(video.isfirstFrame == 1)
 80022a6:	f1ba 0f01 	cmp.w	sl, #1
		count_iter = 0;
 80022aa:	f8c7 9000 	str.w	r9, [r7]
		if(video.isfirstFrame == 1)
 80022ae:	f000 82bd 	beq.w	800282c <smart_watch_process+0x984>
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 80022b2:	f8df b28c 	ldr.w	fp, [pc, #652]	@ 8002540 <smart_watch_process+0x698>
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 80022b6:	f04f 31ff 	mov.w	r1, #4294967295
 80022ba:	4899      	ldr	r0, [pc, #612]	@ (8002520 <smart_watch_process+0x678>)
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 80022bc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 80022c0:	e9d8 9302 	ldrd	r9, r3, [r8, #8]
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 80022c4:	f1c9 02f0 	rsb	r2, r9, #240	@ 0xf0
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 80022c8:	f1c3 08f0 	rsb	r8, r3, #240	@ 0xf0
 80022cc:	9303      	str	r3, [sp, #12]
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 80022ce:	0852      	lsrs	r2, r2, #1
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 80022d0:	ea4f 0858 	mov.w	r8, r8, lsr #1
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 80022d4:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80022d8:	eb08 1802 	add.w	r8, r8, r2, lsl #4
 80022dc:	f8db 2000 	ldr.w	r2, [fp]
 80022e0:	eb02 0888 	add.w	r8, r2, r8, lsl #2
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 80022e4:	f003 fc6e 	bl	8005bc4 <HAL_DMA2D_PollForTransfer>
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 80022e8:	9b03      	ldr	r3, [sp, #12]
 80022ea:	fa1f f289 	uxth.w	r2, r9
 80022ee:	4651      	mov	r1, sl
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	488b      	ldr	r0, [pc, #556]	@ (8002520 <smart_watch_process+0x678>)
 80022f4:	9200      	str	r2, [sp, #0]
 80022f6:	4642      	mov	r2, r8
 80022f8:	f003 fc08 	bl	8005b0c <HAL_DMA2D_Start>
		depth24To16(&pOut, ( video.width * video.height ), 3);
 80022fc:	8b20      	ldrh	r0, [r4, #24]
 80022fe:	8b63      	ldrh	r3, [r4, #26]
		pOut.u8Arr = (uint8_t *)outputData;
 8002300:	f8db 9000 	ldr.w	r9, [fp]
		depth24To16(&pOut, ( video.width * video.height ), 3);
 8002304:	fb10 f003 	smulbb	r0, r0, r3
 8002308:	b280      	uxth	r0, r0
	for( ; i < length ; i++)
 800230a:	b1c8      	cbz	r0, 8002340 <smart_watch_process+0x498>
 800230c:	eb09 0040 	add.w	r0, r9, r0, lsl #1
 8002310:	4649      	mov	r1, r9
 8002312:	464a      	mov	r2, r9
		pxArr->u16Arr[i] = color565(r, g, b);
 8002314:	f8df c22c 	ldr.w	ip, [pc, #556]	@ 8002544 <smart_watch_process+0x69c>
 8002318:	f892 e001 	ldrb.w	lr, [r2, #1]
 800231c:	7893      	ldrb	r3, [r2, #2]
 800231e:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8002322:	ea0c 2303 	and.w	r3, ip, r3, lsl #8
 8002326:	f40e 6efc 	and.w	lr, lr, #2016	@ 0x7e0
 800232a:	ea43 030e 	orr.w	r3, r3, lr
 800232e:	f812 eb03 	ldrb.w	lr, [r2], #3
 8002332:	ea43 03de 	orr.w	r3, r3, lr, lsr #3
		pxArr->u16Arr[i] = ( ( ( pxArr->u16Arr[i] & 0x00ff ) << 8 ) | (( pxArr->u16Arr[i] & 0xff00 ) >> 8) );
 8002336:	ba5b      	rev16	r3, r3
 8002338:	f821 3b02 	strh.w	r3, [r1], #2
	for( ; i < length ; i++)
 800233c:	4288      	cmp	r0, r1
 800233e:	d1eb      	bne.n	8002318 <smart_watch_process+0x470>
 8002340:	f10d 0810 	add.w	r8, sp, #16
       frame.start.X = 0;
 8002344:	f04f 0a00 	mov.w	sl, #0
 8002348:	e005      	b.n	8002356 <smart_watch_process+0x4ae>
			count_iter++;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	3301      	adds	r3, #1
			if(count_iter >= MAX_ATTEMPTS_NUM)
 800234e:	2b09      	cmp	r3, #9
			count_iter++;
 8002350:	603b      	str	r3, [r7, #0]
			if(count_iter >= MAX_ATTEMPTS_NUM)
 8002352:	f63f af18 	bhi.w	8002186 <smart_watch_process+0x2de>
       frame.start.X = 0;
 8002356:	f04f 13ef 	mov.w	r3, #15663343	@ 0xef00ef
 800235a:	f8cd a010 	str.w	sl, [sp, #16]
 800235e:	9305      	str	r3, [sp, #20]
	   GC9A01_set_frame(frame);
 8002360:	e898 0003 	ldmia.w	r8, {r0, r1}
 8002364:	f7fe fffc 	bl	8001360 <GC9A01_set_frame>
	   GC9A01_write_command(MEM_WR);
 8002368:	202c      	movs	r0, #44	@ 0x2c
 800236a:	f7fe faf1 	bl	8000950 <GC9A01_write_command>
	   GC9A01_set_data_command(ON);
 800236e:	2001      	movs	r0, #1
 8002370:	f7fe fab8 	bl	80008e4 <GC9A01_set_data_command>
	   GC9A01_set_chip_select(OFF);
 8002374:	2000      	movs	r0, #0
 8002376:	f7fe facd 	bl	8000914 <GC9A01_set_chip_select>
	   ret = GC9A01_spi_tx(data, total_bytes, 1);
 800237a:	2201      	movs	r2, #1
 800237c:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8002380:	4648      	mov	r0, r9
 8002382:	f7ff f841 	bl	8001408 <GC9A01_spi_tx>
	   if(ret != 1)
 8002386:	2801      	cmp	r0, #1
 8002388:	d1df      	bne.n	800234a <smart_watch_process+0x4a2>
	   ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 800238a:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 800238e:	2200      	movs	r2, #0
 8002390:	eb09 0001 	add.w	r0, r9, r1
 8002394:	f7ff f838 	bl	8001408 <GC9A01_spi_tx>
		while(lcd_draw(pOut.u8Arr) != 1)
 8002398:	2801      	cmp	r0, #1
 800239a:	d1d6      	bne.n	800234a <smart_watch_process+0x4a2>
		if(video.isfirstFrame == 1)
 800239c:	7da3      	ldrb	r3, [r4, #22]
		count_iter = 0;
 800239e:	f8c7 a000 	str.w	sl, [r7]
		if(video.isfirstFrame == 1)
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	f000 826f 	beq.w	8002886 <smart_watch_process+0x9de>
		outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 80023a8:	f8db 1000 	ldr.w	r1, [fp]
 80023ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002524 <smart_watch_process+0x67c>)
 80023ae:	4b5e      	ldr	r3, [pc, #376]	@ (8002528 <smart_watch_process+0x680>)
 80023b0:	4291      	cmp	r1, r2
 80023b2:	bf18      	it	ne
 80023b4:	4613      	movne	r3, r2
 80023b6:	f8cb 3000 	str.w	r3, [fp]
		video.actual_time = ( HAL_GetTick() - video.tick_offset );
 80023ba:	f000 ff05 	bl	80031c8 <HAL_GetTick>
 80023be:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
		float watch_time = ( video.frameCount * video.frame_time );
 80023c0:	ed94 7a07 	vldr	s14, [r4, #28]
		video.actual_time = ( HAL_GetTick() - video.tick_offset );
 80023c4:	1ac0      	subs	r0, r0, r3
		float watch_time = ( video.frameCount * video.frame_time );
 80023c6:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 80023ca:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		int time_diff = ( video.actual_time - watch_time );
 80023ce:	ee07 0a90 	vmov	s15, r0
		video.actual_time = ( HAL_GetTick() - video.tick_offset );
 80023d2:	62a0      	str	r0, [r4, #40]	@ 0x28
		int time_diff = ( video.actual_time - watch_time );
 80023d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023d8:	eee7 7a66 	vfms.f32	s15, s14, s13
 80023dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		video.frameToSkip = ( time_diff / video.frame_time );
 80023e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		int time_diff = ( video.actual_time - watch_time );
 80023e4:	ee17 0a90 	vmov	r0, s15
		if(time_diff < 0)
 80023e8:	2800      	cmp	r0, #0
		video.frameToSkip = ( time_diff / video.frame_time );
 80023ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023f2:	edc4 7a08 	vstr	s15, [r4, #32]
		if(time_diff < 0)
 80023f6:	f2c0 8240 	blt.w	800287a <smart_watch_process+0x9d2>
		RTC_DateTypeDef sDate = {0};
 80023fa:	2700      	movs	r7, #0
		HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80023fc:	494b      	ldr	r1, [pc, #300]	@ (800252c <smart_watch_process+0x684>)
 80023fe:	484c      	ldr	r0, [pc, #304]	@ (8002530 <smart_watch_process+0x688>)
 8002400:	463a      	mov	r2, r7
		RTC_DateTypeDef sDate = {0};
 8002402:	9704      	str	r7, [sp, #16]
		HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002404:	f008 fbfe 	bl	800ac04 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002408:	463a      	mov	r2, r7
 800240a:	4641      	mov	r1, r8
 800240c:	4848      	ldr	r0, [pc, #288]	@ (8002530 <smart_watch_process+0x688>)
 800240e:	f008 fc35 	bl	800ac7c <HAL_RTC_GetDate>
 8002412:	e6fb      	b.n	800220c <smart_watch_process+0x364>
			if(file_handler(1) != 1)
 8002414:	f7ff fb26 	bl	8001a64 <file_handler>
 8002418:	2801      	cmp	r0, #1
 800241a:	f47f aeb4 	bne.w	8002186 <smart_watch_process+0x2de>
			video.video_mode = NORMAL_MODE;
 800241e:	86a0      	strh	r0, [r4, #52]	@ 0x34
			break;
 8002420:	e56f      	b.n	8001f02 <smart_watch_process+0x5a>
			if(show_frame(0) != 1)
 8002422:	f7ff fc43 	bl	8001cac <show_frame.constprop.0>
 8002426:	2801      	cmp	r0, #1
 8002428:	f47f aead 	bne.w	8002186 <smart_watch_process+0x2de>
			if(btn_status == BTN_PLUS)
 800242c:	4f41      	ldr	r7, [pc, #260]	@ (8002534 <smart_watch_process+0x68c>)
 800242e:	f897 8000 	ldrb.w	r8, [r7]
 8002432:	f1b8 0f01 	cmp.w	r8, #1
 8002436:	f000 8157 	beq.w	80026e8 <smart_watch_process+0x840>
			if(btn_status == BTN_MINUS)
 800243a:	f1b8 0f03 	cmp.w	r8, #3
 800243e:	f000 81b0 	beq.w	80027a2 <smart_watch_process+0x8fa>
			if(btn_status == BTN_SET)
 8002442:	f1b8 0f02 	cmp.w	r8, #2
 8002446:	f47f ad5c 	bne.w	8001f02 <smart_watch_process+0x5a>
				btn_status = BTN_NONE;
 800244a:	f04f 0800 	mov.w	r8, #0
				HAL_Delay(300);
 800244e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 8002452:	f887 8000 	strb.w	r8, [r7]
				HAL_Delay(300);
 8002456:	f000 febd 	bl	80031d4 <HAL_Delay>
}

static void clear_btn_int(void)
{

	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 800245a:	2006      	movs	r0, #6
 800245c:	f001 fed8 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8002460:	2007      	movs	r0, #7
 8002462:	f001 fed5 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8002466:	2008      	movs	r0, #8
 8002468:	f001 fed2 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
				video.file_idx += video.time.Minutes;
 800246c:	8aa2      	ldrh	r2, [r4, #20]
 800246e:	7863      	ldrb	r3, [r4, #1]
				HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002470:	492e      	ldr	r1, [pc, #184]	@ (800252c <smart_watch_process+0x684>)
				video.file_idx += video.time.Minutes;
 8002472:	4413      	add	r3, r2
				HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002474:	482e      	ldr	r0, [pc, #184]	@ (8002530 <smart_watch_process+0x688>)
 8002476:	4642      	mov	r2, r8
				video.file_idx += video.time.Minutes;
 8002478:	82a3      	strh	r3, [r4, #20]
				HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 800247a:	f008 fcef 	bl	800ae5c <HAL_RTC_SetTime>
				HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800247e:	4642      	mov	r2, r8
 8002480:	a904      	add	r1, sp, #16
 8002482:	482b      	ldr	r0, [pc, #172]	@ (8002530 <smart_watch_process+0x688>)
				RTC_DateTypeDef sDate = {0};
 8002484:	f8cd 8010 	str.w	r8, [sp, #16]
				HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002488:	f008 fbf8 	bl	800ac7c <HAL_RTC_GetDate>
				time.first_day = sDate.Date;
 800248c:	4b2a      	ldr	r3, [pc, #168]	@ (8002538 <smart_watch_process+0x690>)
 800248e:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8002492:	701a      	strb	r2, [r3, #0]
				time.first_month = sDate.Month;
 8002494:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8002498:	705a      	strb	r2, [r3, #1]
				video.isfirstFrame = 1;
 800249a:	2201      	movs	r2, #1
				video.set = SET_START;
 800249c:	2303      	movs	r3, #3
				video.isfirstFrame = 1;
 800249e:	75a2      	strb	r2, [r4, #22]
				video.set = SET_START;
 80024a0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 80024a4:	e52d      	b.n	8001f02 <smart_watch_process+0x5a>
			if(show_frame(0) != 1)
 80024a6:	f7ff fc01 	bl	8001cac <show_frame.constprop.0>
 80024aa:	2801      	cmp	r0, #1
 80024ac:	f47f ae6b 	bne.w	8002186 <smart_watch_process+0x2de>
			if(btn_status == BTN_PLUS)
 80024b0:	4f20      	ldr	r7, [pc, #128]	@ (8002534 <smart_watch_process+0x68c>)
 80024b2:	f897 8000 	ldrb.w	r8, [r7]
 80024b6:	f1b8 0f01 	cmp.w	r8, #1
 80024ba:	f000 80e4 	beq.w	8002686 <smart_watch_process+0x7de>
			if(btn_status == BTN_MINUS)
 80024be:	f1b8 0f03 	cmp.w	r8, #3
 80024c2:	f000 8145 	beq.w	8002750 <smart_watch_process+0x8a8>
			if(btn_status == BTN_SET)
 80024c6:	f1b8 0f02 	cmp.w	r8, #2
 80024ca:	f47f ad1a 	bne.w	8001f02 <smart_watch_process+0x5a>
				btn_status = BTN_NONE;
 80024ce:	2300      	movs	r3, #0
				HAL_Delay(300);
 80024d0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80024d4:	703b      	strb	r3, [r7, #0]
				HAL_Delay(300);
 80024d6:	f000 fe7d 	bl	80031d4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80024da:	2006      	movs	r0, #6
 80024dc:	f001 fe98 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80024e0:	2007      	movs	r0, #7
 80024e2:	f001 fe95 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80024e6:	2008      	movs	r0, #8
 80024e8:	f001 fe92 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
				video.set = SET_MINUTES;
 80024ec:	f884 8035 	strb.w	r8, [r4, #53]	@ 0x35
 80024f0:	e507      	b.n	8001f02 <smart_watch_process+0x5a>
 80024f2:	4b04      	ldr	r3, [pc, #16]	@ (8002504 <smart_watch_process+0x65c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	801a      	strh	r2, [r3, #0]
	if(count >= RESET_ITER_NUM)
 80024f8:	e50c      	b.n	8001f14 <smart_watch_process+0x6c>
 80024fa:	bf00      	nop
 80024fc:	240ac310 	.word	0x240ac310
 8002500:	58020800 	.word	0x58020800
 8002504:	240003f4 	.word	0x240003f4
 8002508:	24054ad0 	.word	0x24054ad0
 800250c:	2409fb10 	.word	0x2409fb10
 8002510:	24000220 	.word	0x24000220
 8002514:	240003f8 	.word	0x240003f8
 8002518:	240000a8 	.word	0x240000a8
 800251c:	000f423f 	.word	0x000f423f
 8002520:	240001b8 	.word	0x240001b8
 8002524:	2402a76c 	.word	0x2402a76c
 8002528:	24000408 	.word	0x24000408
 800252c:	2409fad0 	.word	0x2409fad0
 8002530:	2400017c 	.word	0x2400017c
 8002534:	240ac7c6 	.word	0x240ac7c6
 8002538:	24000400 	.word	0x24000400
 800253c:	240001a4 	.word	0x240001a4
 8002540:	24000004 	.word	0x24000004
 8002544:	fffff800 	.word	0xfffff800
	else if(time.current_month < time.first_month)
 8002548:	78d1      	ldrb	r1, [r2, #3]
 800254a:	7853      	ldrb	r3, [r2, #1]
 800254c:	4299      	cmp	r1, r3
 800254e:	f080 8090 	bcs.w	8002672 <smart_watch_process+0x7ca>
		for(int i = time.first_month ; i < 12 ; i++)
 8002552:	7853      	ldrb	r3, [r2, #1]
 8002554:	2b0b      	cmp	r3, #11
 8002556:	b2d9      	uxtb	r1, r3
			days_elapsed += num_of_days_per_month[i];
 8002558:	4baf      	ldr	r3, [pc, #700]	@ (8002818 <smart_watch_process+0x970>)
		for(int i = time.first_month ; i < 12 ; i++)
 800255a:	dc46      	bgt.n	80025ea <smart_watch_process+0x742>
 800255c:	290b      	cmp	r1, #11
 800255e:	f101 0001 	add.w	r0, r1, #1
			days_elapsed += num_of_days_per_month[i];
 8002562:	f813 9001 	ldrb.w	r9, [r3, r1]
		for(int i = time.first_month ; i < 12 ; i++)
 8002566:	d040      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 8002568:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 800256a:	290a      	cmp	r1, #10
			days_elapsed += num_of_days_per_month[i];
 800256c:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 800256e:	f101 0002 	add.w	r0, r1, #2
 8002572:	d03a      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 8002574:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 8002576:	2909      	cmp	r1, #9
			days_elapsed += num_of_days_per_month[i];
 8002578:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 800257a:	f101 0003 	add.w	r0, r1, #3
 800257e:	d034      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 8002580:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 8002582:	2908      	cmp	r1, #8
			days_elapsed += num_of_days_per_month[i];
 8002584:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 8002586:	f101 0004 	add.w	r0, r1, #4
 800258a:	d02e      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 800258c:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 800258e:	2907      	cmp	r1, #7
			days_elapsed += num_of_days_per_month[i];
 8002590:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 8002592:	f101 0005 	add.w	r0, r1, #5
 8002596:	d028      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 8002598:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 800259a:	2906      	cmp	r1, #6
			days_elapsed += num_of_days_per_month[i];
 800259c:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 800259e:	f101 0006 	add.w	r0, r1, #6
 80025a2:	d022      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 80025a4:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 80025a6:	2905      	cmp	r1, #5
			days_elapsed += num_of_days_per_month[i];
 80025a8:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 80025aa:	f101 0007 	add.w	r0, r1, #7
 80025ae:	d01c      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 80025b0:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 80025b2:	2904      	cmp	r1, #4
			days_elapsed += num_of_days_per_month[i];
 80025b4:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 80025b6:	f101 0008 	add.w	r0, r1, #8
 80025ba:	d016      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 80025bc:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 80025be:	2903      	cmp	r1, #3
			days_elapsed += num_of_days_per_month[i];
 80025c0:	4481      	add	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 80025c2:	f101 0009 	add.w	r0, r1, #9
 80025c6:	d010      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 80025c8:	5c18      	ldrb	r0, [r3, r0]
		for(int i = time.first_month ; i < 12 ; i++)
 80025ca:	2902      	cmp	r1, #2
			days_elapsed += num_of_days_per_month[i];
 80025cc:	4448      	add	r0, r9
 80025ce:	fa1f f980 	uxth.w	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 80025d2:	f101 000a 	add.w	r0, r1, #10
 80025d6:	d008      	beq.n	80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 80025d8:	5c18      	ldrb	r0, [r3, r0]
 80025da:	4448      	add	r0, r9
 80025dc:	fa1f f980 	uxth.w	r9, r0
		for(int i = time.first_month ; i < 12 ; i++)
 80025e0:	b919      	cbnz	r1, 80025ea <smart_watch_process+0x742>
			days_elapsed += num_of_days_per_month[i];
 80025e2:	f109 091f 	add.w	r9, r9, #31
 80025e6:	fa1f f989 	uxth.w	r9, r9
		for(int i = 0 ; i < ( time.current_month - 1 ) ; i++)
 80025ea:	78d1      	ldrb	r1, [r2, #3]
 80025ec:	2901      	cmp	r1, #1
 80025ee:	d930      	bls.n	8002652 <smart_watch_process+0x7aa>
 80025f0:	78d1      	ldrb	r1, [r2, #3]
 80025f2:	2902      	cmp	r1, #2
 80025f4:	f240 815f 	bls.w	80028b6 <smart_watch_process+0xa0e>
 80025f8:	78d1      	ldrb	r1, [r2, #3]
 80025fa:	2903      	cmp	r1, #3
 80025fc:	f240 8156 	bls.w	80028ac <smart_watch_process+0xa04>
 8002600:	78d1      	ldrb	r1, [r2, #3]
 8002602:	2904      	cmp	r1, #4
 8002604:	f240 814d 	bls.w	80028a2 <smart_watch_process+0x9fa>
 8002608:	78d1      	ldrb	r1, [r2, #3]
 800260a:	2905      	cmp	r1, #5
 800260c:	f240 8144 	bls.w	8002898 <smart_watch_process+0x9f0>
 8002610:	78d1      	ldrb	r1, [r2, #3]
 8002612:	2906      	cmp	r1, #6
 8002614:	f240 80fb 	bls.w	800280e <smart_watch_process+0x966>
 8002618:	78d1      	ldrb	r1, [r2, #3]
 800261a:	2907      	cmp	r1, #7
 800261c:	f240 8150 	bls.w	80028c0 <smart_watch_process+0xa18>
 8002620:	78d1      	ldrb	r1, [r2, #3]
 8002622:	2908      	cmp	r1, #8
 8002624:	f240 8151 	bls.w	80028ca <smart_watch_process+0xa22>
 8002628:	78d1      	ldrb	r1, [r2, #3]
 800262a:	2909      	cmp	r1, #9
 800262c:	f240 8161 	bls.w	80028f2 <smart_watch_process+0xa4a>
 8002630:	78d1      	ldrb	r1, [r2, #3]
 8002632:	290a      	cmp	r1, #10
 8002634:	f240 8158 	bls.w	80028e8 <smart_watch_process+0xa40>
 8002638:	78d1      	ldrb	r1, [r2, #3]
 800263a:	290b      	cmp	r1, #11
 800263c:	f240 814f 	bls.w	80028de <smart_watch_process+0xa36>
 8002640:	78d1      	ldrb	r1, [r2, #3]
 8002642:	290c      	cmp	r1, #12
 8002644:	f240 8146 	bls.w	80028d4 <smart_watch_process+0xa2c>
			days_elapsed += num_of_days_per_month[i];
 8002648:	f209 196d 	addw	r9, r9, #365	@ 0x16d
		for(int i = 0 ; i < ( time.current_month - 1 ) ; i++)
 800264c:	78d1      	ldrb	r1, [r2, #3]
			days_elapsed += num_of_days_per_month[i];
 800264e:	fa1f f989 	uxth.w	r9, r9
		days_elapsed += ( time.current_day + num_of_days_per_month[time.first_month-1] - time.first_day );
 8002652:	7891      	ldrb	r1, [r2, #2]
 8002654:	7850      	ldrb	r0, [r2, #1]
 8002656:	7812      	ldrb	r2, [r2, #0]
 8002658:	4403      	add	r3, r0
 800265a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800265e:	440b      	add	r3, r1
 8002660:	1a9b      	subs	r3, r3, r2
 8002662:	4499      	add	r9, r3
	uint32_t time_delay_min = ( OFFSET_FACTOR * days_elapsed );
 8002664:	fa1f f389 	uxth.w	r3, r9
 8002668:	ee07 3a10 	vmov	s14, r3
 800266c:	e552      	b.n	8002114 <smart_watch_process+0x26c>
 800266e:	8013      	strh	r3, [r2, #0]
 8002670:	e450      	b.n	8001f14 <smart_watch_process+0x6c>
		days_elapsed += abs(time.current_day - time.first_day);
 8002672:	7893      	ldrb	r3, [r2, #2]
 8002674:	7812      	ldrb	r2, [r2, #0]
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800267c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002680:	ee07 2a10 	vmov	s14, r2
 8002684:	e546      	b.n	8002114 <smart_watch_process+0x26c>
				btn_status = BTN_NONE;
 8002686:	f04f 0900 	mov.w	r9, #0
				HAL_Delay(300);
 800268a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 800268e:	f887 9000 	strb.w	r9, [r7]
				HAL_Delay(300);
 8002692:	f000 fd9f 	bl	80031d4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8002696:	2006      	movs	r0, #6
 8002698:	f001 fdba 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 800269c:	2007      	movs	r0, #7
 800269e:	f001 fdb7 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80026a2:	2008      	movs	r0, #8
 80026a4:	f001 fdb4 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
				video.time.Hours++;
 80026a8:	7823      	ldrb	r3, [r4, #0]
				video.time.Hours %= 12;
 80026aa:	4a5c      	ldr	r2, [pc, #368]	@ (800281c <smart_watch_process+0x974>)
				if(file_handler(1) != 1)
 80026ac:	4640      	mov	r0, r8
				video.time.Hours++;
 80026ae:	3301      	adds	r3, #1
				video.time.Hours %= 12;
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	fba2 1203 	umull	r1, r2, r2, r3
 80026b6:	08d2      	lsrs	r2, r2, #3
 80026b8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80026bc:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	7023      	strb	r3, [r4, #0]
				video.file_idx = ( video.time.Hours * 60 );
 80026c4:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	82a3      	strh	r3, [r4, #20]
				if(file_handler(1) != 1)
 80026cc:	f7ff f9ca 	bl	8001a64 <file_handler>
 80026d0:	2801      	cmp	r0, #1
 80026d2:	f47f ad58 	bne.w	8002186 <smart_watch_process+0x2de>
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80026d6:	464a      	mov	r2, r9
 80026d8:	4951      	ldr	r1, [pc, #324]	@ (8002820 <smart_watch_process+0x978>)
 80026da:	4852      	ldr	r0, [pc, #328]	@ (8002824 <smart_watch_process+0x97c>)
 80026dc:	f7fd ff9a 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_MINUS)
 80026e0:	f897 8000 	ldrb.w	r8, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80026e4:	75e0      	strb	r0, [r4, #23]
 80026e6:	e6ea      	b.n	80024be <smart_watch_process+0x616>
				btn_status = BTN_NONE;
 80026e8:	f04f 0900 	mov.w	r9, #0
				HAL_Delay(300);
 80026ec:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80026f0:	f887 9000 	strb.w	r9, [r7]
				HAL_Delay(300);
 80026f4:	f000 fd6e 	bl	80031d4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80026f8:	2006      	movs	r0, #6
 80026fa:	f001 fd89 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80026fe:	2007      	movs	r0, #7
 8002700:	f001 fd86 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8002704:	2008      	movs	r0, #8
 8002706:	f001 fd83 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
				video.time.Minutes++;
 800270a:	7863      	ldrb	r3, [r4, #1]
				video.time.Minutes %= 60;
 800270c:	4a46      	ldr	r2, [pc, #280]	@ (8002828 <smart_watch_process+0x980>)
				if(file_handler(1) != 1)
 800270e:	4640      	mov	r0, r8
				video.time.Minutes++;
 8002710:	3301      	adds	r3, #1
				video.time.Minutes %= 60;
 8002712:	b2db      	uxtb	r3, r3
 8002714:	fba2 1203 	umull	r1, r2, r2, r3
 8002718:	0952      	lsrs	r2, r2, #5
 800271a:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800271e:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
				video.file_idx += video.time.Minutes;
 8002722:	8aa2      	ldrh	r2, [r4, #20]
				video.time.Minutes %= 60;
 8002724:	b2db      	uxtb	r3, r3
 8002726:	7063      	strb	r3, [r4, #1]
				video.file_idx += video.time.Minutes;
 8002728:	4413      	add	r3, r2
 800272a:	82a3      	strh	r3, [r4, #20]
				if(file_handler(1) != 1)
 800272c:	f7ff f99a 	bl	8001a64 <file_handler>
 8002730:	2801      	cmp	r0, #1
 8002732:	f47f ad28 	bne.w	8002186 <smart_watch_process+0x2de>
				video.file_idx -= video.time.Minutes;
 8002736:	8aa3      	ldrh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002738:	464a      	mov	r2, r9
				video.file_idx -= video.time.Minutes;
 800273a:	7861      	ldrb	r1, [r4, #1]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800273c:	4839      	ldr	r0, [pc, #228]	@ (8002824 <smart_watch_process+0x97c>)
				video.file_idx -= video.time.Minutes;
 800273e:	1a5b      	subs	r3, r3, r1
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002740:	4937      	ldr	r1, [pc, #220]	@ (8002820 <smart_watch_process+0x978>)
				video.file_idx -= video.time.Minutes;
 8002742:	82a3      	strh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002744:	f7fd ff66 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_MINUS)
 8002748:	f897 8000 	ldrb.w	r8, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800274c:	75e0      	strb	r0, [r4, #23]
 800274e:	e674      	b.n	800243a <smart_watch_process+0x592>
				btn_status = BTN_NONE;
 8002750:	2300      	movs	r3, #0
				HAL_Delay(300);
 8002752:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 8002756:	703b      	strb	r3, [r7, #0]
				HAL_Delay(300);
 8002758:	f000 fd3c 	bl	80031d4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 800275c:	2006      	movs	r0, #6
 800275e:	f001 fd57 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8002762:	2007      	movs	r0, #7
 8002764:	f001 fd54 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8002768:	2008      	movs	r0, #8
 800276a:	f001 fd51 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
				if(video.time.Hours > 0)
 800276e:	7823      	ldrb	r3, [r4, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d043      	beq.n	80027fc <smart_watch_process+0x954>
					video.time.Hours--;
 8002774:	3b01      	subs	r3, #1
 8002776:	b2db      	uxtb	r3, r3
				video.file_idx = ( video.time.Hours * 60 );
 8002778:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 800277c:	0092      	lsls	r2, r2, #2
 800277e:	b292      	uxth	r2, r2
				if(file_handler(1) != 1)
 8002780:	2001      	movs	r0, #1
 8002782:	7023      	strb	r3, [r4, #0]
				video.file_idx = ( video.time.Hours * 60 );
 8002784:	82a2      	strh	r2, [r4, #20]
				if(file_handler(1) != 1)
 8002786:	f7ff f96d 	bl	8001a64 <file_handler>
 800278a:	2801      	cmp	r0, #1
 800278c:	f47f acfb 	bne.w	8002186 <smart_watch_process+0x2de>
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002790:	2200      	movs	r2, #0
 8002792:	4923      	ldr	r1, [pc, #140]	@ (8002820 <smart_watch_process+0x978>)
 8002794:	4823      	ldr	r0, [pc, #140]	@ (8002824 <smart_watch_process+0x97c>)
 8002796:	f7fd ff3d 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_SET)
 800279a:	f897 8000 	ldrb.w	r8, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800279e:	75e0      	strb	r0, [r4, #23]
 80027a0:	e691      	b.n	80024c6 <smart_watch_process+0x61e>
				btn_status = BTN_NONE;
 80027a2:	2300      	movs	r3, #0
				HAL_Delay(300);
 80027a4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80027a8:	703b      	strb	r3, [r7, #0]
				HAL_Delay(300);
 80027aa:	f000 fd13 	bl	80031d4 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80027ae:	2006      	movs	r0, #6
 80027b0:	f001 fd2e 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80027b4:	2007      	movs	r0, #7
 80027b6:	f001 fd2b 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80027ba:	2008      	movs	r0, #8
 80027bc:	f001 fd28 	bl	8004210 <HAL_NVIC_ClearPendingIRQ>
				if(video.time.Minutes > 0)
 80027c0:	7863      	ldrb	r3, [r4, #1]
 80027c2:	b1fb      	cbz	r3, 8002804 <smart_watch_process+0x95c>
					video.time.Minutes--;
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b2db      	uxtb	r3, r3
				video.file_idx += video.time.Minutes;
 80027c8:	461a      	mov	r2, r3
 80027ca:	7063      	strb	r3, [r4, #1]
				if(file_handler(1) != 1)
 80027cc:	2001      	movs	r0, #1
				video.file_idx += video.time.Minutes;
 80027ce:	8aa3      	ldrh	r3, [r4, #20]
 80027d0:	441a      	add	r2, r3
 80027d2:	82a2      	strh	r2, [r4, #20]
				if(file_handler(1) != 1)
 80027d4:	f7ff f946 	bl	8001a64 <file_handler>
 80027d8:	2801      	cmp	r0, #1
 80027da:	f47f acd4 	bne.w	8002186 <smart_watch_process+0x2de>
				video.file_idx -= video.time.Minutes;
 80027de:	7862      	ldrb	r2, [r4, #1]
 80027e0:	8aa3      	ldrh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80027e2:	490f      	ldr	r1, [pc, #60]	@ (8002820 <smart_watch_process+0x978>)
				video.file_idx -= video.time.Minutes;
 80027e4:	1a9b      	subs	r3, r3, r2
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80027e6:	480f      	ldr	r0, [pc, #60]	@ (8002824 <smart_watch_process+0x97c>)
 80027e8:	2200      	movs	r2, #0
				video.file_idx -= video.time.Minutes;
 80027ea:	82a3      	strh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80027ec:	f7fd ff12 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_SET)
 80027f0:	f897 8000 	ldrb.w	r8, [r7]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80027f4:	75e0      	strb	r0, [r4, #23]
 80027f6:	e624      	b.n	8002442 <smart_watch_process+0x59a>
 80027f8:	603b      	str	r3, [r7, #0]
 80027fa:	e4c4      	b.n	8002186 <smart_watch_process+0x2de>
 80027fc:	f44f 7225 	mov.w	r2, #660	@ 0x294
					video.time.Hours = 11;
 8002800:	230b      	movs	r3, #11
 8002802:	e7bd      	b.n	8002780 <smart_watch_process+0x8d8>
 8002804:	223b      	movs	r2, #59	@ 0x3b
					video.time.Minutes = 59;
 8002806:	4613      	mov	r3, r2
 8002808:	e7df      	b.n	80027ca <smart_watch_process+0x922>
 800280a:	4b03      	ldr	r3, [pc, #12]	@ (8002818 <smart_watch_process+0x970>)
 800280c:	e475      	b.n	80020fa <smart_watch_process+0x252>
			days_elapsed += num_of_days_per_month[i];
 800280e:	f109 0997 	add.w	r9, r9, #151	@ 0x97
 8002812:	fa1f f989 	uxth.w	r9, r9
 8002816:	e71c      	b.n	8002652 <smart_watch_process+0x7aa>
 8002818:	0801018c 	.word	0x0801018c
 800281c:	aaaaaaab 	.word	0xaaaaaaab
 8002820:	240ac358 	.word	0x240ac358
 8002824:	240ac310 	.word	0x240ac310
 8002828:	88888889 	.word	0x88888889
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 800282c:	4641      	mov	r1, r8
 800282e:	4836      	ldr	r0, [pc, #216]	@ (8002908 <smart_watch_process+0xa60>)
 8002830:	f005 f854 	bl	80078dc <HAL_JPEG_GetInfo>
			DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 8002834:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8002838:	f8b8 000c 	ldrh.w	r0, [r8, #12]
 800283c:	f7ff f980 	bl	8001b40 <DMA2D_Init.constprop.0>
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8002840:	edd5 7a00 	vldr	s15, [r5]
			video.width = JPEG_Info.ImageWidth;
 8002844:	f8d8 300c 	ldr.w	r3, [r8, #12]
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8002848:	eeb8 6b67 	vcvt.f64.u32	d6, s15
			video.width = JPEG_Info.ImageWidth;
 800284c:	8323      	strh	r3, [r4, #24]
			video.height = JPEG_Info.ImageHeight;
 800284e:	f8d8 3008 	ldr.w	r3, [r8, #8]
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8002852:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8002900 <smart_watch_process+0xa58>
			video.height = JPEG_Info.ImageHeight;
 8002856:	8363      	strh	r3, [r4, #26]
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8002858:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800285c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002860:	ed84 7a09 	vstr	s14, [r4, #36]	@ 0x24
			video.tick_offset = HAL_GetTick();									// Tick offset from 0
 8002864:	f000 fcb0 	bl	80031c8 <HAL_GetTick>
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002868:	464a      	mov	r2, r9
			video.tick_offset = HAL_GetTick();									// Tick offset from 0
 800286a:	62e0      	str	r0, [r4, #44]	@ 0x2c
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 800286c:	4927      	ldr	r1, [pc, #156]	@ (800290c <smart_watch_process+0xa64>)
 800286e:	4828      	ldr	r0, [pc, #160]	@ (8002910 <smart_watch_process+0xa68>)
			video.frameCount = 1;												// Reset the count here for every first frame of the minute chunk
 8002870:	f8c4 a01c 	str.w	sl, [r4, #28]
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002874:	f008 faf2 	bl	800ae5c <HAL_RTC_SetTime>
 8002878:	e51b      	b.n	80022b2 <smart_watch_process+0x40a>
			HAL_Delay(-time_diff);
 800287a:	4240      	negs	r0, r0
 800287c:	f000 fcaa 	bl	80031d4 <HAL_Delay>
			video.frameToSkip = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	6223      	str	r3, [r4, #32]
 8002884:	e5b9      	b.n	80023fa <smart_watch_process+0x552>
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, RESET);
 8002886:	2200      	movs	r2, #0
 8002888:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800288c:	4821      	ldr	r0, [pc, #132]	@ (8002914 <smart_watch_process+0xa6c>)
			video.isfirstFrame = 0;
 800288e:	f884 a016 	strb.w	sl, [r4, #22]
			HAL_GPIO_WritePin(GC9A01_BL_GPIO_Port, GC9A01_BL_Pin, RESET);
 8002892:	f003 fcab 	bl	80061ec <HAL_GPIO_WritePin>
 8002896:	e587      	b.n	80023a8 <smart_watch_process+0x500>
			days_elapsed += num_of_days_per_month[i];
 8002898:	f109 0978 	add.w	r9, r9, #120	@ 0x78
 800289c:	fa1f f989 	uxth.w	r9, r9
 80028a0:	e6d7      	b.n	8002652 <smart_watch_process+0x7aa>
 80028a2:	f109 095a 	add.w	r9, r9, #90	@ 0x5a
 80028a6:	fa1f f989 	uxth.w	r9, r9
 80028aa:	e6d2      	b.n	8002652 <smart_watch_process+0x7aa>
 80028ac:	f109 093b 	add.w	r9, r9, #59	@ 0x3b
 80028b0:	fa1f f989 	uxth.w	r9, r9
 80028b4:	e6cd      	b.n	8002652 <smart_watch_process+0x7aa>
 80028b6:	f109 091f 	add.w	r9, r9, #31
 80028ba:	fa1f f989 	uxth.w	r9, r9
 80028be:	e6c8      	b.n	8002652 <smart_watch_process+0x7aa>
 80028c0:	f109 09b5 	add.w	r9, r9, #181	@ 0xb5
 80028c4:	fa1f f989 	uxth.w	r9, r9
 80028c8:	e6c3      	b.n	8002652 <smart_watch_process+0x7aa>
 80028ca:	f109 09d4 	add.w	r9, r9, #212	@ 0xd4
 80028ce:	fa1f f989 	uxth.w	r9, r9
 80028d2:	e6be      	b.n	8002652 <smart_watch_process+0x7aa>
 80028d4:	f509 79a7 	add.w	r9, r9, #334	@ 0x14e
 80028d8:	fa1f f989 	uxth.w	r9, r9
 80028dc:	e6b9      	b.n	8002652 <smart_watch_process+0x7aa>
 80028de:	f509 7998 	add.w	r9, r9, #304	@ 0x130
 80028e2:	fa1f f989 	uxth.w	r9, r9
 80028e6:	e6b4      	b.n	8002652 <smart_watch_process+0x7aa>
 80028e8:	f209 1911 	addw	r9, r9, #273	@ 0x111
 80028ec:	fa1f f989 	uxth.w	r9, r9
 80028f0:	e6af      	b.n	8002652 <smart_watch_process+0x7aa>
 80028f2:	f109 09f3 	add.w	r9, r9, #243	@ 0xf3
 80028f6:	fa1f f989 	uxth.w	r9, r9
 80028fa:	e6aa      	b.n	8002652 <smart_watch_process+0x7aa>
 80028fc:	f3af 8000 	nop.w
 8002900:	00000000 	.word	0x00000000
 8002904:	408f4000 	.word	0x408f4000
 8002908:	24000220 	.word	0x24000220
 800290c:	2409fad0 	.word	0x2409fad0
 8002910:	2400017c 	.word	0x2400017c
 8002914:	58020400 	.word	0x58020400

08002918 <lcd_draw>:
{
 8002918:	b530      	push	{r4, r5, lr}
       frame.start.X = 0;
 800291a:	f04f 13ef 	mov.w	r3, #15663343	@ 0xef00ef
{
 800291e:	b083      	sub	sp, #12
       frame.start.X = 0;
 8002920:	2500      	movs	r5, #0
{
 8002922:	4604      	mov	r4, r0
       frame.start.X = 0;
 8002924:	e9cd 5300 	strd	r5, r3, [sp]
	   GC9A01_set_frame(frame);
 8002928:	ab02      	add	r3, sp, #8
 800292a:	e913 0003 	ldmdb	r3, {r0, r1}
 800292e:	f7fe fd17 	bl	8001360 <GC9A01_set_frame>
	   GC9A01_write_command(MEM_WR);
 8002932:	202c      	movs	r0, #44	@ 0x2c
 8002934:	f7fe f80c 	bl	8000950 <GC9A01_write_command>
	   GC9A01_set_data_command(ON);
 8002938:	2001      	movs	r0, #1
 800293a:	f7fd ffd3 	bl	80008e4 <GC9A01_set_data_command>
	   GC9A01_set_chip_select(OFF);
 800293e:	4628      	mov	r0, r5
 8002940:	f7fd ffe8 	bl	8000914 <GC9A01_set_chip_select>
	   ret = GC9A01_spi_tx(data, total_bytes, 1);
 8002944:	2201      	movs	r2, #1
 8002946:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 800294a:	4620      	mov	r0, r4
 800294c:	f7fe fd5c 	bl	8001408 <GC9A01_spi_tx>
	   if(ret != 1)
 8002950:	2801      	cmp	r0, #1
 8002952:	d001      	beq.n	8002958 <lcd_draw+0x40>
}
 8002954:	b003      	add	sp, #12
 8002956:	bd30      	pop	{r4, r5, pc}
	   ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 8002958:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 800295c:	462a      	mov	r2, r5
 800295e:	1860      	adds	r0, r4, r1
}
 8002960:	b003      	add	sp, #12
 8002962:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	   ret = GC9A01_spi_tx(&data[total_bytes], total_bytes, 0);
 8002966:	f7fe bd4f 	b.w	8001408 <GC9A01_spi_tx>
 800296a:	bf00      	nop

0800296c <HAL_GPIO_EXTI_Callback>:
}

/************************** CALLBACK FUNCTIONS **************************/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800296c:	b508      	push	{r3, lr}

	if(video.video_mode == SETTING_MODE)
 800296e:	4b15      	ldr	r3, [pc, #84]	@ (80029c4 <HAL_GPIO_EXTI_Callback+0x58>)
 8002970:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002974:	b103      	cbz	r3, 8002978 <HAL_GPIO_EXTI_Callback+0xc>

		disable_btn_int();

	}

}
 8002976:	bd08      	pop	{r3, pc}
		if(!HAL_GPIO_ReadPin(PLUS_BTN_GPIO_Port, PLUS_BTN_Pin))
 8002978:	2104      	movs	r1, #4
 800297a:	4813      	ldr	r0, [pc, #76]	@ (80029c8 <HAL_GPIO_EXTI_Callback+0x5c>)
 800297c:	f003 fc30 	bl	80061e0 <HAL_GPIO_ReadPin>
 8002980:	b968      	cbnz	r0, 800299e <HAL_GPIO_EXTI_Callback+0x32>
			btn_status = BTN_PLUS;
 8002982:	4b12      	ldr	r3, [pc, #72]	@ (80029cc <HAL_GPIO_EXTI_Callback+0x60>)
 8002984:	2201      	movs	r2, #1
 8002986:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8002988:	2006      	movs	r0, #6
 800298a:	f001 fc07 	bl	800419c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800298e:	2007      	movs	r0, #7
 8002990:	f001 fc04 	bl	800419c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8002994:	2008      	movs	r0, #8
}
 8002996:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 800299a:	f001 bbff 	b.w	800419c <HAL_NVIC_DisableIRQ>
		else if(!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin))
 800299e:	2102      	movs	r1, #2
 80029a0:	4809      	ldr	r0, [pc, #36]	@ (80029c8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80029a2:	f003 fc1d 	bl	80061e0 <HAL_GPIO_ReadPin>
 80029a6:	b918      	cbnz	r0, 80029b0 <HAL_GPIO_EXTI_Callback+0x44>
			btn_status = BTN_SET;
 80029a8:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <HAL_GPIO_EXTI_Callback+0x60>)
 80029aa:	2202      	movs	r2, #2
 80029ac:	701a      	strb	r2, [r3, #0]
 80029ae:	e7eb      	b.n	8002988 <HAL_GPIO_EXTI_Callback+0x1c>
		else if(!HAL_GPIO_ReadPin(MINUS_BTN_GPIO_Port, MINUS_BTN_Pin))
 80029b0:	2101      	movs	r1, #1
 80029b2:	4805      	ldr	r0, [pc, #20]	@ (80029c8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80029b4:	f003 fc14 	bl	80061e0 <HAL_GPIO_ReadPin>
 80029b8:	2800      	cmp	r0, #0
 80029ba:	d1e5      	bne.n	8002988 <HAL_GPIO_EXTI_Callback+0x1c>
			btn_status = BTN_MINUS;
 80029bc:	4b03      	ldr	r3, [pc, #12]	@ (80029cc <HAL_GPIO_EXTI_Callback+0x60>)
 80029be:	2203      	movs	r2, #3
 80029c0:	701a      	strb	r2, [r3, #0]
 80029c2:	e7e1      	b.n	8002988 <HAL_GPIO_EXTI_Callback+0x1c>
 80029c4:	2409fad0 	.word	0x2409fad0
 80029c8:	58020800 	.word	0x58020800
 80029cc:	240ac7c6 	.word	0x240ac7c6

080029d0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{

	spi_dma_not_ready = 0;
 80029d0:	4b01      	ldr	r3, [pc, #4]	@ (80029d8 <HAL_SPI_TxCpltCallback+0x8>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]

}
 80029d6:	4770      	bx	lr
 80029d8:	24000094 	.word	0x24000094

080029dc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029dc:	4b07      	ldr	r3, [pc, #28]	@ (80029fc <HAL_MspInit+0x20>)
{
 80029de:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e0:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 80029e4:	f042 0202 	orr.w	r2, r2, #2
 80029e8:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 80029ec:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029f8:	b002      	add	sp, #8
 80029fa:	4770      	bx	lr
 80029fc:	58024400 	.word	0x58024400

08002a00 <HAL_DMA2D_MspInit>:
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
  if(hdma2d->Instance==DMA2D)
 8002a00:	4b0a      	ldr	r3, [pc, #40]	@ (8002a2c <HAL_DMA2D_MspInit+0x2c>)
 8002a02:	6802      	ldr	r2, [r0, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d000      	beq.n	8002a0a <HAL_DMA2D_MspInit+0xa>
 8002a08:	4770      	bx	lr
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002a0a:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <HAL_DMA2D_MspInit+0x30>)
{
 8002a0c:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002a0e:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8002a12:	f042 0210 	orr.w	r2, r2, #16
 8002a16:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
 8002a1a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8002a1e:	f003 0310 	and.w	r3, r3, #16
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8002a26:	b002      	add	sp, #8
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	52001000 	.word	0x52001000
 8002a30:	58024400 	.word	0x58024400

08002a34 <HAL_JPEG_MspInit>:
{
	  static MDMA_HandleTypeDef   hmdmaIn;
	  static MDMA_HandleTypeDef   hmdmaOut;


	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002a34:	4b3a      	ldr	r3, [pc, #232]	@ (8002b20 <HAL_JPEG_MspInit+0xec>)

	  __HAL_RCC_MDMA_CLK_ENABLE();

	  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 8002a36:	2107      	movs	r1, #7
 8002a38:	220f      	movs	r2, #15
{
 8002a3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002a3e:	f8d3 4134 	ldr.w	r4, [r3, #308]	@ 0x134
{
 8002a42:	4606      	mov	r6, r0
 8002a44:	b083      	sub	sp, #12
	  HAL_NVIC_EnableIRQ(JPEG_IRQn);

	  hmdmaIn.Init.Priority           = MDMA_PRIORITY_HIGH;
	  hmdmaIn.Init.Endianness         = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8002a46:	2500      	movs	r5, #0
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002a48:	f044 0420 	orr.w	r4, r4, #32
	  hmdmaIn.Init.SourceBlockAddressOffset = 0;
	  hmdmaIn.Init.DestBlockAddressOffset  = 0;

	  hmdmaIn.Init.Request = MDMA_REQUEST_JPEG_INFIFO_TH;
	  hmdmaIn.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
	  hmdmaIn.Init.BufferTransferLength = 32;
 8002a4c:	2720      	movs	r7, #32
	  hmdmaIn.Init.DataAlignment      = MDMA_DATAALIGN_PACKENABLE;
 8002a4e:	f04f 7900 	mov.w	r9, #33554432	@ 0x2000000
	  hmdmaIn.Init.SourceBurst        = MDMA_SOURCE_BURST_32BEATS;
 8002a52:	f44f 48a0 	mov.w	r8, #20480	@ 0x5000
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002a56:	f8c3 4134 	str.w	r4, [r3, #308]	@ 0x134
 8002a5a:	f8d3 0134 	ldr.w	r0, [r3, #308]	@ 0x134
	  hmdmaIn.Init.Priority           = MDMA_PRIORITY_HIGH;
 8002a5e:	4c31      	ldr	r4, [pc, #196]	@ (8002b24 <HAL_JPEG_MspInit+0xf0>)
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8002a60:	f000 0020 	and.w	r0, r0, #32
 8002a64:	9000      	str	r0, [sp, #0]
 8002a66:	9800      	ldr	r0, [sp, #0]
	  __HAL_RCC_MDMA_CLK_ENABLE();
 8002a68:	f8d3 0134 	ldr.w	r0, [r3, #308]	@ 0x134
 8002a6c:	f040 0001 	orr.w	r0, r0, #1
 8002a70:	f8c3 0134 	str.w	r0, [r3, #308]	@ 0x134
	  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 8002a74:	2079      	movs	r0, #121	@ 0x79
	  __HAL_RCC_MDMA_CLK_ENABLE();
 8002a76:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	9301      	str	r3, [sp, #4]
 8002a80:	9b01      	ldr	r3, [sp, #4]
	  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 8002a82:	f001 fb41 	bl	8004108 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(JPEG_IRQn);
 8002a86:	2079      	movs	r0, #121	@ 0x79
 8002a88:	f001 fb7a 	bl	8004180 <HAL_NVIC_EnableIRQ>
	  hmdmaIn.Init.Priority           = MDMA_PRIORITY_HIGH;
 8002a8c:	2380      	movs	r3, #128	@ 0x80
	  hmdmaIn.Init.SourceInc          = MDMA_SRC_INC_BYTE;
 8002a8e:	2202      	movs	r2, #2

	  hmdmaIn.Instance = MDMA_Channel1;

	  __HAL_LINKDMA(hjpeg, hdmain, hmdmaIn);

	  HAL_MDMA_DeInit(&hmdmaIn);
 8002a90:	4620      	mov	r0, r4
	  hmdmaIn.Init.DestDataSize       = MDMA_DEST_DATASIZE_WORD;
 8002a92:	6223      	str	r3, [r4, #32]
	  hmdmaIn.Init.SourceInc          = MDMA_SRC_INC_BYTE;
 8002a94:	6162      	str	r2, [r4, #20]
	  hmdmaIn.Instance = MDMA_Channel1;
 8002a96:	2211      	movs	r2, #17
	  hmdmaIn.Init.DataAlignment      = MDMA_DATAALIGN_PACKENABLE;
 8002a98:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
	  hmdmaIn.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8002a9c:	60a5      	str	r5, [r4, #8]
	  hmdmaIn.Init.SourceBurst        = MDMA_SOURCE_BURST_32BEATS;
 8002a9e:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
	  hmdmaIn.Init.BufferTransferLength = 32;
 8002aa2:	62a7      	str	r7, [r4, #40]	@ 0x28
	  hmdmaIn.Init.Endianness         = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8002aa4:	e9c4 3503 	strd	r3, r5, [r4, #12]
	  hmdmaIn.Init.DestBurst          = MDMA_DEST_BURST_16BEATS;
 8002aa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002aac:	6323      	str	r3, [r4, #48]	@ 0x30
	  hmdmaIn.Instance = MDMA_Channel1;
 8002aae:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <HAL_JPEG_MspInit+0xf4>)
	  hmdmaIn.Init.SourceBlockAddressOffset = 0;
 8002ab0:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
	  __HAL_LINKDMA(hjpeg, hdmain, hmdmaIn);
 8002ab4:	6334      	str	r4, [r6, #48]	@ 0x30
 8002ab6:	6426      	str	r6, [r4, #64]	@ 0x40
	  hmdmaIn.Instance = MDMA_Channel1;
 8002ab8:	e9c4 3200 	strd	r3, r2, [r4]
	  hmdmaIn.Init.SourceDataSize     = MDMA_SRC_DATASIZE_BYTE;
 8002abc:	e9c4 5506 	strd	r5, r5, [r4, #24]
	  HAL_MDMA_DeInit(&hmdmaIn);
 8002ac0:	f005 fde0 	bl	8008684 <HAL_MDMA_DeInit>

	  HAL_MDMA_Init(&hmdmaIn);
 8002ac4:	4620      	mov	r0, r4
 8002ac6:	f005 fd63 	bl	8008590 <HAL_MDMA_Init>

	  hmdmaOut.Init.Priority        = MDMA_PRIORITY_VERY_HIGH;
 8002aca:	4c18      	ldr	r4, [pc, #96]	@ (8002b2c <HAL_JPEG_MspInit+0xf8>)
	  hmdmaOut.Init.DestinationInc  = MDMA_DEST_INC_BYTE;
	  hmdmaOut.Init.SourceDataSize  = MDMA_SRC_DATASIZE_WORD;
	  hmdmaOut.Init.DestDataSize    = MDMA_DEST_DATASIZE_BYTE;
	  hmdmaOut.Init.DataAlignment   = MDMA_DATAALIGN_PACKENABLE;
	  hmdmaOut.Init.SourceBurst     = MDMA_SOURCE_BURST_32BEATS;
	  hmdmaOut.Init.DestBurst       = MDMA_DEST_BURST_32BEATS;
 8002acc:	f44f 3320 	mov.w	r3, #163840	@ 0x28000

	  hmdmaOut.Init.Request              = MDMA_REQUEST_JPEG_OUTFIFO_TH;
	  hmdmaOut.Init.TransferTriggerMode  = MDMA_BUFFER_TRANSFER;
	  hmdmaOut.Init.BufferTransferLength = 32;

	  hmdmaOut.Instance = MDMA_Channel0;
 8002ad0:	4a17      	ldr	r2, [pc, #92]	@ (8002b30 <HAL_JPEG_MspInit+0xfc>)
	  hmdmaOut.Init.TransferTriggerMode  = MDMA_BUFFER_TRANSFER;
 8002ad2:	60a5      	str	r5, [r4, #8]

	  HAL_MDMA_DeInit(&hmdmaOut);
 8002ad4:	4620      	mov	r0, r4
	  hmdmaOut.Init.DestBurst       = MDMA_DEST_BURST_32BEATS;
 8002ad6:	6323      	str	r3, [r4, #48]	@ 0x30
	  hmdmaOut.Init.Request              = MDMA_REQUEST_JPEG_OUTFIFO_TH;
 8002ad8:	2313      	movs	r3, #19
	  hmdmaOut.Instance = MDMA_Channel0;
 8002ada:	6022      	str	r2, [r4, #0]
	  hmdmaOut.Init.Request              = MDMA_REQUEST_JPEG_OUTFIFO_TH;
 8002adc:	6063      	str	r3, [r4, #4]
	  hmdmaOut.Init.Priority        = MDMA_PRIORITY_VERY_HIGH;
 8002ade:	23c0      	movs	r3, #192	@ 0xc0
	  hmdmaOut.Init.DataAlignment   = MDMA_DATAALIGN_PACKENABLE;
 8002ae0:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
	  hmdmaOut.Init.Priority        = MDMA_PRIORITY_VERY_HIGH;
 8002ae4:	60e3      	str	r3, [r4, #12]
	  hmdmaOut.Init.SourceBurst     = MDMA_SOURCE_BURST_32BEATS;
 8002ae6:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
	  hmdmaOut.Init.BufferTransferLength = 32;
 8002aea:	62a7      	str	r7, [r4, #40]	@ 0x28
	  hmdmaOut.Init.SourceInc       = MDMA_SRC_INC_DISABLE;
 8002aec:	e9c4 5504 	strd	r5, r5, [r4, #16]
	  hmdmaOut.Init.DestDataSize    = MDMA_DEST_DATASIZE_BYTE;
 8002af0:	e9c4 7507 	strd	r7, r5, [r4, #28]
	  hmdmaOut.Init.SourceBlockAddressOffset = 0;
 8002af4:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
	  hmdmaOut.Init.DestinationInc  = MDMA_DEST_INC_BYTE;
 8002af8:	2508      	movs	r5, #8
 8002afa:	61a5      	str	r5, [r4, #24]
	  HAL_MDMA_DeInit(&hmdmaOut);
 8002afc:	f005 fdc2 	bl	8008684 <HAL_MDMA_DeInit>

	  HAL_MDMA_Init(&hmdmaOut);
 8002b00:	4620      	mov	r0, r4
 8002b02:	f005 fd45 	bl	8008590 <HAL_MDMA_Init>

	  __HAL_LINKDMA(hjpeg, hdmaout, hmdmaOut);
 8002b06:	6374      	str	r4, [r6, #52]	@ 0x34


	  HAL_NVIC_SetPriority(MDMA_IRQn, 0x08, 0x0F);
 8002b08:	220f      	movs	r2, #15
 8002b0a:	4629      	mov	r1, r5
 8002b0c:	207a      	movs	r0, #122	@ 0x7a
	  __HAL_LINKDMA(hjpeg, hdmaout, hmdmaOut);
 8002b0e:	6426      	str	r6, [r4, #64]	@ 0x40
	  HAL_NVIC_SetPriority(MDMA_IRQn, 0x08, 0x0F);
 8002b10:	f001 fafa 	bl	8004108 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8002b14:	207a      	movs	r0, #122	@ 0x7a
}
 8002b16:	b003      	add	sp, #12
 8002b18:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8002b1c:	f001 bb30 	b.w	8004180 <HAL_NVIC_EnableIRQ>
 8002b20:	58024400 	.word	0x58024400
 8002b24:	240ac838 	.word	0x240ac838
 8002b28:	52000080 	.word	0x52000080
 8002b2c:	240ac7c8 	.word	0x240ac7c8
 8002b30:	52000040 	.word	0x52000040

08002b34 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002b34:	b5d0      	push	{r4, r6, r7, lr}
 8002b36:	b0ba      	sub	sp, #232	@ 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b38:	2100      	movs	r1, #0
{
 8002b3a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b3c:	22c0      	movs	r2, #192	@ 0xc0
 8002b3e:	a80a      	add	r0, sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b40:	9108      	str	r1, [sp, #32]
 8002b42:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8002b46:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b4a:	f00c fe7b 	bl	800f844 <memset>
  if(hsd->Instance==SDMMC1)
 8002b4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c44 <HAL_SD_MspInit+0x110>)
 8002b50:	6822      	ldr	r2, [r4, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d001      	beq.n	8002b5a <HAL_SD_MspInit+0x26>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8002b56:	b03a      	add	sp, #232	@ 0xe8
 8002b58:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002b5a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b5e:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b60:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002b62:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b66:	f006 fdb9 	bl	80096dc <HAL_RCCEx_PeriphCLKConfig>
 8002b6a:	2800      	cmp	r0, #0
 8002b6c:	d166      	bne.n	8002c3c <HAL_SD_MspInit+0x108>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002b6e:	4b36      	ldr	r3, [pc, #216]	@ (8002c48 <HAL_SD_MspInit+0x114>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002b74:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002b76:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002b78:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b7c:	2601      	movs	r6, #1
 8002b7e:	2703      	movs	r7, #3
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002b80:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002b84:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
 8002b88:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8002b8c:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8002b90:	9200      	str	r2, [sp, #0]
 8002b92:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b94:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002b98:	f042 0202 	orr.w	r2, r2, #2
 8002b9c:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002ba0:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002ba4:	f002 0202 	and.w	r2, r2, #2
 8002ba8:	9201      	str	r2, [sp, #4]
 8002baa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bac:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002bb0:	f042 0204 	orr.w	r2, r2, #4
 8002bb4:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002bb8:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002bbc:	f002 0204 	and.w	r2, r2, #4
 8002bc0:	9202      	str	r2, [sp, #8]
 8002bc2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bc4:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002bc8:	f042 0208 	orr.w	r2, r2, #8
 8002bcc:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002bd0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bd4:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bd6:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002bda:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bde:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be0:	a904      	add	r1, sp, #16
 8002be2:	481a      	ldr	r0, [pc, #104]	@ (8002c4c <HAL_SD_MspInit+0x118>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002be4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002be6:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bea:	f003 f8ed 	bl	8005dc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002bee:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 8002bf2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf4:	a904      	add	r1, sp, #16
 8002bf6:	4816      	ldr	r0, [pc, #88]	@ (8002c50 <HAL_SD_MspInit+0x11c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bf8:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002bfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002bfe:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c02:	f003 f8e1 	bl	8005dc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c06:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c0a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0c:	a904      	add	r1, sp, #16
 8002c0e:	4810      	ldr	r0, [pc, #64]	@ (8002c50 <HAL_SD_MspInit+0x11c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002c10:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c16:	2200      	movs	r2, #0
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c1e:	f003 f8d3 	bl	8005dc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c22:	2204      	movs	r2, #4
 8002c24:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c26:	a904      	add	r1, sp, #16
 8002c28:	480a      	ldr	r0, [pc, #40]	@ (8002c54 <HAL_SD_MspInit+0x120>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002c2a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c2c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8002c30:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c34:	f003 f8c8 	bl	8005dc8 <HAL_GPIO_Init>
}
 8002c38:	b03a      	add	sp, #232	@ 0xe8
 8002c3a:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8002c3c:	f7fe ff10 	bl	8001a60 <Error_Handler>
 8002c40:	e795      	b.n	8002b6e <HAL_SD_MspInit+0x3a>
 8002c42:	bf00      	nop
 8002c44:	52007000 	.word	0x52007000
 8002c48:	58024400 	.word	0x58024400
 8002c4c:	58020400 	.word	0x58020400
 8002c50:	58020800 	.word	0x58020800
 8002c54:	58020c00 	.word	0x58020c00

08002c58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c58:	b530      	push	{r4, r5, lr}
 8002c5a:	b0b9      	sub	sp, #228	@ 0xe4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c5c:	2100      	movs	r1, #0
{
 8002c5e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c60:	22c0      	movs	r2, #192	@ 0xc0
 8002c62:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c64:	9106      	str	r1, [sp, #24]
 8002c66:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002c6a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c6e:	f00c fde9 	bl	800f844 <memset>
  if(hspi->Instance==SPI1)
 8002c72:	4b30      	ldr	r3, [pc, #192]	@ (8002d34 <HAL_SPI_MspInit+0xdc>)
 8002c74:	6822      	ldr	r2, [r4, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d001      	beq.n	8002c7e <HAL_SPI_MspInit+0x26>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002c7a:	b039      	add	sp, #228	@ 0xe4
 8002c7c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002c7e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c82:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c84:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002c86:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c8a:	f006 fd27 	bl	80096dc <HAL_RCCEx_PeriphCLKConfig>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	d14a      	bne.n	8002d28 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c92:	4b29      	ldr	r3, [pc, #164]	@ (8002d38 <HAL_SPI_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c94:	2005      	movs	r0, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c96:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c98:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8002c9c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ca0:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 8002ca4:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8002ca8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002cac:	9200      	str	r2, [sp, #0]
 8002cae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb0:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002cb4:	f042 0201 	orr.w	r2, r2, #1
 8002cb8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002cbc:	22a0      	movs	r2, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cbe:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cc2:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc4:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc8:	481c      	ldr	r0, [pc, #112]	@ (8002d3c <HAL_SPI_MspInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cca:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002ccc:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cce:	9d01      	ldr	r5, [sp, #4]
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8002cd0:	4d1b      	ldr	r5, [pc, #108]	@ (8002d40 <HAL_SPI_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002cd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2300      	movs	r3, #0
 8002cda:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cde:	f003 f873 	bl	8005dc8 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002ce2:	2300      	movs	r3, #0
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8002ce4:	4917      	ldr	r1, [pc, #92]	@ (8002d44 <HAL_SPI_MspInit+0xec>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002ce6:	2226      	movs	r2, #38	@ 0x26
 8002ce8:	2040      	movs	r0, #64	@ 0x40
 8002cea:	60eb      	str	r3, [r5, #12]
 8002cec:	616b      	str	r3, [r5, #20]
 8002cee:	60a8      	str	r0, [r5, #8]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002cf0:	4628      	mov	r0, r5
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002cf2:	e9c5 1200 	strd	r1, r2, [r5]
 8002cf6:	e9c5 3306 	strd	r3, r3, [r5, #24]
 8002cfa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002cfe:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002d02:	2304      	movs	r3, #4
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002d04:	6129      	str	r1, [r5, #16]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002d06:	e9c5 2308 	strd	r2, r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002d0a:	f001 fb77 	bl	80043fc <HAL_DMA_Init>
 8002d0e:	b970      	cbnz	r0, 8002d2e <HAL_SPI_MspInit+0xd6>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002d10:	2200      	movs	r2, #0
 8002d12:	2023      	movs	r0, #35	@ 0x23
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002d14:	67a5      	str	r5, [r4, #120]	@ 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002d16:	4611      	mov	r1, r2
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002d18:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002d1a:	f001 f9f5 	bl	8004108 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002d1e:	2023      	movs	r0, #35	@ 0x23
 8002d20:	f001 fa2e 	bl	8004180 <HAL_NVIC_EnableIRQ>
}
 8002d24:	b039      	add	sp, #228	@ 0xe4
 8002d26:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8002d28:	f7fe fe9a 	bl	8001a60 <Error_Handler>
 8002d2c:	e7b1      	b.n	8002c92 <HAL_SPI_MspInit+0x3a>
      Error_Handler();
 8002d2e:	f7fe fe97 	bl	8001a60 <Error_Handler>
 8002d32:	e7ed      	b.n	8002d10 <HAL_SPI_MspInit+0xb8>
 8002d34:	40013000 	.word	0x40013000
 8002d38:	58024400 	.word	0x58024400
 8002d3c:	58020000 	.word	0x58020000
 8002d40:	24000278 	.word	0x24000278
 8002d44:	40020010 	.word	0x40020010

08002d48 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002d48:	b510      	push	{r4, lr}
 8002d4a:	b0b0      	sub	sp, #192	@ 0xc0
 8002d4c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d4e:	22c0      	movs	r2, #192	@ 0xc0
 8002d50:	2100      	movs	r1, #0
 8002d52:	4668      	mov	r0, sp
 8002d54:	f00c fd76 	bl	800f844 <memset>
  if(hrtc->Instance==RTC)
 8002d58:	4b0f      	ldr	r3, [pc, #60]	@ (8002d98 <HAL_RTC_MspInit+0x50>)
 8002d5a:	6822      	ldr	r2, [r4, #0]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d001      	beq.n	8002d64 <HAL_RTC_MspInit+0x1c>

    __HAL_RCC_RTC_ENABLE();

  }

}
 8002d60:	b030      	add	sp, #192	@ 0xc0
 8002d62:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002d64:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8002d90 <HAL_RTC_MspInit+0x48>
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002d68:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d6c:	4668      	mov	r0, sp
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002d6e:	ed8d 7b00 	vstr	d7, [sp]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002d72:	932d      	str	r3, [sp, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d74:	f006 fcb2 	bl	80096dc <HAL_RCCEx_PeriphCLKConfig>
 8002d78:	b930      	cbnz	r0, 8002d88 <HAL_RTC_MspInit+0x40>
    __HAL_RCC_RTC_ENABLE();
 8002d7a:	4a08      	ldr	r2, [pc, #32]	@ (8002d9c <HAL_RTC_MspInit+0x54>)
 8002d7c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d82:	6713      	str	r3, [r2, #112]	@ 0x70
}
 8002d84:	b030      	add	sp, #192	@ 0xc0
 8002d86:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002d88:	f7fe fe6a 	bl	8001a60 <Error_Handler>
 8002d8c:	e7f5      	b.n	8002d7a <HAL_RTC_MspInit+0x32>
 8002d8e:	bf00      	nop
 8002d90:	00400000 	.word	0x00400000
 8002d94:	00000000 	.word	0x00000000
 8002d98:	58004000 	.word	0x58004000
 8002d9c:	58024400 	.word	0x58024400

08002da0 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002da0:	b510      	push	{r4, lr}
 8002da2:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da4:	2100      	movs	r1, #0
{
 8002da6:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002da8:	22c0      	movs	r2, #192	@ 0xc0
 8002daa:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	9106      	str	r1, [sp, #24]
 8002dae:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002db2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002db6:	f00c fd45 	bl	800f844 <memset>
  if(hi2c->Instance==I2C1)
 8002dba:	4b23      	ldr	r3, [pc, #140]	@ (8002e48 <HAL_I2C_MspInit+0xa8>)
 8002dbc:	6822      	ldr	r2, [r4, #0]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d001      	beq.n	8002dc6 <HAL_I2C_MspInit+0x26>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002dc2:	b038      	add	sp, #224	@ 0xe0
 8002dc4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002dc6:	2208      	movs	r2, #8
 8002dc8:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dca:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002dcc:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dd0:	f006 fc84 	bl	80096dc <HAL_RCCEx_PeriphCLKConfig>
 8002dd4:	bb80      	cbnz	r0, 8002e38 <HAL_I2C_MspInit+0x98>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd6:	4c1d      	ldr	r4, [pc, #116]	@ (8002e4c <HAL_I2C_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dd8:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dda:	a902      	add	r1, sp, #8
 8002ddc:	481c      	ldr	r0, [pc, #112]	@ (8002e50 <HAL_I2C_MspInit+0xb0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dde:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
 8002de2:	f043 0302 	orr.w	r3, r3, #2
 8002de6:	f8c4 3140 	str.w	r3, [r4, #320]	@ 0x140
 8002dea:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dee:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002df0:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df2:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002df6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8002e40 <HAL_I2C_MspInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002e04:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e08:	f002 ffde 	bl	8005dc8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e0c:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002e10:	2200      	movs	r2, #0
 8002e12:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002e18:	4611      	mov	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e1a:	f8c4 3148 	str.w	r3, [r4, #328]	@ 0x148
 8002e1e:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 8002e22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002e2a:	f001 f96d 	bl	8004108 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002e2e:	201f      	movs	r0, #31
 8002e30:	f001 f9a6 	bl	8004180 <HAL_NVIC_EnableIRQ>
}
 8002e34:	b038      	add	sp, #224	@ 0xe0
 8002e36:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002e38:	f7fe fe12 	bl	8001a60 <Error_Handler>
 8002e3c:	e7cb      	b.n	8002dd6 <HAL_I2C_MspInit+0x36>
 8002e3e:	bf00      	nop
 8002e40:	000000c0 	.word	0x000000c0
 8002e44:	00000012 	.word	0x00000012
 8002e48:	40005400 	.word	0x40005400
 8002e4c:	58024400 	.word	0x58024400
 8002e50:	58020400 	.word	0x58020400
 8002e54:	00000000 	.word	0x00000000

08002e58 <HAL_ADC_MspInit>:
  }

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e58:	b510      	push	{r4, lr}
 8002e5a:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e5c:	2100      	movs	r1, #0
{
 8002e5e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e60:	22c0      	movs	r2, #192	@ 0xc0
 8002e62:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e64:	9106      	str	r1, [sp, #24]
 8002e66:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002e6a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e6e:	f00c fce9 	bl	800f844 <memset>
  if(hadc->Instance==ADC1)
 8002e72:	4b23      	ldr	r3, [pc, #140]	@ (8002f00 <HAL_ADC_MspInit+0xa8>)
 8002e74:	6822      	ldr	r2, [r4, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d001      	beq.n	8002e7e <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e7a:	b038      	add	sp, #224	@ 0xe0
 8002e7c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e7e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002e82:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002e84:	2104      	movs	r1, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e86:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e88:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8002e8c:	2310      	movs	r3, #16
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8002e8e:	2208      	movs	r2, #8
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8002e90:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002e94:	2302      	movs	r3, #2
 8002e96:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	23c0      	movs	r3, #192	@ 0xc0
 8002e9e:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ea2:	f006 fc1b 	bl	80096dc <HAL_RCCEx_PeriphCLKConfig>
 8002ea6:	bb20      	cbnz	r0, 8002ef2 <HAL_ADC_MspInit+0x9a>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002ea8:	4b16      	ldr	r3, [pc, #88]	@ (8002f04 <HAL_ADC_MspInit+0xac>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eaa:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eac:	a902      	add	r1, sp, #8
 8002eae:	4816      	ldr	r0, [pc, #88]	@ (8002f08 <HAL_ADC_MspInit+0xb0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002eb0:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 8002eb4:	f042 0220 	orr.w	r2, r2, #32
 8002eb8:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
 8002ebc:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 8002ec0:	f002 0220 	and.w	r2, r2, #32
 8002ec4:	9200      	str	r2, [sp, #0]
 8002ec6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec8:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002ecc:	f042 0201 	orr.w	r2, r2, #1
 8002ed0:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8002ed4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed8:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eda:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ede:	ed9f 7b06 	vldr	d7, [pc, #24]	@ 8002ef8 <HAL_ADC_MspInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee2:	9301      	str	r3, [sp, #4]
 8002ee4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ee6:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eea:	f002 ff6d 	bl	8005dc8 <HAL_GPIO_Init>
}
 8002eee:	b038      	add	sp, #224	@ 0xe0
 8002ef0:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002ef2:	f7fe fdb5 	bl	8001a60 <Error_Handler>
 8002ef6:	e7d7      	b.n	8002ea8 <HAL_ADC_MspInit+0x50>
 8002ef8:	00000001 	.word	0x00000001
 8002efc:	00000003 	.word	0x00000003
 8002f00:	40022000 	.word	0x40022000
 8002f04:	58024400 	.word	0x58024400
 8002f08:	58020000 	.word	0x58020000

08002f0c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
  if(hadc->Instance==ADC1)
 8002f0c:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <HAL_ADC_MspDeInit+0x20>)
 8002f0e:	6802      	ldr	r2, [r0, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d000      	beq.n	8002f16 <HAL_ADC_MspDeInit+0xa>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8002f14:	4770      	bx	lr
    __HAL_RCC_ADC12_CLK_DISABLE();
 8002f16:	4a06      	ldr	r2, [pc, #24]	@ (8002f30 <HAL_ADC_MspDeInit+0x24>)
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8002f18:	2101      	movs	r1, #1
 8002f1a:	4806      	ldr	r0, [pc, #24]	@ (8002f34 <HAL_ADC_MspDeInit+0x28>)
    __HAL_RCC_ADC12_CLK_DISABLE();
 8002f1c:	f8d2 3138 	ldr.w	r3, [r2, #312]	@ 0x138
 8002f20:	f023 0320 	bic.w	r3, r3, #32
 8002f24:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8002f28:	f003 b890 	b.w	800604c <HAL_GPIO_DeInit>
 8002f2c:	40022000 	.word	0x40022000
 8002f30:	58024400 	.word	0x58024400
 8002f34:	58020000 	.word	0x58020000

08002f38 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f38:	e7fe      	b.n	8002f38 <NMI_Handler>
 8002f3a:	bf00      	nop

08002f3c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f3c:	e7fe      	b.n	8002f3c <HardFault_Handler>
 8002f3e:	bf00      	nop

08002f40 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f40:	e7fe      	b.n	8002f40 <MemManage_Handler>
 8002f42:	bf00      	nop

08002f44 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f44:	e7fe      	b.n	8002f44 <BusFault_Handler>
 8002f46:	bf00      	nop

08002f48 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f48:	e7fe      	b.n	8002f48 <UsageFault_Handler>
 8002f4a:	bf00      	nop

08002f4c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop

08002f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop

08002f54 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop

08002f58 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f58:	f000 b92a 	b.w	80031b0 <HAL_IncTick>

08002f5c <JPEG_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */
void JPEG_IRQHandler(void)
{
  HAL_JPEG_IRQHandler(&JPEG_Handle);
 8002f5c:	4801      	ldr	r0, [pc, #4]	@ (8002f64 <JPEG_IRQHandler+0x8>)
 8002f5e:	f005 ba7b 	b.w	8008458 <HAL_JPEG_IRQHandler>
 8002f62:	bf00      	nop
 8002f64:	24000220 	.word	0x24000220

08002f68 <MDMA_IRQHandler>:
}

void MDMA_IRQHandler()
{
 8002f68:	b510      	push	{r4, lr}
  /* Check the interrupt and clear flag */
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmain);
 8002f6a:	4c04      	ldr	r4, [pc, #16]	@ (8002f7c <MDMA_IRQHandler+0x14>)
 8002f6c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002f6e:	f005 fc33 	bl	80087d8 <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmaout);
 8002f72:	6b60      	ldr	r0, [r4, #52]	@ 0x34
}
 8002f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmaout);
 8002f78:	f005 bc2e 	b.w	80087d8 <HAL_MDMA_IRQHandler>
 8002f7c:	24000220 	.word	0x24000220

08002f80 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler()
{

	HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002f80:	4801      	ldr	r0, [pc, #4]	@ (8002f88 <DMA1_Stream0_IRQHandler+0x8>)
 8002f82:	f002 b9ff 	b.w	8005384 <HAL_DMA_IRQHandler>
 8002f86:	bf00      	nop
 8002f88:	24000278 	.word	0x24000278

08002f8c <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002f8c:	4801      	ldr	r0, [pc, #4]	@ (8002f94 <SPI1_IRQHandler+0x8>)
 8002f8e:	f009 b981 	b.w	800c294 <HAL_SPI_IRQHandler>
 8002f92:	bf00      	nop
 8002f94:	240002f0 	.word	0x240002f0

08002f98 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002f98:	4801      	ldr	r0, [pc, #4]	@ (8002fa0 <I2C1_EV_IRQHandler+0x8>)
 8002f9a:	f003 bac7 	b.w	800652c <HAL_I2C_EV_IRQHandler>
 8002f9e:	bf00      	nop
 8002fa0:	24000128 	.word	0x24000128

08002fa4 <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{

    HAL_GPIO_EXTI_IRQHandler(MINUS_BTN_Pin);
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	f003 b925 	b.w	80061f4 <HAL_GPIO_EXTI_IRQHandler>
 8002faa:	bf00      	nop

08002fac <EXTI1_IRQHandler>:


void EXTI1_IRQHandler(void)
{

    HAL_GPIO_EXTI_IRQHandler(SET_BTN_Pin);
 8002fac:	2002      	movs	r0, #2
 8002fae:	f003 b921 	b.w	80061f4 <HAL_GPIO_EXTI_IRQHandler>
 8002fb2:	bf00      	nop

08002fb4 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void)
{

    HAL_GPIO_EXTI_IRQHandler(PLUS_BTN_Pin);
 8002fb4:	2004      	movs	r0, #4
 8002fb6:	f003 b91d 	b.w	80061f4 <HAL_GPIO_EXTI_IRQHandler>
 8002fba:	bf00      	nop

08002fbc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fbc:	490d      	ldr	r1, [pc, #52]	@ (8002ff4 <_sbrk+0x38>)
{
 8002fbe:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff8 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8002fc2:	6808      	ldr	r0, [r1, #0]
{
 8002fc4:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc6:	4c0d      	ldr	r4, [pc, #52]	@ (8002ffc <_sbrk+0x40>)
 8002fc8:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002fca:	b120      	cbz	r0, 8002fd6 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fcc:	4403      	add	r3, r0
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d807      	bhi.n	8002fe2 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002fd2:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8002fd4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002fd6:	4c0a      	ldr	r4, [pc, #40]	@ (8003000 <_sbrk+0x44>)
 8002fd8:	4620      	mov	r0, r4
 8002fda:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002fdc:	4403      	add	r3, r0
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d9f7      	bls.n	8002fd2 <_sbrk+0x16>
    errno = ENOMEM;
 8002fe2:	f00c fc37 	bl	800f854 <__errno>
 8002fe6:	220c      	movs	r2, #12
 8002fe8:	4603      	mov	r3, r0
    return (void *)-1;
 8002fea:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 8002fee:	601a      	str	r2, [r3, #0]
}
 8002ff0:	bd10      	pop	{r4, pc}
 8002ff2:	bf00      	nop
 8002ff4:	240ac8a4 	.word	0x240ac8a4
 8002ff8:	24100000 	.word	0x24100000
 8002ffc:	00000800 	.word	0x00000800
 8003000:	240aca30 	.word	0x240aca30

08003004 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003004:	4922      	ldr	r1, [pc, #136]	@ (8003090 <SystemInit+0x8c>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003006:	4a23      	ldr	r2, [pc, #140]	@ (8003094 <SystemInit+0x90>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003008:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800300c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8003010:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003016:	6813      	ldr	r3, [r2, #0]
 8003018:	f003 030f 	and.w	r3, r3, #15
 800301c:	2b02      	cmp	r3, #2
 800301e:	d805      	bhi.n	800302c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003020:	6813      	ldr	r3, [r2, #0]
 8003022:	f023 030f 	bic.w	r3, r3, #15
 8003026:	f043 0303 	orr.w	r3, r3, #3
 800302a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800302c:	4b1a      	ldr	r3, [pc, #104]	@ (8003098 <SystemInit+0x94>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800302e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003030:	4a1a      	ldr	r2, [pc, #104]	@ (800309c <SystemInit+0x98>)
  RCC->CR |= RCC_CR_HSION;
 8003032:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003034:	4817      	ldr	r0, [pc, #92]	@ (8003094 <SystemInit+0x90>)
  RCC->CR |= RCC_CR_HSION;
 8003036:	f041 0101 	orr.w	r1, r1, #1
 800303a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 800303c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800303e:	6819      	ldr	r1, [r3, #0]
 8003040:	400a      	ands	r2, r1
 8003042:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003044:	6803      	ldr	r3, [r0, #0]
 8003046:	f013 0f0c 	tst.w	r3, #12
 800304a:	d005      	beq.n	8003058 <SystemInit+0x54>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800304c:	6803      	ldr	r3, [r0, #0]
 800304e:	f023 030f 	bic.w	r3, r3, #15
 8003052:	f043 0303 	orr.w	r3, r3, #3
 8003056:	6003      	str	r3, [r0, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8003058:	4b0f      	ldr	r3, [pc, #60]	@ (8003098 <SystemInit+0x94>)
 800305a:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800305c:	4910      	ldr	r1, [pc, #64]	@ (80030a0 <SystemInit+0x9c>)
  RCC->PLLCKSELR = 0x02020200;
 800305e:	4c11      	ldr	r4, [pc, #68]	@ (80030a4 <SystemInit+0xa0>)
  RCC->PLLCFGR = 0x01FF0000;
 8003060:	4811      	ldr	r0, [pc, #68]	@ (80030a8 <SystemInit+0xa4>)
  RCC->CDCFGR1 = 0x00000000;
 8003062:	619a      	str	r2, [r3, #24]
  RCC->CDCFGR2 = 0x00000000;
 8003064:	61da      	str	r2, [r3, #28]
  RCC->SRDCFGR = 0x00000000;
 8003066:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003068:	629c      	str	r4, [r3, #40]	@ 0x28
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800306a:	f243 04d2 	movw	r4, #12498	@ 0x30d2
  RCC->PLLCFGR = 0x01FF0000;
 800306e:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8003070:	6319      	str	r1, [r3, #48]	@ 0x30
  RCC->PLL1FRACR = 0x00000000;
 8003072:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC->PLL2DIVR = 0x01010280;
 8003074:	6399      	str	r1, [r3, #56]	@ 0x38
  RCC->PLL2FRACR = 0x00000000;
 8003076:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC->PLL3DIVR = 0x01010280;
 8003078:	6419      	str	r1, [r3, #64]	@ 0x40
  RCC->PLL3FRACR = 0x00000000;
 800307a:	645a      	str	r2, [r3, #68]	@ 0x44
  RCC->CR &= 0xFFFBFFFFU;
 800307c:	6819      	ldr	r1, [r3, #0]
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800307e:	480b      	ldr	r0, [pc, #44]	@ (80030ac <SystemInit+0xa8>)
  RCC->CR &= 0xFFFBFFFFU;
 8003080:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8003084:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 8003086:	661a      	str	r2, [r3, #96]	@ 0x60
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003088:	6004      	str	r4, [r0, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800308a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	e000ed00 	.word	0xe000ed00
 8003094:	52002000 	.word	0x52002000
 8003098:	58024400 	.word	0x58024400
 800309c:	eaf6ed7f 	.word	0xeaf6ed7f
 80030a0:	01010280 	.word	0x01010280
 80030a4:	02020200 	.word	0x02020200
 80030a8:	01ff0000 	.word	0x01ff0000
 80030ac:	52004000 	.word	0x52004000

080030b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80030b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80030b4:	f7ff ffa6 	bl	8003004 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030b8:	480c      	ldr	r0, [pc, #48]	@ (80030ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030ba:	490d      	ldr	r1, [pc, #52]	@ (80030f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030bc:	4a0d      	ldr	r2, [pc, #52]	@ (80030f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030c0:	e002      	b.n	80030c8 <LoopCopyDataInit>

080030c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030c6:	3304      	adds	r3, #4

080030c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80030c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030cc:	d3f9      	bcc.n	80030c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ce:	4a0a      	ldr	r2, [pc, #40]	@ (80030f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030d0:	4c0a      	ldr	r4, [pc, #40]	@ (80030fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80030d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d4:	e001      	b.n	80030da <LoopFillZerobss>

080030d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030d8:	3204      	adds	r2, #4

080030da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030dc:	d3fb      	bcc.n	80030d6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80030de:	f00c fbbf 	bl	800f860 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030e2:	f7fe fadb 	bl	800169c <main>
  bx  lr
 80030e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030e8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80030ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80030f0:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 80030f4:	080104f8 	.word	0x080104f8
  ldr r2, =_sbss
 80030f8:	24000070 	.word	0x24000070
  ldr r4, =_ebss
 80030fc:	240aca2c 	.word	0x240aca2c

08003100 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003100:	e7fe      	b.n	8003100 <ADC_IRQHandler>
	...

08003104 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003104:	4b0f      	ldr	r3, [pc, #60]	@ (8003144 <HAL_InitTick+0x40>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	b90b      	cbnz	r3, 800310e <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800310a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800310c:	4770      	bx	lr
{
 800310e:	b510      	push	{r4, lr}
 8003110:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003112:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003116:	4a0c      	ldr	r2, [pc, #48]	@ (8003148 <HAL_InitTick+0x44>)
 8003118:	fbb0 f3f3 	udiv	r3, r0, r3
 800311c:	6810      	ldr	r0, [r2, #0]
 800311e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003122:	f001 f85f 	bl	80041e4 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003126:	b908      	cbnz	r0, 800312c <HAL_InitTick+0x28>
 8003128:	2c0f      	cmp	r4, #15
 800312a:	d901      	bls.n	8003130 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 800312c:	2001      	movs	r0, #1
}
 800312e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003130:	2200      	movs	r2, #0
 8003132:	4621      	mov	r1, r4
 8003134:	f04f 30ff 	mov.w	r0, #4294967295
 8003138:	f000 ffe6 	bl	8004108 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800313c:	4b03      	ldr	r3, [pc, #12]	@ (800314c <HAL_InitTick+0x48>)
 800313e:	2000      	movs	r0, #0
 8003140:	601c      	str	r4, [r3, #0]
}
 8003142:	bd10      	pop	{r4, pc}
 8003144:	24000010 	.word	0x24000010
 8003148:	2400000c 	.word	0x2400000c
 800314c:	24000014 	.word	0x24000014

08003150 <HAL_Init>:
{
 8003150:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003152:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003154:	4c12      	ldr	r4, [pc, #72]	@ (80031a0 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003156:	f000 ffc5 	bl	80040e4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800315a:	f005 ff9b 	bl	8009094 <HAL_RCC_GetSysClockFreq>
 800315e:	4b11      	ldr	r3, [pc, #68]	@ (80031a4 <HAL_Init+0x54>)
 8003160:	4911      	ldr	r1, [pc, #68]	@ (80031a8 <HAL_Init+0x58>)
 8003162:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003164:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003166:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800316a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800316e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003170:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003172:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8003176:	490d      	ldr	r1, [pc, #52]	@ (80031ac <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003178:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800317c:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800317e:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8003182:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003184:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003186:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003188:	f7ff ffbc 	bl	8003104 <HAL_InitTick>
 800318c:	b110      	cbz	r0, 8003194 <HAL_Init+0x44>
    return HAL_ERROR;
 800318e:	2401      	movs	r4, #1
}
 8003190:	4620      	mov	r0, r4
 8003192:	bd10      	pop	{r4, pc}
 8003194:	4604      	mov	r4, r0
  HAL_MspInit();
 8003196:	f7ff fc21 	bl	80029dc <HAL_MspInit>
}
 800319a:	4620      	mov	r0, r4
 800319c:	bd10      	pop	{r4, pc}
 800319e:	bf00      	nop
 80031a0:	24000008 	.word	0x24000008
 80031a4:	58024400 	.word	0x58024400
 80031a8:	08010198 	.word	0x08010198
 80031ac:	2400000c 	.word	0x2400000c

080031b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80031b0:	4a03      	ldr	r2, [pc, #12]	@ (80031c0 <HAL_IncTick+0x10>)
 80031b2:	4b04      	ldr	r3, [pc, #16]	@ (80031c4 <HAL_IncTick+0x14>)
 80031b4:	6811      	ldr	r1, [r2, #0]
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	440b      	add	r3, r1
 80031ba:	6013      	str	r3, [r2, #0]
}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	240ac8a8 	.word	0x240ac8a8
 80031c4:	24000010 	.word	0x24000010

080031c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80031c8:	4b01      	ldr	r3, [pc, #4]	@ (80031d0 <HAL_GetTick+0x8>)
 80031ca:	6818      	ldr	r0, [r3, #0]
}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	240ac8a8 	.word	0x240ac8a8

080031d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031d4:	b538      	push	{r3, r4, r5, lr}
 80031d6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80031d8:	f7ff fff6 	bl	80031c8 <HAL_GetTick>
 80031dc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031de:	1c63      	adds	r3, r4, #1
 80031e0:	d002      	beq.n	80031e8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80031e2:	4b04      	ldr	r3, [pc, #16]	@ (80031f4 <HAL_Delay+0x20>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031e8:	f7ff ffee 	bl	80031c8 <HAL_GetTick>
 80031ec:	1b40      	subs	r0, r0, r5
 80031ee:	42a0      	cmp	r0, r4
 80031f0:	d3fa      	bcc.n	80031e8 <HAL_Delay+0x14>
  {
  }
}
 80031f2:	bd38      	pop	{r3, r4, r5, pc}
 80031f4:	24000010 	.word	0x24000010

080031f8 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80031f8:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80031fc:	6913      	ldr	r3, [r2, #16]
 80031fe:	f023 0302 	bic.w	r3, r3, #2
 8003202:	6113      	str	r3, [r2, #16]
}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop

08003208 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003208:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800320c:	6913      	ldr	r3, [r2, #16]
 800320e:	f043 0302 	orr.w	r3, r3, #2
 8003212:	6113      	str	r3, [r2, #16]
}
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop

08003218 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800321c:	4a36      	ldr	r2, [pc, #216]	@ (80032f8 <HAL_ADC_PollForConversion+0xe0>)
 800321e:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003220:	6904      	ldr	r4, [r0, #16]
{
 8003222:	460e      	mov	r6, r1
 8003224:	6897      	ldr	r7, [r2, #8]
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003226:	2c08      	cmp	r4, #8
 8003228:	f007 071f 	and.w	r7, r7, #31
 800322c:	d009      	beq.n	8003242 <HAL_ADC_PollForConversion+0x2a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800322e:	f240 2321 	movw	r3, #545	@ 0x221
 8003232:	40fb      	lsrs	r3, r7
 8003234:	07d9      	lsls	r1, r3, #31
 8003236:	d44c      	bmi.n	80032d2 <HAL_ADC_PollForConversion+0xba>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003238:	6893      	ldr	r3, [r2, #8]
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800323a:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 800323e:	d14c      	bne.n	80032da <HAL_ADC_PollForConversion+0xc2>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003240:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003242:	f7ff ffc1 	bl	80031c8 <HAL_GetTick>
 8003246:	1c73      	adds	r3, r6, #1
 8003248:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800324a:	682a      	ldr	r2, [r5, #0]
 800324c:	d12b      	bne.n	80032a6 <HAL_ADC_PollForConversion+0x8e>
 800324e:	6813      	ldr	r3, [r2, #0]
 8003250:	4223      	tst	r3, r4
 8003252:	d0fc      	beq.n	800324e <HAL_ADC_PollForConversion+0x36>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003254:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8003256:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800325a:	656b      	str	r3, [r5, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800325c:	68d3      	ldr	r3, [r2, #12]
 800325e:	f413 6f40 	tst.w	r3, #3072	@ 0xc00
 8003262:	d10f      	bne.n	8003284 <HAL_ADC_PollForConversion+0x6c>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003264:	7d6b      	ldrb	r3, [r5, #21]
 8003266:	b96b      	cbnz	r3, 8003284 <HAL_ADC_PollForConversion+0x6c>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003268:	6813      	ldr	r3, [r2, #0]
 800326a:	071e      	lsls	r6, r3, #28
 800326c:	d50a      	bpl.n	8003284 <HAL_ADC_PollForConversion+0x6c>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800326e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8003270:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003274:	656b      	str	r3, [r5, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003276:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8003278:	04d8      	lsls	r0, r3, #19
 800327a:	d403      	bmi.n	8003284 <HAL_ADC_PollForConversion+0x6c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800327c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	656b      	str	r3, [r5, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003284:	4b1d      	ldr	r3, [pc, #116]	@ (80032fc <HAL_ADC_PollForConversion+0xe4>)
 8003286:	429a      	cmp	r2, r3
 8003288:	d018      	beq.n	80032bc <HAL_ADC_PollForConversion+0xa4>
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800328a:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800328c:	68d3      	ldr	r3, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800328e:	d01e      	beq.n	80032ce <HAL_ADC_PollForConversion+0xb6>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003290:	045b      	lsls	r3, r3, #17
 8003292:	d401      	bmi.n	8003298 <HAL_ADC_PollForConversion+0x80>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003294:	230c      	movs	r3, #12
 8003296:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003298:	2000      	movs	r0, #0
}
 800329a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800329e:	b916      	cbnz	r6, 80032a6 <HAL_ADC_PollForConversion+0x8e>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032a0:	6813      	ldr	r3, [r2, #0]
 80032a2:	4023      	ands	r3, r4
 80032a4:	d020      	beq.n	80032e8 <HAL_ADC_PollForConversion+0xd0>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032a6:	6813      	ldr	r3, [r2, #0]
 80032a8:	4223      	tst	r3, r4
 80032aa:	d1d3      	bne.n	8003254 <HAL_ADC_PollForConversion+0x3c>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80032ac:	f7ff ff8c 	bl	80031c8 <HAL_GetTick>
 80032b0:	eba0 0008 	sub.w	r0, r0, r8
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032b4:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80032b6:	42b0      	cmp	r0, r6
 80032b8:	d9f1      	bls.n	800329e <HAL_ADC_PollForConversion+0x86>
 80032ba:	e7f1      	b.n	80032a0 <HAL_ADC_PollForConversion+0x88>
 80032bc:	f240 2321 	movw	r3, #545	@ 0x221
 80032c0:	40fb      	lsrs	r3, r7
 80032c2:	07d9      	lsls	r1, r3, #31
 80032c4:	d4e1      	bmi.n	800328a <HAL_ADC_PollForConversion+0x72>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80032c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003300 <HAL_ADC_PollForConversion+0xe8>)
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80032c8:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80032ca:	68db      	ldr	r3, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80032cc:	d1e0      	bne.n	8003290 <HAL_ADC_PollForConversion+0x78>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80032ce:	6014      	str	r4, [r2, #0]
 80032d0:	e7e2      	b.n	8003298 <HAL_ADC_PollForConversion+0x80>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80032d2:	6803      	ldr	r3, [r0, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	07da      	lsls	r2, r3, #31
 80032d8:	d5b2      	bpl.n	8003240 <HAL_ADC_PollForConversion+0x28>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032da:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
        return HAL_ERROR;
 80032dc:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032de:	f043 0320 	orr.w	r3, r3, #32
 80032e2:	656b      	str	r3, [r5, #84]	@ 0x54
}
 80032e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032e8:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
          return HAL_TIMEOUT;
 80032ea:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 80032ec:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032f0:	f042 0204 	orr.w	r2, r2, #4
 80032f4:	656a      	str	r2, [r5, #84]	@ 0x54
          return HAL_TIMEOUT;
 80032f6:	e7d0      	b.n	800329a <HAL_ADC_PollForConversion+0x82>
 80032f8:	40022300 	.word	0x40022300
 80032fc:	40022100 	.word	0x40022100
 8003300:	40022000 	.word	0x40022000

08003304 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003304:	6803      	ldr	r3, [r0, #0]
 8003306:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop

0800330c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800330c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800330e:	2200      	movs	r2, #0
{
 8003310:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8003312:	9201      	str	r2, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003314:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8003318:	2a01      	cmp	r2, #1
 800331a:	f000 80e4 	beq.w	80034e6 <HAL_ADC_ConfigChannel+0x1da>
 800331e:	2401      	movs	r4, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003320:	6802      	ldr	r2, [r0, #0]
 8003322:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003324:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003328:	6890      	ldr	r0, [r2, #8]
 800332a:	0740      	lsls	r0, r0, #29
 800332c:	d509      	bpl.n	8003342 <HAL_ADC_ConfigChannel+0x36>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800332e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);

    tmp_hal_status = HAL_ERROR;
 8003330:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003332:	f042 0220 	orr.w	r2, r2, #32
 8003336:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800333e:	b002      	add	sp, #8
 8003340:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003342:	680d      	ldr	r5, [r1, #0]
 8003344:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003346:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800334a:	db0d      	blt.n	8003368 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800334c:	f3c5 0613 	ubfx	r6, r5, #0, #20
 8003350:	2e00      	cmp	r6, #0
 8003352:	f000 80b4 	beq.w	80034be <HAL_ADC_ConfigChannel+0x1b2>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003356:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800335a:	b115      	cbz	r5, 8003362 <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800335c:	fab5 f585 	clz	r5, r5
 8003360:	40ac      	lsls	r4, r5
 8003362:	69d5      	ldr	r5, [r2, #28]
 8003364:	432c      	orrs	r4, r5
 8003366:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003368:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 800336a:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800336e:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8003372:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003376:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 8003378:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800337c:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 8003380:	fa0c fc04 	lsl.w	ip, ip, r4
 8003384:	40a0      	lsls	r0, r4
 8003386:	f85e 4005 	ldr.w	r4, [lr, r5]
 800338a:	ea24 0c0c 	bic.w	ip, r4, ip
 800338e:	ea4c 0000 	orr.w	r0, ip, r0
 8003392:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003396:	6890      	ldr	r0, [r2, #8]
 8003398:	f010 0f04 	tst.w	r0, #4
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800339c:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800339e:	d101      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80033a0:	0706      	lsls	r6, r0, #28
 80033a2:	d53d      	bpl.n	8003420 <HAL_ADC_ConfigChannel+0x114>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033a4:	6890      	ldr	r0, [r2, #8]
 80033a6:	07c4      	lsls	r4, r0, #31
 80033a8:	d438      	bmi.n	800341c <HAL_ADC_ConfigChannel+0x110>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80033aa:	68cd      	ldr	r5, [r1, #12]
 80033ac:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80033ae:	f005 0618 	and.w	r6, r5, #24
 80033b2:	48b0      	ldr	r0, [pc, #704]	@ (8003674 <HAL_ADC_ConfigChannel+0x368>)
 80033b4:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 80033b8:	40f0      	lsrs	r0, r6
 80033ba:	f3c4 0613 	ubfx	r6, r4, #0, #20
 80033be:	4020      	ands	r0, r4
 80033c0:	ea21 0106 	bic.w	r1, r1, r6
 80033c4:	4301      	orrs	r1, r0
 80033c6:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033ca:	49ab      	ldr	r1, [pc, #684]	@ (8003678 <HAL_ADC_ConfigChannel+0x36c>)
 80033cc:	428d      	cmp	r5, r1
 80033ce:	d07f      	beq.n	80034d0 <HAL_ADC_ConfigChannel+0x1c4>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80033d0:	2c00      	cmp	r4, #0
 80033d2:	da23      	bge.n	800341c <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80033d4:	49a9      	ldr	r1, [pc, #676]	@ (800367c <HAL_ADC_ConfigChannel+0x370>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033d6:	48aa      	ldr	r0, [pc, #680]	@ (8003680 <HAL_ADC_ConfigChannel+0x374>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80033d8:	688d      	ldr	r5, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033da:	6880      	ldr	r0, [r0, #8]
 80033dc:	07c0      	lsls	r0, r0, #31
 80033de:	f100 80a1 	bmi.w	8003524 <HAL_ADC_ConfigChannel+0x218>
 80033e2:	48a8      	ldr	r0, [pc, #672]	@ (8003684 <HAL_ADC_ConfigChannel+0x378>)
 80033e4:	6886      	ldr	r6, [r0, #8]
 80033e6:	07f6      	lsls	r6, r6, #31
 80033e8:	d4a1      	bmi.n	800332e <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033ea:	4ea7      	ldr	r6, [pc, #668]	@ (8003688 <HAL_ADC_ConfigChannel+0x37c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80033ec:	f005 7ce0 	and.w	ip, r5, #29360128	@ 0x1c00000
 80033f0:	42b4      	cmp	r4, r6
 80033f2:	f000 811b 	beq.w	800362c <HAL_ADC_ConfigChannel+0x320>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033f6:	4ea5      	ldr	r6, [pc, #660]	@ (800368c <HAL_ADC_ConfigChannel+0x380>)
 80033f8:	42b4      	cmp	r4, r6
 80033fa:	f000 816a 	beq.w	80036d2 <HAL_ADC_ConfigChannel+0x3c6>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033fe:	4ea4      	ldr	r6, [pc, #656]	@ (8003690 <HAL_ADC_ConfigChannel+0x384>)
 8003400:	42b4      	cmp	r4, r6
 8003402:	d10b      	bne.n	800341c <HAL_ADC_ConfigChannel+0x110>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003404:	026c      	lsls	r4, r5, #9
 8003406:	d409      	bmi.n	800341c <HAL_ADC_ConfigChannel+0x110>
 8003408:	4282      	cmp	r2, r0
 800340a:	d107      	bne.n	800341c <HAL_ADC_ConfigChannel+0x110>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800340c:	688a      	ldr	r2, [r1, #8]
 800340e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003412:	ea42 020c 	orr.w	r2, r2, ip
 8003416:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800341a:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800341c:	2000      	movs	r0, #0
 800341e:	e78b      	b.n	8003338 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003420:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003422:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 8003426:	f04f 0e07 	mov.w	lr, #7
 800342a:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800342c:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 800342e:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003432:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8003436:	fa0e fe04 	lsl.w	lr, lr, r4
 800343a:	fa06 f404 	lsl.w	r4, r6, r4
 800343e:	f85c 0005 	ldr.w	r0, [ip, r5]
 8003442:	ea20 000e 	bic.w	r0, r0, lr
 8003446:	4320      	orrs	r0, r4
 8003448:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800344c:	68d0      	ldr	r0, [r2, #12]
 800344e:	06c5      	lsls	r5, r0, #27
 8003450:	d537      	bpl.n	80034c2 <HAL_ADC_ConfigChannel+0x1b6>
 8003452:	68d0      	ldr	r0, [r2, #12]
 8003454:	694d      	ldr	r5, [r1, #20]
 8003456:	0840      	lsrs	r0, r0, #1
 8003458:	f000 0008 	and.w	r0, r0, #8
 800345c:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800345e:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003460:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003462:	2e04      	cmp	r6, #4
 8003464:	d042      	beq.n	80034ec <HAL_ADC_ConfigChannel+0x1e0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003466:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 800346a:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 800346e:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 8003472:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8003476:	4320      	orrs	r0, r4
 8003478:	4328      	orrs	r0, r5
 800347a:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800347e:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003480:	690d      	ldr	r5, [r1, #16]
 8003482:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003486:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 800348a:	fab4 f484 	clz	r4, r4
 800348e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003492:	0964      	lsrs	r4, r4, #5
 8003494:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8003498:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800349c:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800349e:	690d      	ldr	r5, [r1, #16]
 80034a0:	f1a0 0001 	sub.w	r0, r0, #1
 80034a4:	6914      	ldr	r4, [r2, #16]
 80034a6:	f005 051f 	and.w	r5, r5, #31
 80034aa:	fab0 f080 	clz	r0, r0
 80034ae:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 80034b2:	0940      	lsrs	r0, r0, #5
 80034b4:	02c0      	lsls	r0, r0, #11
 80034b6:	40a8      	lsls	r0, r5
 80034b8:	4320      	orrs	r0, r4
 80034ba:	6110      	str	r0, [r2, #16]
}
 80034bc:	e772      	b.n	80033a4 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80034be:	4084      	lsls	r4, r0
 80034c0:	e74f      	b.n	8003362 <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80034c2:	68d0      	ldr	r0, [r2, #12]
 80034c4:	694d      	ldr	r5, [r1, #20]
 80034c6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80034ca:	0040      	lsls	r0, r0, #1
 80034cc:	4085      	lsls	r5, r0
 80034ce:	e7c6      	b.n	800345e <HAL_ADC_ConfigChannel+0x152>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80034d0:	496b      	ldr	r1, [pc, #428]	@ (8003680 <HAL_ADC_ConfigChannel+0x374>)
 80034d2:	428a      	cmp	r2, r1
 80034d4:	d073      	beq.n	80035be <HAL_ADC_ConfigChannel+0x2b2>
 80034d6:	496b      	ldr	r1, [pc, #428]	@ (8003684 <HAL_ADC_ConfigChannel+0x378>)
 80034d8:	428a      	cmp	r2, r1
 80034da:	d035      	beq.n	8003548 <HAL_ADC_ConfigChannel+0x23c>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80034dc:	69d1      	ldr	r1, [r2, #28]
 80034de:	f041 0101 	orr.w	r1, r1, #1
 80034e2:	61d1      	str	r1, [r2, #28]
}
 80034e4:	e774      	b.n	80033d0 <HAL_ADC_ConfigChannel+0xc4>
  __HAL_LOCK(hadc);
 80034e6:	2002      	movs	r0, #2
}
 80034e8:	b002      	add	sp, #8
 80034ea:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034ec:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 80034ee:	0684      	lsls	r4, r0, #26
 80034f0:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 80034f4:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 80034f8:	d017      	beq.n	800352a <HAL_ADC_ConfigChannel+0x21e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034fa:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80034fc:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003500:	4284      	cmp	r4, r0
 8003502:	d01c      	beq.n	800353e <HAL_ADC_ConfigChannel+0x232>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003504:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8003506:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 800350a:	4284      	cmp	r4, r0
 800350c:	d012      	beq.n	8003534 <HAL_ADC_ConfigChannel+0x228>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800350e:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8003510:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003514:	4284      	cmp	r4, r0
 8003516:	f47f af45 	bne.w	80033a4 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800351a:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 800351c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003520:	66d0      	str	r0, [r2, #108]	@ 0x6c
 8003522:	e73f      	b.n	80033a4 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003524:	4a57      	ldr	r2, [pc, #348]	@ (8003684 <HAL_ADC_ConfigChannel+0x378>)
 8003526:	6892      	ldr	r2, [r2, #8]
 8003528:	e701      	b.n	800332e <HAL_ADC_ConfigChannel+0x22>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800352a:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 800352c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003530:	6610      	str	r0, [r2, #96]	@ 0x60
 8003532:	e7e2      	b.n	80034fa <HAL_ADC_ConfigChannel+0x1ee>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003534:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8003536:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800353a:	6690      	str	r0, [r2, #104]	@ 0x68
 800353c:	e7e7      	b.n	800350e <HAL_ADC_ConfigChannel+0x202>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800353e:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8003540:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003544:	6650      	str	r0, [r2, #100]	@ 0x64
 8003546:	e7dd      	b.n	8003504 <HAL_ADC_ConfigChannel+0x1f8>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003548:	4952      	ldr	r1, [pc, #328]	@ (8003694 <HAL_ADC_ConfigChannel+0x388>)
 800354a:	428c      	cmp	r4, r1
 800354c:	f000 80b6 	beq.w	80036bc <HAL_ADC_ConfigChannel+0x3b0>
 8003550:	4951      	ldr	r1, [pc, #324]	@ (8003698 <HAL_ADC_ConfigChannel+0x38c>)
 8003552:	428c      	cmp	r4, r1
 8003554:	f000 80cc 	beq.w	80036f0 <HAL_ADC_ConfigChannel+0x3e4>
 8003558:	4950      	ldr	r1, [pc, #320]	@ (800369c <HAL_ADC_ConfigChannel+0x390>)
 800355a:	428c      	cmp	r4, r1
 800355c:	f000 80d5 	beq.w	800370a <HAL_ADC_ConfigChannel+0x3fe>
 8003560:	494f      	ldr	r1, [pc, #316]	@ (80036a0 <HAL_ADC_ConfigChannel+0x394>)
 8003562:	428c      	cmp	r4, r1
 8003564:	f000 80db 	beq.w	800371e <HAL_ADC_ConfigChannel+0x412>
 8003568:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 800356c:	3110      	adds	r1, #16
 800356e:	428c      	cmp	r4, r1
 8003570:	f000 80e1 	beq.w	8003736 <HAL_ADC_ConfigChannel+0x42a>
 8003574:	494b      	ldr	r1, [pc, #300]	@ (80036a4 <HAL_ADC_ConfigChannel+0x398>)
 8003576:	428c      	cmp	r4, r1
 8003578:	f000 80f5 	beq.w	8003766 <HAL_ADC_ConfigChannel+0x45a>
 800357c:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8003580:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8003584:	428c      	cmp	r4, r1
 8003586:	f000 8103 	beq.w	8003790 <HAL_ADC_ConfigChannel+0x484>
 800358a:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 800358e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003592:	428c      	cmp	r4, r1
 8003594:	f000 810a 	beq.w	80037ac <HAL_ADC_ConfigChannel+0x4a0>
 8003598:	4943      	ldr	r1, [pc, #268]	@ (80036a8 <HAL_ADC_ConfigChannel+0x39c>)
 800359a:	428c      	cmp	r4, r1
 800359c:	d19e      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x1d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359e:	4a43      	ldr	r2, [pc, #268]	@ (80036ac <HAL_ADC_ConfigChannel+0x3a0>)
 80035a0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80035a4:	2a00      	cmp	r2, #0
 80035a6:	f000 80cc 	beq.w	8003742 <HAL_ADC_ConfigChannel+0x436>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80035aa:	4836      	ldr	r0, [pc, #216]	@ (8003684 <HAL_ADC_ConfigChannel+0x378>)
  return __builtin_clz(value);
 80035ac:	fab2 f282 	clz	r2, r2
 80035b0:	2101      	movs	r1, #1
 80035b2:	69c4      	ldr	r4, [r0, #28]
 80035b4:	fa01 f202 	lsl.w	r2, r1, r2
 80035b8:	4322      	orrs	r2, r4
 80035ba:	61c2      	str	r2, [r0, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035bc:	e72e      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80035be:	4935      	ldr	r1, [pc, #212]	@ (8003694 <HAL_ADC_ConfigChannel+0x388>)
 80035c0:	428c      	cmp	r4, r1
 80035c2:	d07b      	beq.n	80036bc <HAL_ADC_ConfigChannel+0x3b0>
 80035c4:	4934      	ldr	r1, [pc, #208]	@ (8003698 <HAL_ADC_ConfigChannel+0x38c>)
 80035c6:	428c      	cmp	r4, r1
 80035c8:	f000 8092 	beq.w	80036f0 <HAL_ADC_ConfigChannel+0x3e4>
 80035cc:	4933      	ldr	r1, [pc, #204]	@ (800369c <HAL_ADC_ConfigChannel+0x390>)
 80035ce:	428c      	cmp	r4, r1
 80035d0:	f000 809b 	beq.w	800370a <HAL_ADC_ConfigChannel+0x3fe>
 80035d4:	4932      	ldr	r1, [pc, #200]	@ (80036a0 <HAL_ADC_ConfigChannel+0x394>)
 80035d6:	428c      	cmp	r4, r1
 80035d8:	f000 80a1 	beq.w	800371e <HAL_ADC_ConfigChannel+0x412>
 80035dc:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 80035e0:	3110      	adds	r1, #16
 80035e2:	428c      	cmp	r4, r1
 80035e4:	f000 80a1 	beq.w	800372a <HAL_ADC_ConfigChannel+0x41e>
 80035e8:	492e      	ldr	r1, [pc, #184]	@ (80036a4 <HAL_ADC_ConfigChannel+0x398>)
 80035ea:	428c      	cmp	r4, r1
 80035ec:	f000 80af 	beq.w	800374e <HAL_ADC_ConfigChannel+0x442>
 80035f0:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 80035f4:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80035f8:	428c      	cmp	r4, r1
 80035fa:	f000 80bb 	beq.w	8003774 <HAL_ADC_ConfigChannel+0x468>
 80035fe:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8003602:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003606:	428c      	cmp	r4, r1
 8003608:	f000 80bb 	beq.w	8003782 <HAL_ADC_ConfigChannel+0x476>
 800360c:	4928      	ldr	r1, [pc, #160]	@ (80036b0 <HAL_ADC_ConfigChannel+0x3a4>)
 800360e:	428c      	cmp	r4, r1
 8003610:	f000 80c5 	beq.w	800379e <HAL_ADC_ConfigChannel+0x492>
 8003614:	4924      	ldr	r1, [pc, #144]	@ (80036a8 <HAL_ADC_ConfigChannel+0x39c>)
 8003616:	428c      	cmp	r4, r1
 8003618:	f47f af60 	bne.w	80034dc <HAL_ADC_ConfigChannel+0x1d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361c:	4a23      	ldr	r2, [pc, #140]	@ (80036ac <HAL_ADC_ConfigChannel+0x3a0>)
 800361e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003622:	2a00      	cmp	r2, #0
 8003624:	f000 8099 	beq.w	800375a <HAL_ADC_ConfigChannel+0x44e>
 8003628:	4815      	ldr	r0, [pc, #84]	@ (8003680 <HAL_ADC_ConfigChannel+0x374>)
 800362a:	e7bf      	b.n	80035ac <HAL_ADC_ConfigChannel+0x2a0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800362c:	022e      	lsls	r6, r5, #8
 800362e:	f53f aef5 	bmi.w	800341c <HAL_ADC_ConfigChannel+0x110>
 8003632:	4282      	cmp	r2, r0
 8003634:	f47f aef2 	bne.w	800341c <HAL_ADC_ConfigChannel+0x110>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003638:	688a      	ldr	r2, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800363a:	481e      	ldr	r0, [pc, #120]	@ (80036b4 <HAL_ADC_ConfigChannel+0x3a8>)
 800363c:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003640:	ea42 020c 	orr.w	r2, r2, ip
 8003644:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003648:	608a      	str	r2, [r1, #8]
 800364a:	6802      	ldr	r2, [r0, #0]
 800364c:	491a      	ldr	r1, [pc, #104]	@ (80036b8 <HAL_ADC_ConfigChannel+0x3ac>)
 800364e:	0992      	lsrs	r2, r2, #6
 8003650:	fba1 1202 	umull	r1, r2, r1, r2
 8003654:	0992      	lsrs	r2, r2, #6
 8003656:	3201      	adds	r2, #1
 8003658:	0052      	lsls	r2, r2, #1
 800365a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800365c:	9a01      	ldr	r2, [sp, #4]
 800365e:	2a00      	cmp	r2, #0
 8003660:	f43f aedc 	beq.w	800341c <HAL_ADC_ConfigChannel+0x110>
                wait_loop_index--;
 8003664:	9a01      	ldr	r2, [sp, #4]
 8003666:	3a01      	subs	r2, #1
 8003668:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800366a:	9a01      	ldr	r2, [sp, #4]
 800366c:	2a00      	cmp	r2, #0
 800366e:	d1f9      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x358>
 8003670:	e6d4      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
 8003672:	bf00      	nop
 8003674:	000fffff 	.word	0x000fffff
 8003678:	47ff0000 	.word	0x47ff0000
 800367c:	40022300 	.word	0x40022300
 8003680:	40022000 	.word	0x40022000
 8003684:	40022100 	.word	0x40022100
 8003688:	cb840000 	.word	0xcb840000
 800368c:	bac04000 	.word	0xbac04000
 8003690:	cfb80000 	.word	0xcfb80000
 8003694:	04300002 	.word	0x04300002
 8003698:	08600004 	.word	0x08600004
 800369c:	0c900008 	.word	0x0c900008
 80036a0:	10c00010 	.word	0x10c00010
 80036a4:	2a000400 	.word	0x2a000400
 80036a8:	4b840000 	.word	0x4b840000
 80036ac:	4fb80000 	.word	0x4fb80000
 80036b0:	43210000 	.word	0x43210000
 80036b4:	2400000c 	.word	0x2400000c
 80036b8:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036bc:	2101      	movs	r1, #1
 80036be:	fa91 f0a1 	rbit	r0, r1
  if (value == 0U)
 80036c2:	b338      	cbz	r0, 8003714 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 80036c4:	fab0 f080 	clz	r0, r0
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80036c8:	69d4      	ldr	r4, [r2, #28]
 80036ca:	4081      	lsls	r1, r0
 80036cc:	4321      	orrs	r1, r4
 80036ce:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80036d0:	e6a4      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036d2:	01ed      	lsls	r5, r5, #7
 80036d4:	f53f aea2 	bmi.w	800341c <HAL_ADC_ConfigChannel+0x110>
 80036d8:	4282      	cmp	r2, r0
 80036da:	f47f ae9f 	bne.w	800341c <HAL_ADC_ConfigChannel+0x110>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80036de:	688a      	ldr	r2, [r1, #8]
 80036e0:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80036e4:	ea42 020c 	orr.w	r2, r2, ip
 80036e8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80036ec:	608a      	str	r2, [r1, #8]
}
 80036ee:	e695      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f0:	4932      	ldr	r1, [pc, #200]	@ (80037bc <HAL_ADC_ConfigChannel+0x4b0>)
 80036f2:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 80036f6:	b169      	cbz	r1, 8003714 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 80036f8:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80036fc:	2001      	movs	r0, #1
 80036fe:	69d4      	ldr	r4, [r2, #28]
 8003700:	fa00 f101 	lsl.w	r1, r0, r1
 8003704:	4321      	orrs	r1, r4
 8003706:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003708:	e688      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370a:	492d      	ldr	r1, [pc, #180]	@ (80037c0 <HAL_ADC_ConfigChannel+0x4b4>)
 800370c:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003710:	2900      	cmp	r1, #0
 8003712:	d1f1      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x3ec>
 8003714:	69d1      	ldr	r1, [r2, #28]
 8003716:	f041 0101 	orr.w	r1, r1, #1
 800371a:	61d1      	str	r1, [r2, #28]
 800371c:	e67e      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	4929      	ldr	r1, [pc, #164]	@ (80037c4 <HAL_ADC_ConfigChannel+0x4b8>)
 8003720:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003724:	2900      	cmp	r1, #0
 8003726:	d1e7      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x3ec>
 8003728:	e7f4      	b.n	8003714 <HAL_ADC_ConfigChannel+0x408>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372a:	4927      	ldr	r1, [pc, #156]	@ (80037c8 <HAL_ADC_ConfigChannel+0x4bc>)
 800372c:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003730:	2900      	cmp	r1, #0
 8003732:	d1e1      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x3ec>
 8003734:	e7ee      	b.n	8003714 <HAL_ADC_ConfigChannel+0x408>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	4a24      	ldr	r2, [pc, #144]	@ (80037c8 <HAL_ADC_ConfigChannel+0x4bc>)
 8003738:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800373c:	2a00      	cmp	r2, #0
 800373e:	f47f af34 	bne.w	80035aa <HAL_ADC_ConfigChannel+0x29e>
 8003742:	4922      	ldr	r1, [pc, #136]	@ (80037cc <HAL_ADC_ConfigChannel+0x4c0>)
 8003744:	69ca      	ldr	r2, [r1, #28]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	61ca      	str	r2, [r1, #28]
 800374c:	e666      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	4a20      	ldr	r2, [pc, #128]	@ (80037d0 <HAL_ADC_ConfigChannel+0x4c4>)
 8003750:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003754:	2a00      	cmp	r2, #0
 8003756:	f47f af67 	bne.w	8003628 <HAL_ADC_ConfigChannel+0x31c>
 800375a:	491e      	ldr	r1, [pc, #120]	@ (80037d4 <HAL_ADC_ConfigChannel+0x4c8>)
 800375c:	69ca      	ldr	r2, [r1, #28]
 800375e:	f042 0201 	orr.w	r2, r2, #1
 8003762:	61ca      	str	r2, [r1, #28]
 8003764:	e65a      	b.n	800341c <HAL_ADC_ConfigChannel+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003766:	4a1a      	ldr	r2, [pc, #104]	@ (80037d0 <HAL_ADC_ConfigChannel+0x4c4>)
 8003768:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800376c:	2a00      	cmp	r2, #0
 800376e:	f47f af1c 	bne.w	80035aa <HAL_ADC_ConfigChannel+0x29e>
 8003772:	e7e6      	b.n	8003742 <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	4a18      	ldr	r2, [pc, #96]	@ (80037d8 <HAL_ADC_ConfigChannel+0x4cc>)
 8003776:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800377a:	2a00      	cmp	r2, #0
 800377c:	f47f af54 	bne.w	8003628 <HAL_ADC_ConfigChannel+0x31c>
 8003780:	e7eb      	b.n	800375a <HAL_ADC_ConfigChannel+0x44e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003782:	4a16      	ldr	r2, [pc, #88]	@ (80037dc <HAL_ADC_ConfigChannel+0x4d0>)
 8003784:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003788:	2a00      	cmp	r2, #0
 800378a:	f47f af4d 	bne.w	8003628 <HAL_ADC_ConfigChannel+0x31c>
 800378e:	e7e4      	b.n	800375a <HAL_ADC_ConfigChannel+0x44e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003790:	4a11      	ldr	r2, [pc, #68]	@ (80037d8 <HAL_ADC_ConfigChannel+0x4cc>)
 8003792:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003796:	2a00      	cmp	r2, #0
 8003798:	f47f af07 	bne.w	80035aa <HAL_ADC_ConfigChannel+0x29e>
 800379c:	e7d1      	b.n	8003742 <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379e:	4a10      	ldr	r2, [pc, #64]	@ (80037e0 <HAL_ADC_ConfigChannel+0x4d4>)
 80037a0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80037a4:	2a00      	cmp	r2, #0
 80037a6:	f47f af3f 	bne.w	8003628 <HAL_ADC_ConfigChannel+0x31c>
 80037aa:	e7d6      	b.n	800375a <HAL_ADC_ConfigChannel+0x44e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ac:	4a0b      	ldr	r2, [pc, #44]	@ (80037dc <HAL_ADC_ConfigChannel+0x4d0>)
 80037ae:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80037b2:	2a00      	cmp	r2, #0
 80037b4:	f47f aef9 	bne.w	80035aa <HAL_ADC_ConfigChannel+0x29e>
 80037b8:	e7c3      	b.n	8003742 <HAL_ADC_ConfigChannel+0x436>
 80037ba:	bf00      	nop
 80037bc:	19200040 	.word	0x19200040
 80037c0:	1d500080 	.word	0x1d500080
 80037c4:	21800100 	.word	0x21800100
 80037c8:	25b00200 	.word	0x25b00200
 80037cc:	40022100 	.word	0x40022100
 80037d0:	2e300800 	.word	0x2e300800
 80037d4:	40022000 	.word	0x40022000
 80037d8:	32601000 	.word	0x32601000
 80037dc:	36902000 	.word	0x36902000
 80037e0:	47520000 	.word	0x47520000

080037e4 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037e4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80037ec:	689a      	ldr	r2, [r3, #8]
{
 80037ee:	b570      	push	{r4, r5, r6, lr}
 80037f0:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037f2:	d101      	bne.n	80037f8 <ADC_ConversionStop+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80037f4:	0716      	lsls	r6, r2, #28
 80037f6:	d540      	bpl.n	800387a <ADC_ConversionStop+0x96>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	0195      	lsls	r5, r2, #6
 80037fc:	d504      	bpl.n	8003808 <ADC_ConversionStop+0x24>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80037fe:	8aa0      	ldrh	r0, [r4, #20]
 8003800:	f240 1201 	movw	r2, #257	@ 0x101
 8003804:	4290      	cmp	r0, r2
 8003806:	d03a      	beq.n	800387e <ADC_ConversionStop+0x9a>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003808:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	d048      	beq.n	80038a0 <ADC_ConversionStop+0xbc>
 800380e:	0750      	lsls	r0, r2, #29
 8003810:	d508      	bpl.n	8003824 <ADC_ConversionStop+0x40>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	0792      	lsls	r2, r2, #30
 8003816:	d405      	bmi.n	8003824 <ADC_ConversionStop+0x40>
  MODIFY_REG(ADCx->CR,
 8003818:	6898      	ldr	r0, [r3, #8]
 800381a:	4a2d      	ldr	r2, [pc, #180]	@ (80038d0 <ADC_ConversionStop+0xec>)
 800381c:	4002      	ands	r2, r0
 800381e:	f042 0210 	orr.w	r2, r2, #16
 8003822:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003824:	2901      	cmp	r1, #1
 8003826:	d039      	beq.n	800389c <ADC_ConversionStop+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	0710      	lsls	r0, r2, #28
 800382c:	d508      	bpl.n	8003840 <ADC_ConversionStop+0x5c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	0792      	lsls	r2, r2, #30
 8003832:	d405      	bmi.n	8003840 <ADC_ConversionStop+0x5c>
  MODIFY_REG(ADCx->CR,
 8003834:	6898      	ldr	r0, [r3, #8]
 8003836:	4a26      	ldr	r2, [pc, #152]	@ (80038d0 <ADC_ConversionStop+0xec>)
 8003838:	4002      	ands	r2, r0
 800383a:	f042 0220 	orr.w	r2, r2, #32
 800383e:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003840:	2903      	cmp	r1, #3
 8003842:	d12b      	bne.n	800389c <ADC_ConversionStop+0xb8>
 8003844:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003846:	f7ff fcbf 	bl	80031c8 <HAL_GetTick>

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800384a:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800384c:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	421d      	tst	r5, r3
 8003852:	d012      	beq.n	800387a <ADC_ConversionStop+0x96>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003854:	f7ff fcb8 	bl	80031c8 <HAL_GetTick>
 8003858:	1b83      	subs	r3, r0, r6
 800385a:	2b05      	cmp	r3, #5
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800385c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800385e:	d9f6      	bls.n	800384e <ADC_ConversionStop+0x6a>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	422a      	tst	r2, r5
 8003864:	d0f3      	beq.n	800384e <ADC_ConversionStop+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003866:	6d63      	ldr	r3, [r4, #84]	@ 0x54
          return HAL_ERROR;
 8003868:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800386a:	f043 0310 	orr.w	r3, r3, #16
 800386e:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003870:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003872:	f043 0301 	orr.w	r3, r3, #1
 8003876:	65a3      	str	r3, [r4, #88]	@ 0x58

  }

  /* Return HAL status */
  return HAL_OK;
}
 8003878:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800387a:	2000      	movs	r0, #0
}
 800387c:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	0650      	lsls	r0, r2, #25
 8003882:	d406      	bmi.n	8003892 <ADC_ConversionStop+0xae>
 8003884:	4a13      	ldr	r2, [pc, #76]	@ (80038d4 <ADC_ConversionStop+0xf0>)
 8003886:	e001      	b.n	800388c <ADC_ConversionStop+0xa8>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003888:	3a01      	subs	r2, #1
 800388a:	d0ec      	beq.n	8003866 <ADC_ConversionStop+0x82>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800388c:	6819      	ldr	r1, [r3, #0]
 800388e:	0649      	lsls	r1, r1, #25
 8003890:	d5fa      	bpl.n	8003888 <ADC_ConversionStop+0xa4>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003892:	2240      	movs	r2, #64	@ 0x40
 8003894:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	0756      	lsls	r6, r2, #29
 800389a:	d40f      	bmi.n	80038bc <ADC_ConversionStop+0xd8>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800389c:	2504      	movs	r5, #4
 800389e:	e7d2      	b.n	8003846 <ADC_ConversionStop+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038a0:	0716      	lsls	r6, r2, #28
 80038a2:	d401      	bmi.n	80038a8 <ADC_ConversionStop+0xc4>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80038a4:	2508      	movs	r5, #8
 80038a6:	e7ce      	b.n	8003846 <ADC_ConversionStop+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	0795      	lsls	r5, r2, #30
 80038ac:	d4fa      	bmi.n	80038a4 <ADC_ConversionStop+0xc0>
  MODIFY_REG(ADCx->CR,
 80038ae:	6899      	ldr	r1, [r3, #8]
 80038b0:	4a07      	ldr	r2, [pc, #28]	@ (80038d0 <ADC_ConversionStop+0xec>)
 80038b2:	400a      	ands	r2, r1
 80038b4:	f042 0220 	orr.w	r2, r2, #32
 80038b8:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 80038ba:	e7f3      	b.n	80038a4 <ADC_ConversionStop+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038bc:	689a      	ldr	r2, [r3, #8]
 80038be:	0795      	lsls	r5, r2, #30
 80038c0:	d4ec      	bmi.n	800389c <ADC_ConversionStop+0xb8>
  MODIFY_REG(ADCx->CR,
 80038c2:	6899      	ldr	r1, [r3, #8]
 80038c4:	4a02      	ldr	r2, [pc, #8]	@ (80038d0 <ADC_ConversionStop+0xec>)
 80038c6:	400a      	ands	r2, r1
 80038c8:	f042 0210 	orr.w	r2, r2, #16
 80038cc:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80038ce:	e7e5      	b.n	800389c <ADC_ConversionStop+0xb8>
 80038d0:	7fffffc0 	.word	0x7fffffc0
 80038d4:	000cdc00 	.word	0x000cdc00

080038d8 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038d8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	07d1      	lsls	r1, r2, #31
 80038de:	d501      	bpl.n	80038e4 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038e0:	2000      	movs	r0, #0
}
 80038e2:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80038e4:	6899      	ldr	r1, [r3, #8]
 80038e6:	4a1d      	ldr	r2, [pc, #116]	@ (800395c <ADC_Enable+0x84>)
 80038e8:	4211      	tst	r1, r2
{
 80038ea:	b570      	push	{r4, r5, r6, lr}
 80038ec:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80038ee:	d12a      	bne.n	8003946 <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 80038f0:	6899      	ldr	r1, [r3, #8]
 80038f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003960 <ADC_Enable+0x88>)
 80038f4:	400a      	ands	r2, r1
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80038fc:	f7ff fc64 	bl	80031c8 <HAL_GetTick>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003900:	4a18      	ldr	r2, [pc, #96]	@ (8003964 <ADC_Enable+0x8c>)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003902:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003904:	4605      	mov	r5, r0
 8003906:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003908:	06d2      	lsls	r2, r2, #27
 800390a:	d002      	beq.n	8003912 <ADC_Enable+0x3a>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800390c:	4a16      	ldr	r2, [pc, #88]	@ (8003968 <ADC_Enable+0x90>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800390e:	4293      	cmp	r3, r2
 8003910:	d017      	beq.n	8003942 <ADC_Enable+0x6a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	07d6      	lsls	r6, r2, #31
 8003916:	d414      	bmi.n	8003942 <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 8003918:	4e11      	ldr	r6, [pc, #68]	@ (8003960 <ADC_Enable+0x88>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	07d0      	lsls	r0, r2, #31
 800391e:	d404      	bmi.n	800392a <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	4032      	ands	r2, r6
 8003924:	f042 0201 	orr.w	r2, r2, #1
 8003928:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800392a:	f7ff fc4d 	bl	80031c8 <HAL_GetTick>
 800392e:	1b43      	subs	r3, r0, r5
 8003930:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003932:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003934:	d902      	bls.n	800393c <ADC_Enable+0x64>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	07d1      	lsls	r1, r2, #31
 800393a:	d504      	bpl.n	8003946 <ADC_Enable+0x6e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	07d2      	lsls	r2, r2, #31
 8003940:	d5eb      	bpl.n	800391a <ADC_Enable+0x42>
  return HAL_OK;
 8003942:	2000      	movs	r0, #0
}
 8003944:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003946:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8003948:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394a:	f043 0310 	orr.w	r3, r3, #16
 800394e:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003950:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8003958:	bd70      	pop	{r4, r5, r6, pc}
 800395a:	bf00      	nop
 800395c:	8000003f 	.word	0x8000003f
 8003960:	7fffffc0 	.word	0x7fffffc0
 8003964:	40022300 	.word	0x40022300
 8003968:	40022100 	.word	0x40022100

0800396c <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800396c:	4b31      	ldr	r3, [pc, #196]	@ (8003a34 <HAL_ADC_Start+0xc8>)
{
 800396e:	b570      	push	{r4, r5, r6, lr}
 8003970:	689e      	ldr	r6, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003972:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003974:	689d      	ldr	r5, [r3, #8]
 8003976:	f015 0504 	ands.w	r5, r5, #4
 800397a:	d13f      	bne.n	80039fc <HAL_ADC_Start+0x90>
    __HAL_LOCK(hadc);
 800397c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003980:	4604      	mov	r4, r0
 8003982:	2b01      	cmp	r3, #1
 8003984:	d03a      	beq.n	80039fc <HAL_ADC_Start+0x90>
 8003986:	2301      	movs	r3, #1
 8003988:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800398c:	f7ff ffa4 	bl	80038d8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003990:	2800      	cmp	r0, #0
 8003992:	d135      	bne.n	8003a00 <HAL_ADC_Start+0x94>
      ADC_STATE_CLR_SET(hadc->State,
 8003994:	6d63      	ldr	r3, [r4, #84]	@ 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003996:	f006 061f 	and.w	r6, r6, #31
 800399a:	4a27      	ldr	r2, [pc, #156]	@ (8003a38 <HAL_ADC_Start+0xcc>)
 800399c:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800399e:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80039a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039a4:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039a6:	4a25      	ldr	r2, [pc, #148]	@ (8003a3c <HAL_ADC_Start+0xd0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d02c      	beq.n	8003a06 <HAL_ADC_Start+0x9a>
 80039ac:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039ae:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80039b0:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80039b4:	6562      	str	r2, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80039b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80039bc:	d037      	beq.n	8003a2e <HAL_ADC_Start+0xc2>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80039be:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80039c0:	f022 0206 	bic.w	r2, r2, #6
 80039c4:	65a2      	str	r2, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039c6:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039c8:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039ca:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80039cc:	f04f 0200 	mov.w	r2, #0
 80039d0:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039d4:	d01b      	beq.n	8003a0e <HAL_ADC_Start+0xa2>
 80039d6:	f240 2221 	movw	r2, #545	@ 0x221
 80039da:	40f2      	lsrs	r2, r6
 80039dc:	07d5      	lsls	r5, r2, #31
 80039de:	d416      	bmi.n	8003a0e <HAL_ADC_Start+0xa2>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80039e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039e6:	6563      	str	r3, [r4, #84]	@ 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039e8:	68cb      	ldr	r3, [r1, #12]
 80039ea:	019b      	lsls	r3, r3, #6
 80039ec:	d505      	bpl.n	80039fa <HAL_ADC_Start+0x8e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039ee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80039f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80039f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039f8:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80039fa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 80039fc:	2002      	movs	r0, #2
}
 80039fe:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8003a00:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
}
 8003a04:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a06:	490e      	ldr	r1, [pc, #56]	@ (8003a40 <HAL_ADC_Start+0xd4>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a08:	2e00      	cmp	r6, #0
 8003a0a:	d1d4      	bne.n	80039b6 <HAL_ADC_Start+0x4a>
 8003a0c:	e7cf      	b.n	80039ae <HAL_ADC_Start+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	0192      	lsls	r2, r2, #6
 8003a12:	d505      	bpl.n	8003a20 <HAL_ADC_Start+0xb4>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003a16:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003a1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a1e:	6562      	str	r2, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8003a20:	6899      	ldr	r1, [r3, #8]
 8003a22:	4a08      	ldr	r2, [pc, #32]	@ (8003a44 <HAL_ADC_Start+0xd8>)
 8003a24:	400a      	ands	r2, r1
 8003a26:	f042 0204 	orr.w	r2, r2, #4
 8003a2a:	609a      	str	r2, [r3, #8]
}
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8003a2e:	65a2      	str	r2, [r4, #88]	@ 0x58
 8003a30:	e7c9      	b.n	80039c6 <HAL_ADC_Start+0x5a>
 8003a32:	bf00      	nop
 8003a34:	40022300 	.word	0x40022300
 8003a38:	fffff0fe 	.word	0xfffff0fe
 8003a3c:	40022100 	.word	0x40022100
 8003a40:	40022000 	.word	0x40022000
 8003a44:	7fffffc0 	.word	0x7fffffc0

08003a48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a48:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a4a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	0795      	lsls	r5, r2, #30
 8003a50:	d502      	bpl.n	8003a58 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a52:	689b      	ldr	r3, [r3, #8]
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a54:	2000      	movs	r0, #0
}
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	689a      	ldr	r2, [r3, #8]
 8003a5a:	07d4      	lsls	r4, r2, #31
 8003a5c:	d5fa      	bpl.n	8003a54 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	4604      	mov	r4, r0
 8003a62:	f002 020d 	and.w	r2, r2, #13
 8003a66:	2a01      	cmp	r2, #1
 8003a68:	d009      	beq.n	8003a7e <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a6a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8003a6c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a6e:	f043 0310 	orr.w	r3, r3, #16
 8003a72:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a76:	f043 0301 	orr.w	r3, r3, #1
 8003a7a:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8003a7c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003a7e:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a80:	2103      	movs	r1, #3
 8003a82:	4a0d      	ldr	r2, [pc, #52]	@ (8003ab8 <ADC_Disable+0x70>)
 8003a84:	4002      	ands	r2, r0
 8003a86:	f042 0202 	orr.w	r2, r2, #2
 8003a8a:	609a      	str	r2, [r3, #8]
 8003a8c:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8003a8e:	f7ff fb9b 	bl	80031c8 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a92:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003a94:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	07d9      	lsls	r1, r3, #31
 8003a9a:	d403      	bmi.n	8003aa4 <ADC_Disable+0x5c>
 8003a9c:	e7da      	b.n	8003a54 <ADC_Disable+0xc>
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	07db      	lsls	r3, r3, #31
 8003aa2:	d5d7      	bpl.n	8003a54 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003aa4:	f7ff fb90 	bl	80031c8 <HAL_GetTick>
 8003aa8:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003aaa:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003aac:	2802      	cmp	r0, #2
 8003aae:	d9f6      	bls.n	8003a9e <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ab0:	689a      	ldr	r2, [r3, #8]
 8003ab2:	07d2      	lsls	r2, r2, #31
 8003ab4:	d5f3      	bpl.n	8003a9e <ADC_Disable+0x56>
 8003ab6:	e7d8      	b.n	8003a6a <ADC_Disable+0x22>
 8003ab8:	7fffffc0 	.word	0x7fffffc0

08003abc <HAL_ADC_DeInit>:
{
 8003abc:	b538      	push	{r3, r4, r5, lr}
  if (hadc == NULL)
 8003abe:	2800      	cmp	r0, #0
 8003ac0:	f000 80a6 	beq.w	8003c10 <HAL_ADC_DeInit+0x154>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003ac4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003ac6:	4604      	mov	r4, r0
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003ac8:	2103      	movs	r1, #3
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003aca:	f043 0302 	orr.w	r3, r3, #2
 8003ace:	6543      	str	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003ad0:	f7ff fe88 	bl	80037e4 <ADC_ConversionStop>
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8003ad4:	6823      	ldr	r3, [r4, #0]
  if (tmp_hal_status == HAL_OK)
 8003ad6:	4605      	mov	r5, r0
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003ade:	60da      	str	r2, [r3, #12]
  if (tmp_hal_status == HAL_OK)
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	f000 808c 	beq.w	8003bfe <HAL_ADC_DeInit+0x142>
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003ae6:	6859      	ldr	r1, [r3, #4]
 8003ae8:	4a4c      	ldr	r2, [pc, #304]	@ (8003c1c <HAL_ADC_DeInit+0x160>)
 8003aea:	400a      	ands	r2, r1
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8003aec:	f240 71ff 	movw	r1, #2047	@ 0x7ff
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003af0:	605a      	str	r2, [r3, #4]
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8003af2:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8003af4:	689a      	ldr	r2, [r3, #8]
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8003af6:	494a      	ldr	r1, [pc, #296]	@ (8003c20 <HAL_ADC_DeInit+0x164>)
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8003af8:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8003afc:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003b04:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	f002 2280 	and.w	r2, r2, #2147516416	@ 0x80008000
 8003b0c:	60da      	str	r2, [r3, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003b14:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8003b16:	691a      	ldr	r2, [r3, #16]
 8003b18:	4011      	ands	r1, r2
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003b1a:	4a42      	ldr	r2, [pc, #264]	@ (8003c24 <HAL_ADC_DeInit+0x168>)
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8003b1c:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8003b1e:	6959      	ldr	r1, [r3, #20]
 8003b20:	f001 4140 	and.w	r1, r1, #3221225472	@ 0xc0000000
 8003b24:	6159      	str	r1, [r3, #20]
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8003b26:	6999      	ldr	r1, [r3, #24]
 8003b28:	f001 4178 	and.w	r1, r1, #4160749568	@ 0xf8000000
 8003b2c:	6199      	str	r1, [r3, #24]
  CLEAR_BIT(hadc->Instance->LTR1, ADC_LTR_LT);
 8003b2e:	6a19      	ldr	r1, [r3, #32]
 8003b30:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003b34:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(hadc->Instance->HTR1, ADC_HTR_HT);
 8003b36:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003b38:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003b3c:	6259      	str	r1, [r3, #36]	@ 0x24
  CLEAR_BIT(hadc->Instance->LTR2, ADC_LTR_LT);
 8003b3e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003b42:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003b46:	f8c3 10b0 	str.w	r1, [r3, #176]	@ 0xb0
  CLEAR_BIT(hadc->Instance->HTR2, ADC_HTR_HT);
 8003b4a:	f8d3 10b4 	ldr.w	r1, [r3, #180]	@ 0xb4
 8003b4e:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003b52:	f8c3 10b4 	str.w	r1, [r3, #180]	@ 0xb4
  CLEAR_BIT(hadc->Instance->LTR3, ADC_LTR_LT);
 8003b56:	f8d3 10b8 	ldr.w	r1, [r3, #184]	@ 0xb8
 8003b5a:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003b5e:	f8c3 10b8 	str.w	r1, [r3, #184]	@ 0xb8
  CLEAR_BIT(hadc->Instance->HTR3, ADC_HTR_HT);
 8003b62:	f8d3 10bc 	ldr.w	r1, [r3, #188]	@ 0xbc
 8003b66:	f001 417c 	and.w	r1, r1, #4227858432	@ 0xfc000000
 8003b6a:	f8c3 10bc 	str.w	r1, [r3, #188]	@ 0xbc
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003b6e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b70:	400a      	ands	r2, r1
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8003b72:	492d      	ldr	r1, [pc, #180]	@ (8003c28 <HAL_ADC_DeInit+0x16c>)
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8003b74:	631a      	str	r2, [r3, #48]	@ 0x30
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8003b76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b78:	400a      	ands	r2, r1
 8003b7a:	635a      	str	r2, [r3, #52]	@ 0x34
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8003b7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b7e:	400a      	ands	r2, r1
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003b80:	492a      	ldr	r1, [pc, #168]	@ (8003c2c <HAL_ADC_DeInit+0x170>)
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8003b82:	639a      	str	r2, [r3, #56]	@ 0x38
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003b84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b86:	4011      	ands	r1, r2
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8003b88:	2200      	movs	r2, #0
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8003b8a:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8003b8c:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8003b8e:	661a      	str	r2, [r3, #96]	@ 0x60
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8003b90:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003b92:	665a      	str	r2, [r3, #100]	@ 0x64
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8003b94:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003b96:	669a      	str	r2, [r3, #104]	@ 0x68
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8003b98:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8003b9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8003b9c:	4924      	ldr	r1, [pc, #144]	@ (8003c30 <HAL_ADC_DeInit+0x174>)
 8003b9e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003ba2:	400a      	ands	r2, r1
 8003ba4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8003ba8:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8003bac:	400a      	ands	r2, r1
 8003bae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8003bb2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003bb6:	400a      	ands	r2, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bb8:	491e      	ldr	r1, [pc, #120]	@ (8003c34 <HAL_ADC_DeInit+0x178>)
 8003bba:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8003bbe:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8003bc2:	f002 22f8 	and.w	r2, r2, #4160813056	@ 0xf800f800
 8003bc6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8003bca:	688b      	ldr	r3, [r1, #8]
 8003bcc:	f013 0f01 	tst.w	r3, #1
 8003bd0:	4b19      	ldr	r3, [pc, #100]	@ (8003c38 <HAL_ADC_DeInit+0x17c>)
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	d008      	beq.n	8003be8 <HAL_ADC_DeInit+0x12c>
  ADC_CLEAR_ERRORCODE(hadc);
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4628      	mov	r0, r5
  ADC_CLEAR_ERRORCODE(hadc);
 8003bda:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8003bdc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hadc->State = HAL_ADC_STATE_RESET;
 8003be0:	6563      	str	r3, [r4, #84]	@ 0x54
  hadc->InjectionConfig.ContextQueue = 0;
 8003be2:	e9c4 3317 	strd	r3, r3, [r4, #92]	@ 0x5c
}
 8003be6:	bd38      	pop	{r3, r4, r5, pc}
 8003be8:	07db      	lsls	r3, r3, #31
 8003bea:	d4f4      	bmi.n	8003bd6 <HAL_ADC_DeInit+0x11a>
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8003bec:	4a13      	ldr	r2, [pc, #76]	@ (8003c3c <HAL_ADC_DeInit+0x180>)
    HAL_ADC_MspDeInit(hadc);
 8003bee:	4620      	mov	r0, r4
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8003bf0:	4b13      	ldr	r3, [pc, #76]	@ (8003c40 <HAL_ADC_DeInit+0x184>)
 8003bf2:	6891      	ldr	r1, [r2, #8]
 8003bf4:	400b      	ands	r3, r1
 8003bf6:	6093      	str	r3, [r2, #8]
    HAL_ADC_MspDeInit(hadc);
 8003bf8:	f7ff f988 	bl	8002f0c <HAL_ADC_MspDeInit>
 8003bfc:	e7eb      	b.n	8003bd6 <HAL_ADC_DeInit+0x11a>
    tmp_hal_status = ADC_Disable(hadc);
 8003bfe:	4620      	mov	r0, r4
 8003c00:	f7ff ff22 	bl	8003a48 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003c04:	4605      	mov	r5, r0
 8003c06:	b930      	cbnz	r0, 8003c16 <HAL_ADC_DeInit+0x15a>
      hadc->State = HAL_ADC_STATE_READY;
 8003c08:	2201      	movs	r2, #1
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003c0a:	6823      	ldr	r3, [r4, #0]
      hadc->State = HAL_ADC_STATE_READY;
 8003c0c:	6562      	str	r2, [r4, #84]	@ 0x54
 8003c0e:	e76a      	b.n	8003ae6 <HAL_ADC_DeInit+0x2a>
    return HAL_ERROR;
 8003c10:	2501      	movs	r5, #1
}
 8003c12:	4628      	mov	r0, r5
 8003c14:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8003c16:	6823      	ldr	r3, [r4, #0]
 8003c18:	e765      	b.n	8003ae6 <HAL_ADC_DeInit+0x2a>
 8003c1a:	bf00      	nop
 8003c1c:	fffff800 	.word	0xfffff800
 8003c20:	fc00f81c 	.word	0xfc00f81c
 8003c24:	e0820830 	.word	0xe0820830
 8003c28:	e0820820 	.word	0xe0820820
 8003c2c:	fffff820 	.word	0xfffff820
 8003c30:	fff00000 	.word	0xfff00000
 8003c34:	40022000 	.word	0x40022000
 8003c38:	40022100 	.word	0x40022100
 8003c3c:	40022300 	.word	0x40022300
 8003c40:	fe0030e0 	.word	0xfe0030e0

08003c44 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8003c44:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d01b      	beq.n	8003c84 <HAL_ADC_Stop+0x40>
 8003c4c:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003c4e:	2103      	movs	r1, #3
{
 8003c50:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8003c52:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003c56:	4604      	mov	r4, r0
 8003c58:	f7ff fdc4 	bl	80037e4 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003c5c:	b118      	cbz	r0, 8003c66 <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8003c5e:	2300      	movs	r3, #0
 8003c60:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8003c64:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8003c66:	4620      	mov	r0, r4
 8003c68:	f7ff feee 	bl	8003a48 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003c6c:	2800      	cmp	r0, #0
 8003c6e:	d1f6      	bne.n	8003c5e <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8003c70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c72:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <HAL_ADC_Stop+0x44>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	f043 0301 	orr.w	r3, r3, #1
 8003c7a:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8003c82:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8003c84:	2002      	movs	r0, #2
}
 8003c86:	4770      	bx	lr
 8003c88:	ffffeefe 	.word	0xffffeefe

08003c8c <ADC_ConfigureBoostMode>:
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003c8c:	4b44      	ldr	r3, [pc, #272]	@ (8003da0 <ADC_ConfigureBoostMode+0x114>)
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
{
 8003c94:	b510      	push	{r4, lr}
 8003c96:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003c98:	d01b      	beq.n	8003cd2 <ADC_ConfigureBoostMode+0x46>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003c9a:	f005 fbb3 	bl	8009404 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003c9e:	6862      	ldr	r2, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8003ca0:	4603      	mov	r3, r0
    switch (hadc->Init.ClockPrescaler)
 8003ca2:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8003ca6:	d070      	beq.n	8003d8a <ADC_ConfigureBoostMode+0xfe>
 8003ca8:	f5b2 3f40 	cmp.w	r2, #196608	@ 0x30000
 8003cac:	d055      	beq.n	8003d5a <ADC_ConfigureBoostMode+0xce>
 8003cae:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003cb2:	d06a      	beq.n	8003d8a <ADC_ConfigureBoostMode+0xfe>
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
  if (freq <= 6250000UL)
 8003cb4:	4a3b      	ldr	r2, [pc, #236]	@ (8003da4 <ADC_ConfigureBoostMode+0x118>)
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
  }
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003cb6:	6821      	ldr	r1, [r4, #0]
  if (freq <= 6250000UL)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d920      	bls.n	8003cfe <ADC_ConfigureBoostMode+0x72>
  else if (freq <= 12500000UL)
 8003cbc:	4a3a      	ldr	r2, [pc, #232]	@ (8003da8 <ADC_ConfigureBoostMode+0x11c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d944      	bls.n	8003d4c <ADC_ConfigureBoostMode+0xc0>
  else if (freq <= 25000000UL)
 8003cc2:	4a3a      	ldr	r2, [pc, #232]	@ (8003dac <ADC_ConfigureBoostMode+0x120>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d957      	bls.n	8003d78 <ADC_ConfigureBoostMode+0xec>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003cc8:	688b      	ldr	r3, [r1, #8]
 8003cca:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003cce:	608b      	str	r3, [r1, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003cd0:	bd10      	pop	{r4, pc}
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003cd2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	f006 fde6 	bl	800a8a8 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003cdc:	6862      	ldr	r2, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003cde:	4603      	mov	r3, r0
    switch (hadc->Init.ClockPrescaler)
 8003ce0:	f5b2 1f10 	cmp.w	r2, #2359296	@ 0x240000
 8003ce4:	d059      	beq.n	8003d9a <ADC_ConfigureBoostMode+0x10e>
 8003ce6:	d90f      	bls.n	8003d08 <ADC_ConfigureBoostMode+0x7c>
 8003ce8:	f5b2 1f20 	cmp.w	r2, #2621440	@ 0x280000
 8003cec:	d03b      	beq.n	8003d66 <ADC_ConfigureBoostMode+0xda>
 8003cee:	f5b2 1f30 	cmp.w	r2, #2883584	@ 0x2c0000
 8003cf2:	d1df      	bne.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
  if (freq <= 6250000UL)
 8003cf4:	4a2b      	ldr	r2, [pc, #172]	@ (8003da4 <ADC_ConfigureBoostMode+0x118>)
 8003cf6:	ebb2 2f10 	cmp.w	r2, r0, lsr #8
 8003cfa:	d326      	bcc.n	8003d4a <ADC_ConfigureBoostMode+0xbe>
 8003cfc:	6821      	ldr	r1, [r4, #0]
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003cfe:	688b      	ldr	r3, [r1, #8]
 8003d00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d04:	608b      	str	r3, [r1, #8]
}
 8003d06:	bd10      	pop	{r4, pc}
    switch (hadc->Init.ClockPrescaler)
 8003d08:	f5b2 1fe0 	cmp.w	r2, #1835008	@ 0x1c0000
 8003d0c:	d03b      	beq.n	8003d86 <ADC_ConfigureBoostMode+0xfa>
 8003d0e:	d904      	bls.n	8003d1a <ADC_ConfigureBoostMode+0x8e>
 8003d10:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 8003d14:	d1ce      	bne.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
        freq /= 32UL;
 8003d16:	0943      	lsrs	r3, r0, #5
        break;
 8003d18:	e7cc      	b.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
    switch (hadc->Init.ClockPrescaler)
 8003d1a:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8003d1e:	d006      	beq.n	8003d2e <ADC_ConfigureBoostMode+0xa2>
 8003d20:	d90a      	bls.n	8003d38 <ADC_ConfigureBoostMode+0xac>
 8003d22:	f5b2 1fa0 	cmp.w	r2, #1310720	@ 0x140000
 8003d26:	d002      	beq.n	8003d2e <ADC_ConfigureBoostMode+0xa2>
 8003d28:	f5b2 1fc0 	cmp.w	r2, #1572864	@ 0x180000
 8003d2c:	d1c2      	bne.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003d2e:	0c92      	lsrs	r2, r2, #18
 8003d30:	0052      	lsls	r2, r2, #1
 8003d32:	fbb3 f3f2 	udiv	r3, r3, r2
        break;
 8003d36:	e7bd      	b.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
    switch (hadc->Init.ClockPrescaler)
 8003d38:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8003d3c:	d0f7      	beq.n	8003d2e <ADC_ConfigureBoostMode+0xa2>
 8003d3e:	f422 2100 	bic.w	r1, r2, #524288	@ 0x80000
 8003d42:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
 8003d46:	d0f2      	beq.n	8003d2e <ADC_ConfigureBoostMode+0xa2>
 8003d48:	e7b4      	b.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
 8003d4a:	6821      	ldr	r1, [r4, #0]
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003d4c:	688b      	ldr	r3, [r1, #8]
 8003d4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d56:	608b      	str	r3, [r1, #8]
}
 8003d58:	bd10      	pop	{r4, pc}
        freq /= 4UL;
 8003d5a:	0883      	lsrs	r3, r0, #2
  if (freq <= 6250000UL)
 8003d5c:	4a11      	ldr	r2, [pc, #68]	@ (8003da4 <ADC_ConfigureBoostMode+0x118>)
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003d5e:	6821      	ldr	r1, [r4, #0]
  if (freq <= 6250000UL)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d9cc      	bls.n	8003cfe <ADC_ConfigureBoostMode+0x72>
 8003d64:	e7aa      	b.n	8003cbc <ADC_ConfigureBoostMode+0x30>
 8003d66:	4a0f      	ldr	r2, [pc, #60]	@ (8003da4 <ADC_ConfigureBoostMode+0x118>)
        freq /= 128UL;
 8003d68:	09c1      	lsrs	r1, r0, #7
  if (freq <= 6250000UL)
 8003d6a:	ebb2 1fd0 	cmp.w	r2, r0, lsr #7
 8003d6e:	d2c5      	bcs.n	8003cfc <ADC_ConfigureBoostMode+0x70>
  else if (freq <= 12500000UL)
 8003d70:	4b0d      	ldr	r3, [pc, #52]	@ (8003da8 <ADC_ConfigureBoostMode+0x11c>)
 8003d72:	4299      	cmp	r1, r3
 8003d74:	d9e9      	bls.n	8003d4a <ADC_ConfigureBoostMode+0xbe>
 8003d76:	6821      	ldr	r1, [r4, #0]
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003d78:	688b      	ldr	r3, [r1, #8]
 8003d7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d82:	608b      	str	r3, [r1, #8]
}
 8003d84:	bd10      	pop	{r4, pc}
        freq /= 16UL;
 8003d86:	0903      	lsrs	r3, r0, #4
        break;
 8003d88:	e794      	b.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003d8a:	0c12      	lsrs	r2, r2, #16
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003d8c:	6821      	ldr	r1, [r4, #0]
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003d8e:	fbb3 f3f2 	udiv	r3, r3, r2
  if (freq <= 6250000UL)
 8003d92:	4a04      	ldr	r2, [pc, #16]	@ (8003da4 <ADC_ConfigureBoostMode+0x118>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d9b2      	bls.n	8003cfe <ADC_ConfigureBoostMode+0x72>
 8003d98:	e790      	b.n	8003cbc <ADC_ConfigureBoostMode+0x30>
        freq /= 64UL;
 8003d9a:	0983      	lsrs	r3, r0, #6
        break;
 8003d9c:	e78a      	b.n	8003cb4 <ADC_ConfigureBoostMode+0x28>
 8003d9e:	bf00      	nop
 8003da0:	40022300 	.word	0x40022300
 8003da4:	00bebc21 	.word	0x00bebc21
 8003da8:	017d7841 	.word	0x017d7841
 8003dac:	02faf081 	.word	0x02faf081

08003db0 <HAL_ADC_Init>:
{
 8003db0:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8003db2:	2300      	movs	r3, #0
{
 8003db4:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003db6:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8003db8:	2800      	cmp	r0, #0
 8003dba:	f000 8098 	beq.w	8003eee <HAL_ADC_Init+0x13e>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003dbe:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	2d00      	cmp	r5, #0
 8003dc4:	f000 8099 	beq.w	8003efa <HAL_ADC_Init+0x14a>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003dc8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003dca:	6893      	ldr	r3, [r2, #8]
 8003dcc:	0098      	lsls	r0, r3, #2
 8003dce:	d503      	bpl.n	8003dd8 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003dd0:	6891      	ldr	r1, [r2, #8]
 8003dd2:	4b60      	ldr	r3, [pc, #384]	@ (8003f54 <HAL_ADC_Init+0x1a4>)
 8003dd4:	400b      	ands	r3, r1
 8003dd6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003dd8:	6893      	ldr	r3, [r2, #8]
 8003dda:	00d9      	lsls	r1, r3, #3
 8003ddc:	d416      	bmi.n	8003e0c <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dde:	4b5e      	ldr	r3, [pc, #376]	@ (8003f58 <HAL_ADC_Init+0x1a8>)
 8003de0:	495e      	ldr	r1, [pc, #376]	@ (8003f5c <HAL_ADC_Init+0x1ac>)
 8003de2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003de4:	6890      	ldr	r0, [r2, #8]
 8003de6:	099b      	lsrs	r3, r3, #6
 8003de8:	fba1 1303 	umull	r1, r3, r1, r3
 8003dec:	495c      	ldr	r1, [pc, #368]	@ (8003f60 <HAL_ADC_Init+0x1b0>)
 8003dee:	099b      	lsrs	r3, r3, #6
 8003df0:	4001      	ands	r1, r0
 8003df2:	3301      	adds	r3, #1
 8003df4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003df8:	6091      	str	r1, [r2, #8]
 8003dfa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003dfc:	9b01      	ldr	r3, [sp, #4]
 8003dfe:	b12b      	cbz	r3, 8003e0c <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8003e00:	9b01      	ldr	r3, [sp, #4]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003e06:	9b01      	ldr	r3, [sp, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1f9      	bne.n	8003e00 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e0c:	6893      	ldr	r3, [r2, #8]
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	d471      	bmi.n	8003ef6 <HAL_ADC_Init+0x146>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e12:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8003e14:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e16:	f043 0310 	orr.w	r3, r3, #16
 8003e1a:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003e1e:	432b      	orrs	r3, r5
 8003e20:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e22:	6893      	ldr	r3, [r2, #8]
 8003e24:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003e2a:	d15c      	bne.n	8003ee6 <HAL_ADC_Init+0x136>
 8003e2c:	06de      	lsls	r6, r3, #27
 8003e2e:	d45a      	bmi.n	8003ee6 <HAL_ADC_Init+0x136>
    ADC_STATE_CLR_SET(hadc->State,
 8003e30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003e32:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003e36:	f043 0302 	orr.w	r3, r3, #2
 8003e3a:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e3c:	6893      	ldr	r3, [r2, #8]
 8003e3e:	07d8      	lsls	r0, r3, #31
 8003e40:	d408      	bmi.n	8003e54 <HAL_ADC_Init+0xa4>
 8003e42:	4b48      	ldr	r3, [pc, #288]	@ (8003f64 <HAL_ADC_Init+0x1b4>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f013 0f01 	tst.w	r3, #1
 8003e4a:	4b47      	ldr	r3, [pc, #284]	@ (8003f68 <HAL_ADC_Init+0x1b8>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	d101      	bne.n	8003e54 <HAL_ADC_Init+0xa4>
 8003e50:	07d9      	lsls	r1, r3, #31
 8003e52:	d565      	bpl.n	8003f20 <HAL_ADC_Init+0x170>
                hadc->Init.Overrun                                                    |
 8003e54:	68a0      	ldr	r0, [r4, #8]
 8003e56:	6b23      	ldr	r3, [r4, #48]	@ 0x30
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003e58:	7f21      	ldrb	r1, [r4, #28]
                hadc->Init.Overrun                                                    |
 8003e5a:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e5c:	7d60      	ldrb	r0, [r4, #21]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e5e:	2901      	cmp	r1, #1
                hadc->Init.Overrun                                                    |
 8003e60:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e68:	d055      	beq.n	8003f16 <HAL_ADC_Init+0x166>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e6a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003e6c:	b121      	cbz	r1, 8003e78 <HAL_ADC_Init+0xc8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e6e:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003e72:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003e74:	4301      	orrs	r1, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e76:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003e78:	68d0      	ldr	r0, [r2, #12]
 8003e7a:	493c      	ldr	r1, [pc, #240]	@ (8003f6c <HAL_ADC_Init+0x1bc>)
 8003e7c:	4001      	ands	r1, r0
 8003e7e:	4319      	orrs	r1, r3
 8003e80:	60d1      	str	r1, [r2, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e82:	6893      	ldr	r3, [r2, #8]
 8003e84:	f013 0f04 	tst.w	r3, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e88:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e8a:	d11c      	bne.n	8003ec6 <HAL_ADC_Init+0x116>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e8c:	071b      	lsls	r3, r3, #28
 8003e8e:	d41a      	bmi.n	8003ec6 <HAL_ADC_Init+0x116>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e90:	68d0      	ldr	r0, [r2, #12]
 8003e92:	4b37      	ldr	r3, [pc, #220]	@ (8003f70 <HAL_ADC_Init+0x1c0>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e94:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e96:	4003      	ands	r3, r0
 8003e98:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 8003e9c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003e9e:	430b      	orrs	r3, r1
 8003ea0:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8003ea2:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d042      	beq.n	8003f30 <HAL_ADC_Init+0x180>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003eaa:	6913      	ldr	r3, [r2, #16]
 8003eac:	f023 0301 	bic.w	r3, r3, #1
 8003eb0:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003eb2:	6913      	ldr	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8003eb4:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003eb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003eb8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003ebc:	430b      	orrs	r3, r1
 8003ebe:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8003ec0:	f7ff fee4 	bl	8003c8c <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ec4:	6822      	ldr	r2, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ec6:	68e3      	ldr	r3, [r4, #12]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d01c      	beq.n	8003f06 <HAL_ADC_Init+0x156>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ecc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003ece:	f023 030f 	bic.w	r3, r3, #15
 8003ed2:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ed4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 8003ed6:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ed8:	f023 0303 	bic.w	r3, r3, #3
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8003ee2:	b002      	add	sp, #8
 8003ee4:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003ee8:	f043 0310 	orr.w	r3, r3, #16
 8003eec:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8003eee:	2501      	movs	r5, #1
}
 8003ef0:	4628      	mov	r0, r5
 8003ef2:	b002      	add	sp, #8
 8003ef4:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ef6:	2500      	movs	r5, #0
 8003ef8:	e793      	b.n	8003e22 <HAL_ADC_Init+0x72>
    HAL_ADC_MspInit(hadc);
 8003efa:	f7fe ffad 	bl	8002e58 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003efe:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8003f00:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8003f04:	e760      	b.n	8003dc8 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003f06:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003f08:	69a3      	ldr	r3, [r4, #24]
 8003f0a:	f021 010f 	bic.w	r1, r1, #15
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	430b      	orrs	r3, r1
 8003f12:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f14:	e7de      	b.n	8003ed4 <HAL_ADC_Init+0x124>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f16:	6a21      	ldr	r1, [r4, #32]
 8003f18:	3901      	subs	r1, #1
 8003f1a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003f1e:	e7a4      	b.n	8003e6a <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003f20:	4914      	ldr	r1, [pc, #80]	@ (8003f74 <HAL_ADC_Init+0x1c4>)
 8003f22:	6860      	ldr	r0, [r4, #4]
 8003f24:	688b      	ldr	r3, [r1, #8]
 8003f26:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8003f2a:	4303      	orrs	r3, r0
 8003f2c:	608b      	str	r3, [r1, #8]
}
 8003f2e:	e791      	b.n	8003e54 <HAL_ADC_Init+0xa4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003f30:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	@ 0x3c
 8003f34:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8003f36:	3901      	subs	r1, #1
 8003f38:	6910      	ldr	r0, [r2, #16]
 8003f3a:	4333      	orrs	r3, r6
 8003f3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8003f40:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003f42:	430b      	orrs	r3, r1
 8003f44:	490c      	ldr	r1, [pc, #48]	@ (8003f78 <HAL_ADC_Init+0x1c8>)
 8003f46:	4001      	ands	r1, r0
 8003f48:	430b      	orrs	r3, r1
 8003f4a:	f043 0301 	orr.w	r3, r3, #1
 8003f4e:	6113      	str	r3, [r2, #16]
 8003f50:	e7af      	b.n	8003eb2 <HAL_ADC_Init+0x102>
 8003f52:	bf00      	nop
 8003f54:	5fffffc0 	.word	0x5fffffc0
 8003f58:	2400000c 	.word	0x2400000c
 8003f5c:	053e2d63 	.word	0x053e2d63
 8003f60:	6fffffc0 	.word	0x6fffffc0
 8003f64:	40022000 	.word	0x40022000
 8003f68:	40022100 	.word	0x40022100
 8003f6c:	fff0c003 	.word	0xfff0c003
 8003f70:	ffffbffc 	.word	0xffffbffc
 8003f74:	40022300 	.word	0x40022300
 8003f78:	fc00f81e 	.word	0xfc00f81e

08003f7c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003f7e:	2300      	movs	r3, #0
{
 8003f80:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8003f82:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f84:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d040      	beq.n	800400e <HAL_ADCEx_Calibration_Start+0x92>
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	4604      	mov	r4, r0
 8003f90:	460e      	mov	r6, r1
 8003f92:	4615      	mov	r5, r2
 8003f94:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003f98:	f7ff fd56 	bl	8003a48 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003f9c:	b9e8      	cbnz	r0, 8003fda <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f9e:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8003fa0:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 8003fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8004014 <HAL_ADCEx_Calibration_Start+0x98>)
 8003fa6:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003faa:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8003fac:	403b      	ands	r3, r7
 8003fae:	f043 0302 	orr.w	r3, r3, #2
 8003fb2:	6563      	str	r3, [r4, #84]	@ 0x54
 8003fb4:	4b18      	ldr	r3, [pc, #96]	@ (8004018 <HAL_ADCEx_Calibration_Start+0x9c>)
 8003fb6:	68ae      	ldr	r6, [r5, #8]
 8003fb8:	4033      	ands	r3, r6
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	430b      	orrs	r3, r1
 8003fbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003fc2:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003fc4:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003fc6:	4a15      	ldr	r2, [pc, #84]	@ (800401c <HAL_ADCEx_Calibration_Start+0xa0>)
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	db0f      	blt.n	8003fec <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fcc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003fce:	f023 0303 	bic.w	r3, r3, #3
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	6563      	str	r3, [r4, #84]	@ 0x54
 8003fd8:	e003      	b.n	8003fe2 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fda:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003fdc:	f043 0310 	orr.w	r3, r3, #16
 8003fe0:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8003fe8:	b003      	add	sp, #12
 8003fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8003fec:	9b01      	ldr	r3, [sp, #4]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003ff2:	9b01      	ldr	r3, [sp, #4]
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d3e5      	bcc.n	8003fc4 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8003ff8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 8003ffa:	2200      	movs	r2, #0
        return HAL_ERROR;
 8003ffc:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8003ffe:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004002:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8004006:	f043 0310 	orr.w	r3, r3, #16
 800400a:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 800400c:	e7ec      	b.n	8003fe8 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 800400e:	2002      	movs	r0, #2
}
 8004010:	b003      	add	sp, #12
 8004012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004014:	ffffeefd 	.word	0xffffeefd
 8004018:	3ffeffc0 	.word	0x3ffeffc0
 800401c:	25c3f800 	.word	0x25c3f800

08004020 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004020:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004022:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
{
 8004026:	b09a      	sub	sp, #104	@ 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004028:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800402a:	2a01      	cmp	r2, #1
 800402c:	d03c      	beq.n	80040a8 <HAL_ADCEx_MultiModeConfigChannel+0x88>
 800402e:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004030:	4d28      	ldr	r5, [pc, #160]	@ (80040d4 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004032:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004034:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004036:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004038:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800403a:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 800403c:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004040:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004042:	d008      	beq.n	8004056 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004044:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004046:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800404a:	f041 0120 	orr.w	r1, r1, #32
 800404e:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004050:	b01a      	add	sp, #104	@ 0x68
 8004052:	bcf0      	pop	{r4, r5, r6, r7}
 8004054:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004056:	4a20      	ldr	r2, [pc, #128]	@ (80040d8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8004058:	6890      	ldr	r0, [r2, #8]
 800405a:	0740      	lsls	r0, r0, #29
 800405c:	d50b      	bpl.n	8004076 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800405e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004060:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8004062:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004064:	f042 0220 	orr.w	r2, r2, #32
 8004068:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8004070:	b01a      	add	sp, #104	@ 0x68
 8004072:	bcf0      	pop	{r4, r5, r6, r7}
 8004074:	4770      	bx	lr
 8004076:	68a0      	ldr	r0, [r4, #8]
 8004078:	0745      	lsls	r5, r0, #29
 800407a:	d4f1      	bmi.n	8004060 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800407c:	b1c6      	cbz	r6, 80040b0 <HAL_ADCEx_MultiModeConfigChannel+0x90>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800407e:	4f17      	ldr	r7, [pc, #92]	@ (80040dc <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8004080:	684d      	ldr	r5, [r1, #4]
 8004082:	68b8      	ldr	r0, [r7, #8]
 8004084:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8004088:	4328      	orrs	r0, r5
 800408a:	60b8      	str	r0, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800408c:	68a0      	ldr	r0, [r4, #8]
 800408e:	6892      	ldr	r2, [r2, #8]
 8004090:	07c0      	lsls	r0, r0, #31
 8004092:	d41c      	bmi.n	80040ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004094:	07d2      	lsls	r2, r2, #31
 8004096:	d41a      	bmi.n	80040ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
        MODIFY_REG(tmpADC_Common->CCR,
 8004098:	688a      	ldr	r2, [r1, #8]
 800409a:	68b8      	ldr	r0, [r7, #8]
 800409c:	4910      	ldr	r1, [pc, #64]	@ (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 800409e:	4332      	orrs	r2, r6
 80040a0:	4001      	ands	r1, r0
 80040a2:	430a      	orrs	r2, r1
 80040a4:	60ba      	str	r2, [r7, #8]
 80040a6:	e012      	b.n	80040ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
  __HAL_LOCK(hadc);
 80040a8:	2002      	movs	r0, #2
}
 80040aa:	b01a      	add	sp, #104	@ 0x68
 80040ac:	bcf0      	pop	{r4, r5, r6, r7}
 80040ae:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80040b0:	480a      	ldr	r0, [pc, #40]	@ (80040dc <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80040b2:	6881      	ldr	r1, [r0, #8]
 80040b4:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 80040b8:	6081      	str	r1, [r0, #8]
 80040ba:	68a1      	ldr	r1, [r4, #8]
 80040bc:	6892      	ldr	r2, [r2, #8]
 80040be:	07cd      	lsls	r5, r1, #31
 80040c0:	d405      	bmi.n	80040ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80040c2:	07d4      	lsls	r4, r2, #31
 80040c4:	d403      	bmi.n	80040ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80040c6:	6881      	ldr	r1, [r0, #8]
 80040c8:	4a05      	ldr	r2, [pc, #20]	@ (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80040ca:	400a      	ands	r2, r1
 80040cc:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040ce:	2000      	movs	r0, #0
 80040d0:	e7cb      	b.n	800406a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80040d2:	bf00      	nop
 80040d4:	40022000 	.word	0x40022000
 80040d8:	40022100 	.word	0x40022100
 80040dc:	40022300 	.word	0x40022300
 80040e0:	fffff0e0 	.word	0xfffff0e0

080040e4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040e4:	4906      	ldr	r1, [pc, #24]	@ (8004100 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040e6:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040ea:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80040ec:	4b05      	ldr	r3, [pc, #20]	@ (8004104 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040ee:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040f0:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040f4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040f8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80040fa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80040fc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80040fe:	4770      	bx	lr
 8004100:	e000ed00 	.word	0xe000ed00
 8004104:	05fa0000 	.word	0x05fa0000

08004108 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004108:	4b1a      	ldr	r3, [pc, #104]	@ (8004174 <HAL_NVIC_SetPriority+0x6c>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004110:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004112:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004116:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800411a:	f1be 0f04 	cmp.w	lr, #4
 800411e:	bf28      	it	cs
 8004120:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004124:	f1bc 0f06 	cmp.w	ip, #6
 8004128:	d91a      	bls.n	8004160 <HAL_NVIC_SetPriority+0x58>
 800412a:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800412e:	f04f 33ff 	mov.w	r3, #4294967295
 8004132:	fa03 f30c 	lsl.w	r3, r3, ip
 8004136:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800413a:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 800413e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004140:	fa03 f30e 	lsl.w	r3, r3, lr
 8004144:	ea21 0303 	bic.w	r3, r1, r3
 8004148:	fa03 f30c 	lsl.w	r3, r3, ip
 800414c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004150:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004154:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004156:	db06      	blt.n	8004166 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004158:	4a07      	ldr	r2, [pc, #28]	@ (8004178 <HAL_NVIC_SetPriority+0x70>)
 800415a:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800415c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004160:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004162:	4694      	mov	ip, r2
 8004164:	e7e9      	b.n	800413a <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004166:	f000 000f 	and.w	r0, r0, #15
 800416a:	4a04      	ldr	r2, [pc, #16]	@ (800417c <HAL_NVIC_SetPriority+0x74>)
 800416c:	5413      	strb	r3, [r2, r0]
 800416e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004172:	bf00      	nop
 8004174:	e000ed00 	.word	0xe000ed00
 8004178:	e000e400 	.word	0xe000e400
 800417c:	e000ed14 	.word	0xe000ed14

08004180 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004180:	2800      	cmp	r0, #0
 8004182:	db07      	blt.n	8004194 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004184:	2301      	movs	r3, #1
 8004186:	f000 011f 	and.w	r1, r0, #31
 800418a:	4a03      	ldr	r2, [pc, #12]	@ (8004198 <HAL_NVIC_EnableIRQ+0x18>)
 800418c:	0940      	lsrs	r0, r0, #5
 800418e:	408b      	lsls	r3, r1
 8004190:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	e000e100 	.word	0xe000e100

0800419c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800419c:	2800      	cmp	r0, #0
 800419e:	db0c      	blt.n	80041ba <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041a0:	0943      	lsrs	r3, r0, #5
 80041a2:	2201      	movs	r2, #1
 80041a4:	f000 001f 	and.w	r0, r0, #31
 80041a8:	4904      	ldr	r1, [pc, #16]	@ (80041bc <HAL_NVIC_DisableIRQ+0x20>)
 80041aa:	3320      	adds	r3, #32
 80041ac:	4082      	lsls	r2, r0
 80041ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80041b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80041b6:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80041ba:	4770      	bx	lr
 80041bc:	e000e100 	.word	0xe000e100

080041c0 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80041c0:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80041c4:	4905      	ldr	r1, [pc, #20]	@ (80041dc <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80041c6:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80041c8:	68ca      	ldr	r2, [r1, #12]
 80041ca:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60cb      	str	r3, [r1, #12]
 80041d2:	f3bf 8f4f 	dsb	sy
    __NOP();
 80041d6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80041d8:	e7fd      	b.n	80041d6 <HAL_NVIC_SystemReset+0x16>
 80041da:	bf00      	nop
 80041dc:	e000ed00 	.word	0xe000ed00
 80041e0:	05fa0004 	.word	0x05fa0004

080041e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041e4:	1e43      	subs	r3, r0, #1
 80041e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041ea:	d301      	bcc.n	80041f0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041ec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80041ee:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041f0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041f4:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041f6:	4905      	ldr	r1, [pc, #20]	@ (800420c <HAL_SYSTICK_Config+0x28>)
 80041f8:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041fc:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041fe:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004200:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004204:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004206:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	e000ed00 	.word	0xe000ed00

08004210 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004210:	2800      	cmp	r0, #0
 8004212:	db08      	blt.n	8004226 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004214:	0943      	lsrs	r3, r0, #5
 8004216:	2201      	movs	r2, #1
 8004218:	f000 001f 	and.w	r0, r0, #31
 800421c:	4902      	ldr	r1, [pc, #8]	@ (8004228 <HAL_NVIC_ClearPendingIRQ+0x18>)
 800421e:	3360      	adds	r3, #96	@ 0x60
 8004220:	4082      	lsls	r2, r0
 8004222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8004226:	4770      	bx	lr
 8004228:	e000e100 	.word	0xe000e100

0800422c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800422c:	4936      	ldr	r1, [pc, #216]	@ (8004308 <DMA_CalcBaseAndBitshift+0xdc>)
{
 800422e:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004230:	6803      	ldr	r3, [r0, #0]
 8004232:	428b      	cmp	r3, r1
 8004234:	d033      	beq.n	800429e <DMA_CalcBaseAndBitshift+0x72>
 8004236:	3118      	adds	r1, #24
 8004238:	1a59      	subs	r1, r3, r1
 800423a:	fab1 f181 	clz	r1, r1
 800423e:	0949      	lsrs	r1, r1, #5
 8004240:	bb69      	cbnz	r1, 800429e <DMA_CalcBaseAndBitshift+0x72>
 8004242:	4832      	ldr	r0, [pc, #200]	@ (800430c <DMA_CalcBaseAndBitshift+0xe0>)
 8004244:	4283      	cmp	r3, r0
 8004246:	d03e      	beq.n	80042c6 <DMA_CalcBaseAndBitshift+0x9a>
 8004248:	3018      	adds	r0, #24
 800424a:	4283      	cmp	r3, r0
 800424c:	d03e      	beq.n	80042cc <DMA_CalcBaseAndBitshift+0xa0>
 800424e:	3018      	adds	r0, #24
 8004250:	4283      	cmp	r3, r0
 8004252:	d034      	beq.n	80042be <DMA_CalcBaseAndBitshift+0x92>
 8004254:	3018      	adds	r0, #24
 8004256:	4283      	cmp	r3, r0
 8004258:	d03b      	beq.n	80042d2 <DMA_CalcBaseAndBitshift+0xa6>
 800425a:	3018      	adds	r0, #24
 800425c:	4283      	cmp	r3, r0
 800425e:	d03e      	beq.n	80042de <DMA_CalcBaseAndBitshift+0xb2>
 8004260:	3018      	adds	r0, #24
 8004262:	4283      	cmp	r3, r0
 8004264:	d02a      	beq.n	80042bc <DMA_CalcBaseAndBitshift+0x90>
 8004266:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 800426a:	4283      	cmp	r3, r0
 800426c:	d035      	beq.n	80042da <DMA_CalcBaseAndBitshift+0xae>
 800426e:	4928      	ldr	r1, [pc, #160]	@ (8004310 <DMA_CalcBaseAndBitshift+0xe4>)
 8004270:	428b      	cmp	r3, r1
 8004272:	d031      	beq.n	80042d8 <DMA_CalcBaseAndBitshift+0xac>
 8004274:	3118      	adds	r1, #24
 8004276:	428b      	cmp	r3, r1
 8004278:	d034      	beq.n	80042e4 <DMA_CalcBaseAndBitshift+0xb8>
 800427a:	3118      	adds	r1, #24
 800427c:	428b      	cmp	r3, r1
 800427e:	d034      	beq.n	80042ea <DMA_CalcBaseAndBitshift+0xbe>
 8004280:	3118      	adds	r1, #24
 8004282:	428b      	cmp	r3, r1
 8004284:	d034      	beq.n	80042f0 <DMA_CalcBaseAndBitshift+0xc4>
 8004286:	3118      	adds	r1, #24
 8004288:	428b      	cmp	r3, r1
 800428a:	d034      	beq.n	80042f6 <DMA_CalcBaseAndBitshift+0xca>
 800428c:	3118      	adds	r1, #24
 800428e:	428b      	cmp	r3, r1
 8004290:	d034      	beq.n	80042fc <DMA_CalcBaseAndBitshift+0xd0>
 8004292:	3118      	adds	r1, #24
 8004294:	428b      	cmp	r3, r1
 8004296:	d034      	beq.n	8004302 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004298:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 800429c:	e011      	b.n	80042c2 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	491c      	ldr	r1, [pc, #112]	@ (8004314 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80042a2:	481d      	ldr	r0, [pc, #116]	@ (8004318 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80042a4:	3b10      	subs	r3, #16
 80042a6:	fba1 1303 	umull	r1, r3, r1, r3
{
 80042aa:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80042ac:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80042ae:	4c1b      	ldr	r4, [pc, #108]	@ (800431c <DMA_CalcBaseAndBitshift+0xf0>)
 80042b0:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 80042b2:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80042b6:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 80042ba:	4770      	bx	lr
 80042bc:	2116      	movs	r1, #22
 80042be:	4818      	ldr	r0, [pc, #96]	@ (8004320 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80042c0:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80042c2:	6590      	str	r0, [r2, #88]	@ 0x58
}
 80042c4:	4770      	bx	lr
 80042c6:	2110      	movs	r1, #16
 80042c8:	4813      	ldr	r0, [pc, #76]	@ (8004318 <DMA_CalcBaseAndBitshift+0xec>)
 80042ca:	e7f9      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042cc:	2116      	movs	r1, #22
 80042ce:	4812      	ldr	r0, [pc, #72]	@ (8004318 <DMA_CalcBaseAndBitshift+0xec>)
 80042d0:	e7f6      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042d2:	2106      	movs	r1, #6
 80042d4:	4812      	ldr	r0, [pc, #72]	@ (8004320 <DMA_CalcBaseAndBitshift+0xf4>)
 80042d6:	e7f3      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042d8:	2106      	movs	r1, #6
 80042da:	4812      	ldr	r0, [pc, #72]	@ (8004324 <DMA_CalcBaseAndBitshift+0xf8>)
 80042dc:	e7f0      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042de:	2110      	movs	r1, #16
 80042e0:	480f      	ldr	r0, [pc, #60]	@ (8004320 <DMA_CalcBaseAndBitshift+0xf4>)
 80042e2:	e7ed      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042e4:	2110      	movs	r1, #16
 80042e6:	480f      	ldr	r0, [pc, #60]	@ (8004324 <DMA_CalcBaseAndBitshift+0xf8>)
 80042e8:	e7ea      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042ea:	2116      	movs	r1, #22
 80042ec:	480d      	ldr	r0, [pc, #52]	@ (8004324 <DMA_CalcBaseAndBitshift+0xf8>)
 80042ee:	e7e7      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042f0:	2100      	movs	r1, #0
 80042f2:	480d      	ldr	r0, [pc, #52]	@ (8004328 <DMA_CalcBaseAndBitshift+0xfc>)
 80042f4:	e7e4      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042f6:	2106      	movs	r1, #6
 80042f8:	480b      	ldr	r0, [pc, #44]	@ (8004328 <DMA_CalcBaseAndBitshift+0xfc>)
 80042fa:	e7e1      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 80042fc:	2110      	movs	r1, #16
 80042fe:	480a      	ldr	r0, [pc, #40]	@ (8004328 <DMA_CalcBaseAndBitshift+0xfc>)
 8004300:	e7de      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 8004302:	2116      	movs	r1, #22
 8004304:	4808      	ldr	r0, [pc, #32]	@ (8004328 <DMA_CalcBaseAndBitshift+0xfc>)
 8004306:	e7db      	b.n	80042c0 <DMA_CalcBaseAndBitshift+0x94>
 8004308:	40020010 	.word	0x40020010
 800430c:	40020040 	.word	0x40020040
 8004310:	40020428 	.word	0x40020428
 8004314:	aaaaaaab 	.word	0xaaaaaaab
 8004318:	40020000 	.word	0x40020000
 800431c:	080101a8 	.word	0x080101a8
 8004320:	40020004 	.word	0x40020004
 8004324:	40020400 	.word	0x40020400
 8004328:	40020404 	.word	0x40020404

0800432c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800432c:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800432e:	4b27      	ldr	r3, [pc, #156]	@ (80043cc <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8004330:	4927      	ldr	r1, [pc, #156]	@ (80043d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8004332:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004334:	4d27      	ldr	r5, [pc, #156]	@ (80043d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8004336:	4c28      	ldr	r4, [pc, #160]	@ (80043d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8004338:	42aa      	cmp	r2, r5
 800433a:	bf18      	it	ne
 800433c:	429a      	cmpne	r2, r3
 800433e:	bf0c      	ite	eq
 8004340:	2301      	moveq	r3, #1
 8004342:	2300      	movne	r3, #0
 8004344:	428a      	cmp	r2, r1
 8004346:	bf08      	it	eq
 8004348:	f043 0301 	orreq.w	r3, r3, #1
 800434c:	3128      	adds	r1, #40	@ 0x28
 800434e:	42a2      	cmp	r2, r4
 8004350:	bf08      	it	eq
 8004352:	f043 0301 	orreq.w	r3, r3, #1
 8004356:	3428      	adds	r4, #40	@ 0x28
 8004358:	428a      	cmp	r2, r1
 800435a:	bf08      	it	eq
 800435c:	f043 0301 	orreq.w	r3, r3, #1
 8004360:	3128      	adds	r1, #40	@ 0x28
 8004362:	42a2      	cmp	r2, r4
 8004364:	bf08      	it	eq
 8004366:	f043 0301 	orreq.w	r3, r3, #1
 800436a:	428a      	cmp	r2, r1
 800436c:	bf08      	it	eq
 800436e:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004372:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004374:	b913      	cbnz	r3, 800437c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8004376:	4b19      	ldr	r3, [pc, #100]	@ (80043dc <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8004378:	429a      	cmp	r2, r3
 800437a:	d112      	bne.n	80043a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800437c:	f1a1 0308 	sub.w	r3, r1, #8
 8004380:	4917      	ldr	r1, [pc, #92]	@ (80043e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004382:	4a18      	ldr	r2, [pc, #96]	@ (80043e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004384:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004388:	2101      	movs	r1, #1
 800438a:	4c17      	ldr	r4, [pc, #92]	@ (80043e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800438c:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004390:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004394:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004396:	4099      	lsls	r1, r3
 8004398:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800439a:	e9c0 2418 	strd	r2, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800439e:	bc30      	pop	{r4, r5}
 80043a0:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80043a2:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80043a6:	4911      	ldr	r1, [pc, #68]	@ (80043ec <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80043a8:	4c11      	ldr	r4, [pc, #68]	@ (80043f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80043aa:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80043ac:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80043b0:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80043b2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80043b6:	d800      	bhi.n	80043ba <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 80043b8:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80043ba:	4a0e      	ldr	r2, [pc, #56]	@ (80043f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043bc:	f003 041f 	and.w	r4, r3, #31
 80043c0:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80043c2:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043c4:	40a1      	lsls	r1, r4
 80043c6:	4c0c      	ldr	r4, [pc, #48]	@ (80043f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80043c8:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043ca:	e7e5      	b.n	8004398 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 80043cc:	58025408 	.word	0x58025408
 80043d0:	58025430 	.word	0x58025430
 80043d4:	5802541c 	.word	0x5802541c
 80043d8:	58025444 	.word	0x58025444
 80043dc:	58025494 	.word	0x58025494
 80043e0:	cccccccd 	.word	0xcccccccd
 80043e4:	16009600 	.word	0x16009600
 80043e8:	58025880 	.word	0x58025880
 80043ec:	bffdfbf0 	.word	0xbffdfbf0
 80043f0:	aaaaaaab 	.word	0xaaaaaaab
 80043f4:	10008200 	.word	0x10008200
 80043f8:	40020880 	.word	0x40020880

080043fc <HAL_DMA_Init>:
{
 80043fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004400:	4605      	mov	r5, r0
 8004402:	b085      	sub	sp, #20
  uint32_t tickstart = HAL_GetTick();
 8004404:	f7fe fee0 	bl	80031c8 <HAL_GetTick>
  if(hdma == NULL)
 8004408:	2d00      	cmp	r5, #0
 800440a:	f000 8237 	beq.w	800487c <HAL_DMA_Init+0x480>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800440e:	4e8e      	ldr	r6, [pc, #568]	@ (8004648 <HAL_DMA_Init+0x24c>)
 8004410:	4607      	mov	r7, r0
 8004412:	682c      	ldr	r4, [r5, #0]
 8004414:	4b8d      	ldr	r3, [pc, #564]	@ (800464c <HAL_DMA_Init+0x250>)
 8004416:	429c      	cmp	r4, r3
 8004418:	bf18      	it	ne
 800441a:	42b4      	cmpne	r4, r6
 800441c:	bf0c      	ite	eq
 800441e:	2601      	moveq	r6, #1
 8004420:	2600      	movne	r6, #0
 8004422:	f040 8129 	bne.w	8004678 <HAL_DMA_Init+0x27c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004426:	2302      	movs	r3, #2
 8004428:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800442c:	2300      	movs	r3, #0
 800442e:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8004432:	6823      	ldr	r3, [r4, #0]
 8004434:	f023 0301 	bic.w	r3, r3, #1
 8004438:	6023      	str	r3, [r4, #0]
 800443a:	e006      	b.n	800444a <HAL_DMA_Init+0x4e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800443c:	f7fe fec4 	bl	80031c8 <HAL_GetTick>
 8004440:	1bc0      	subs	r0, r0, r7
 8004442:	2805      	cmp	r0, #5
 8004444:	f200 8215 	bhi.w	8004872 <HAL_DMA_Init+0x476>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004448:	682c      	ldr	r4, [r5, #0]
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	07de      	lsls	r6, r3, #31
 800444e:	d4f5      	bmi.n	800443c <HAL_DMA_Init+0x40>
    registerValue |=  hdma->Init.Direction           |
 8004450:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004454:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8004456:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004458:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800445a:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800445c:	430b      	orrs	r3, r1
 800445e:	6969      	ldr	r1, [r5, #20]
 8004460:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004462:	69e9      	ldr	r1, [r5, #28]
 8004464:	4313      	orrs	r3, r2
 8004466:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004468:	4979      	ldr	r1, [pc, #484]	@ (8004650 <HAL_DMA_Init+0x254>)
 800446a:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 800446c:	6a28      	ldr	r0, [r5, #32]
 800446e:	4303      	orrs	r3, r0
    registerValue |=  hdma->Init.Direction           |
 8004470:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004472:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8004474:	2904      	cmp	r1, #4
 8004476:	d103      	bne.n	8004480 <HAL_DMA_Init+0x84>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004478:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	@ 0x2c
 800447c:	4330      	orrs	r0, r6
 800447e:	4303      	orrs	r3, r0
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004480:	6868      	ldr	r0, [r5, #4]
 8004482:	f1a0 0629 	sub.w	r6, r0, #41	@ 0x29
 8004486:	2e1f      	cmp	r6, #31
 8004488:	f240 81fc 	bls.w	8004884 <HAL_DMA_Init+0x488>
 800448c:	f1a0 064f 	sub.w	r6, r0, #79	@ 0x4f
 8004490:	2e03      	cmp	r6, #3
 8004492:	f200 820e 	bhi.w	80048b2 <HAL_DMA_Init+0x4b6>
        registerValue |= DMA_SxCR_TRBUFF;
 8004496:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800449a:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800449c:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800449e:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044a0:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80044a4:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044a8:	d10d      	bne.n	80044c6 <HAL_DMA_Init+0xca>
      registerValue |= hdma->Init.FIFOThreshold;
 80044aa:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044ac:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80044ae:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044b0:	b148      	cbz	r0, 80044c6 <HAL_DMA_Init+0xca>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044b2:	2a00      	cmp	r2, #0
 80044b4:	f040 81ec 	bne.w	8004890 <HAL_DMA_Init+0x494>
    switch (hdma->Init.FIFOThreshold)
 80044b8:	2901      	cmp	r1, #1
 80044ba:	f000 820d 	beq.w	80048d8 <HAL_DMA_Init+0x4dc>
 80044be:	f031 0202 	bics.w	r2, r1, #2
 80044c2:	f000 81ed 	beq.w	80048a0 <HAL_DMA_Init+0x4a4>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80044c6:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044c8:	4628      	mov	r0, r5
 80044ca:	f7ff feaf 	bl	800422c <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044ce:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 80044d0:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044d2:	4e5e      	ldr	r6, [pc, #376]	@ (800464c <HAL_DMA_Init+0x250>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044d4:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044d8:	4f5e      	ldr	r7, [pc, #376]	@ (8004654 <HAL_DMA_Init+0x258>)
 80044da:	495f      	ldr	r1, [pc, #380]	@ (8004658 <HAL_DMA_Init+0x25c>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044dc:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044de:	4a5f      	ldr	r2, [pc, #380]	@ (800465c <HAL_DMA_Init+0x260>)
 80044e0:	1a61      	subs	r1, r4, r1
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044e2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044e4:	1aa2      	subs	r2, r4, r2
 80044e6:	4b58      	ldr	r3, [pc, #352]	@ (8004648 <HAL_DMA_Init+0x24c>)
 80044e8:	fab1 f181 	clz	r1, r1
 80044ec:	485c      	ldr	r0, [pc, #368]	@ (8004660 <HAL_DMA_Init+0x264>)
 80044ee:	fab2 f282 	clz	r2, r2
 80044f2:	429c      	cmp	r4, r3
 80044f4:	bf18      	it	ne
 80044f6:	42b4      	cmpne	r4, r6
 80044f8:	eba4 0307 	sub.w	r3, r4, r7
 80044fc:	eba4 0900 	sub.w	r9, r4, r0
 8004500:	f100 0014 	add.w	r0, r0, #20
 8004504:	fab3 f383 	clz	r3, r3
 8004508:	bf08      	it	eq
 800450a:	2601      	moveq	r6, #1
 800450c:	eba4 0a00 	sub.w	sl, r4, r0
 8004510:	fab9 f989 	clz	r9, r9
 8004514:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8004518:	bf18      	it	ne
 800451a:	2600      	movne	r6, #0
 800451c:	faba fa8a 	clz	sl, sl
 8004520:	0952      	lsrs	r2, r2, #5
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	0949      	lsrs	r1, r1, #5
 8004526:	4b4f      	ldr	r3, [pc, #316]	@ (8004664 <HAL_DMA_Init+0x268>)
 8004528:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800452c:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8004530:	eba4 0b03 	sub.w	fp, r4, r3
 8004534:	3328      	adds	r3, #40	@ 0x28
 8004536:	eba4 0803 	sub.w	r8, r4, r3
 800453a:	3328      	adds	r3, #40	@ 0x28
 800453c:	fabb fb8b 	clz	fp, fp
 8004540:	1ae3      	subs	r3, r4, r3
 8004542:	fab8 f888 	clz	r8, r8
 8004546:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800454a:	fab3 f383 	clz	r3, r3
 800454e:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004552:	095b      	lsrs	r3, r3, #5
 8004554:	430b      	orrs	r3, r1
 8004556:	ea4b 0b03 	orr.w	fp, fp, r3
 800455a:	9b00      	ldr	r3, [sp, #0]
 800455c:	ea4a 0a0b 	orr.w	sl, sl, fp
 8004560:	ea49 090a 	orr.w	r9, r9, sl
 8004564:	ea48 0809 	orr.w	r8, r8, r9
 8004568:	ea43 0708 	orr.w	r7, r3, r8
 800456c:	4317      	orrs	r7, r2
 800456e:	4a3e      	ldr	r2, [pc, #248]	@ (8004668 <HAL_DMA_Init+0x26c>)
 8004570:	ea47 0306 	orr.w	r3, r7, r6
 8004574:	4294      	cmp	r4, r2
 8004576:	bf08      	it	eq
 8004578:	f043 0301 	orreq.w	r3, r3, #1
 800457c:	3218      	adds	r2, #24
 800457e:	4294      	cmp	r4, r2
 8004580:	bf08      	it	eq
 8004582:	f043 0301 	orreq.w	r3, r3, #1
 8004586:	3218      	adds	r2, #24
 8004588:	4294      	cmp	r4, r2
 800458a:	bf08      	it	eq
 800458c:	f043 0301 	orreq.w	r3, r3, #1
 8004590:	3218      	adds	r2, #24
 8004592:	4294      	cmp	r4, r2
 8004594:	bf08      	it	eq
 8004596:	f043 0301 	orreq.w	r3, r3, #1
 800459a:	3218      	adds	r2, #24
 800459c:	4294      	cmp	r4, r2
 800459e:	bf08      	it	eq
 80045a0:	f043 0301 	orreq.w	r3, r3, #1
 80045a4:	3218      	adds	r2, #24
 80045a6:	4294      	cmp	r4, r2
 80045a8:	bf08      	it	eq
 80045aa:	f043 0301 	orreq.w	r3, r3, #1
 80045ae:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80045b2:	4294      	cmp	r4, r2
 80045b4:	bf08      	it	eq
 80045b6:	f043 0301 	orreq.w	r3, r3, #1
 80045ba:	3218      	adds	r2, #24
 80045bc:	4294      	cmp	r4, r2
 80045be:	bf08      	it	eq
 80045c0:	f043 0301 	orreq.w	r3, r3, #1
 80045c4:	3218      	adds	r2, #24
 80045c6:	4294      	cmp	r4, r2
 80045c8:	bf08      	it	eq
 80045ca:	f043 0301 	orreq.w	r3, r3, #1
 80045ce:	3218      	adds	r2, #24
 80045d0:	4294      	cmp	r4, r2
 80045d2:	bf08      	it	eq
 80045d4:	f043 0301 	orreq.w	r3, r3, #1
 80045d8:	3218      	adds	r2, #24
 80045da:	4294      	cmp	r4, r2
 80045dc:	bf08      	it	eq
 80045de:	f043 0301 	orreq.w	r3, r3, #1
 80045e2:	3218      	adds	r2, #24
 80045e4:	4294      	cmp	r4, r2
 80045e6:	bf08      	it	eq
 80045e8:	f043 0301 	orreq.w	r3, r3, #1
 80045ec:	3218      	adds	r2, #24
 80045ee:	4294      	cmp	r4, r2
 80045f0:	bf08      	it	eq
 80045f2:	f043 0301 	orreq.w	r3, r3, #1
 80045f6:	b91b      	cbnz	r3, 8004600 <HAL_DMA_Init+0x204>
 80045f8:	4b1c      	ldr	r3, [pc, #112]	@ (800466c <HAL_DMA_Init+0x270>)
 80045fa:	429c      	cmp	r4, r3
 80045fc:	f040 8130 	bne.w	8004860 <HAL_DMA_Init+0x464>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004600:	4628      	mov	r0, r5
 8004602:	f7ff fe93 	bl	800432c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004606:	68ab      	ldr	r3, [r5, #8]
 8004608:	2b80      	cmp	r3, #128	@ 0x80
 800460a:	f000 811e 	beq.w	800484a <HAL_DMA_Init+0x44e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800460e:	686b      	ldr	r3, [r5, #4]
 8004610:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8004612:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004614:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004616:	600a      	str	r2, [r1, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004618:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800461a:	e9d5 1019 	ldrd	r1, r0, [r5, #100]	@ 0x64
 800461e:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004620:	f200 811a 	bhi.w	8004858 <HAL_DMA_Init+0x45c>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004624:	1e50      	subs	r0, r2, #1
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004626:	2f00      	cmp	r7, #0
 8004628:	f000 815b 	beq.w	80048e2 <HAL_DMA_Init+0x4e6>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800462c:	4b10      	ldr	r3, [pc, #64]	@ (8004670 <HAL_DMA_Init+0x274>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800462e:	4911      	ldr	r1, [pc, #68]	@ (8004674 <HAL_DMA_Init+0x278>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004630:	4413      	add	r3, r2
 8004632:	009a      	lsls	r2, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004634:	2301      	movs	r3, #1
 8004636:	4083      	lsls	r3, r0
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004638:	2000      	movs	r0, #0
 800463a:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800463e:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004640:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004642:	604b      	str	r3, [r1, #4]
 8004644:	e10c      	b.n	8004860 <HAL_DMA_Init+0x464>
 8004646:	bf00      	nop
 8004648:	40020010 	.word	0x40020010
 800464c:	40020028 	.word	0x40020028
 8004650:	fe10803f 	.word	0xfe10803f
 8004654:	58025494 	.word	0x58025494
 8004658:	58025444 	.word	0x58025444
 800465c:	5802541c 	.word	0x5802541c
 8004660:	5802546c 	.word	0x5802546c
 8004664:	58025408 	.word	0x58025408
 8004668:	40020040 	.word	0x40020040
 800466c:	400204b8 	.word	0x400204b8
 8004670:	1600963f 	.word	0x1600963f
 8004674:	58025940 	.word	0x58025940
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004678:	3318      	adds	r3, #24
 800467a:	429c      	cmp	r4, r3
 800467c:	f43f aed3 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 8004680:	3318      	adds	r3, #24
 8004682:	429c      	cmp	r4, r3
 8004684:	f43f aecf 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 8004688:	3318      	adds	r3, #24
 800468a:	429c      	cmp	r4, r3
 800468c:	f43f aecb 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 8004690:	3318      	adds	r3, #24
 8004692:	429c      	cmp	r4, r3
 8004694:	f43f aec7 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 8004698:	3318      	adds	r3, #24
 800469a:	429c      	cmp	r4, r3
 800469c:	f43f aec3 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046a0:	3318      	adds	r3, #24
 80046a2:	429c      	cmp	r4, r3
 80046a4:	f43f aebf 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046a8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80046ac:	429c      	cmp	r4, r3
 80046ae:	f43f aeba 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046b2:	3318      	adds	r3, #24
 80046b4:	429c      	cmp	r4, r3
 80046b6:	f43f aeb6 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046ba:	3318      	adds	r3, #24
 80046bc:	429c      	cmp	r4, r3
 80046be:	f43f aeb2 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046c2:	3318      	adds	r3, #24
 80046c4:	429c      	cmp	r4, r3
 80046c6:	f43f aeae 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046ca:	3318      	adds	r3, #24
 80046cc:	429c      	cmp	r4, r3
 80046ce:	f43f aeaa 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046d2:	3318      	adds	r3, #24
 80046d4:	429c      	cmp	r4, r3
 80046d6:	f43f aea6 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046da:	3318      	adds	r3, #24
 80046dc:	429c      	cmp	r4, r3
 80046de:	f43f aea2 	beq.w	8004426 <HAL_DMA_Init+0x2a>
 80046e2:	3318      	adds	r3, #24
 80046e4:	429c      	cmp	r4, r3
 80046e6:	f43f ae9e 	beq.w	8004426 <HAL_DMA_Init+0x2a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80046ea:	4b84      	ldr	r3, [pc, #528]	@ (80048fc <HAL_DMA_Init+0x500>)
 80046ec:	4884      	ldr	r0, [pc, #528]	@ (8004900 <HAL_DMA_Init+0x504>)
 80046ee:	eba4 0b03 	sub.w	fp, r4, r3
 80046f2:	4b84      	ldr	r3, [pc, #528]	@ (8004904 <HAL_DMA_Init+0x508>)
 80046f4:	4a84      	ldr	r2, [pc, #528]	@ (8004908 <HAL_DMA_Init+0x50c>)
 80046f6:	429c      	cmp	r4, r3
 80046f8:	bf18      	it	ne
 80046fa:	4284      	cmpne	r4, r0
 80046fc:	f103 0314 	add.w	r3, r3, #20
 8004700:	fabb fb8b 	clz	fp, fp
 8004704:	eba4 0202 	sub.w	r2, r4, r2
 8004708:	bf0c      	ite	eq
 800470a:	2001      	moveq	r0, #1
 800470c:	2000      	movne	r0, #0
 800470e:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8004712:	fab2 f282 	clz	r2, r2
 8004716:	429c      	cmp	r4, r3
 8004718:	bf08      	it	eq
 800471a:	f040 0001 	orreq.w	r0, r0, #1
 800471e:	3314      	adds	r3, #20
 8004720:	497a      	ldr	r1, [pc, #488]	@ (800490c <HAL_DMA_Init+0x510>)
 8004722:	0952      	lsrs	r2, r2, #5
 8004724:	429c      	cmp	r4, r3
 8004726:	bf08      	it	eq
 8004728:	f040 0001 	orreq.w	r0, r0, #1
 800472c:	3314      	adds	r3, #20
 800472e:	1a61      	subs	r1, r4, r1
 8004730:	4f77      	ldr	r7, [pc, #476]	@ (8004910 <HAL_DMA_Init+0x514>)
 8004732:	429c      	cmp	r4, r3
 8004734:	bf08      	it	eq
 8004736:	f040 0001 	orreq.w	r0, r0, #1
 800473a:	3314      	adds	r3, #20
 800473c:	fab1 f181 	clz	r1, r1
 8004740:	eba4 0907 	sub.w	r9, r4, r7
 8004744:	429c      	cmp	r4, r3
 8004746:	bf08      	it	eq
 8004748:	f040 0001 	orreq.w	r0, r0, #1
 800474c:	3314      	adds	r3, #20
 800474e:	3714      	adds	r7, #20
 8004750:	0949      	lsrs	r1, r1, #5
 8004752:	429c      	cmp	r4, r3
 8004754:	bf08      	it	eq
 8004756:	f040 0001 	orreq.w	r0, r0, #1
 800475a:	3314      	adds	r3, #20
 800475c:	eba4 0a07 	sub.w	sl, r4, r7
 8004760:	fab9 f989 	clz	r9, r9
 8004764:	429c      	cmp	r4, r3
 8004766:	bf08      	it	eq
 8004768:	f040 0001 	orreq.w	r0, r0, #1
 800476c:	4b69      	ldr	r3, [pc, #420]	@ (8004914 <HAL_DMA_Init+0x518>)
 800476e:	3714      	adds	r7, #20
 8004770:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004774:	eba4 0803 	sub.w	r8, r4, r3
 8004778:	ea4b 0000 	orr.w	r0, fp, r0
 800477c:	3328      	adds	r3, #40	@ 0x28
 800477e:	faba fa8a 	clz	sl, sl
 8004782:	fab8 f888 	clz	r8, r8
 8004786:	4310      	orrs	r0, r2
 8004788:	1ae3      	subs	r3, r4, r3
 800478a:	1be7      	subs	r7, r4, r7
 800478c:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004790:	fab3 f383 	clz	r3, r3
 8004794:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8004798:	ea48 0000 	orr.w	r0, r8, r0
 800479c:	fab7 f787 	clz	r7, r7
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	4308      	orrs	r0, r1
 80047a4:	097f      	lsrs	r7, r7, #5
 80047a6:	4318      	orrs	r0, r3
 80047a8:	9700      	str	r7, [sp, #0]
 80047aa:	ea49 0000 	orr.w	r0, r9, r0
 80047ae:	ea5a 0000 	orrs.w	r0, sl, r0
 80047b2:	d102      	bne.n	80047ba <HAL_DMA_Init+0x3be>
 80047b4:	2f00      	cmp	r7, #0
 80047b6:	f000 809b 	beq.w	80048f0 <HAL_DMA_Init+0x4f4>
    hdma->State = HAL_DMA_STATE_BUSY;
 80047ba:	2002      	movs	r0, #2
 80047bc:	f885 0035 	strb.w	r0, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80047c0:	2000      	movs	r0, #0
 80047c2:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80047c6:	4854      	ldr	r0, [pc, #336]	@ (8004918 <HAL_DMA_Init+0x51c>)
 80047c8:	4607      	mov	r7, r0
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80047ca:	6820      	ldr	r0, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80047cc:	4038      	ands	r0, r7
 80047ce:	4607      	mov	r7, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80047d0:	68a8      	ldr	r0, [r5, #8]
 80047d2:	2840      	cmp	r0, #64	@ 0x40
 80047d4:	f000 808a 	beq.w	80048ec <HAL_DMA_Init+0x4f0>
 80047d8:	f1a0 0080 	sub.w	r0, r0, #128	@ 0x80
 80047dc:	fab0 f080 	clz	r0, r0
 80047e0:	0940      	lsrs	r0, r0, #5
 80047e2:	0380      	lsls	r0, r0, #14
 80047e4:	9301      	str	r3, [sp, #4]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80047e6:	692b      	ldr	r3, [r5, #16]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80047e8:	f8df e140 	ldr.w	lr, [pc, #320]	@ 800492c <HAL_DMA_Init+0x530>
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80047ec:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80047f0:	68eb      	ldr	r3, [r5, #12]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80047f2:	44a6      	add	lr, r4
 80047f4:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 80047f8:	696b      	ldr	r3, [r5, #20]
 80047fa:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 80047fe:	69ab      	ldr	r3, [r5, #24]
 8004800:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 8004804:	69eb      	ldr	r3, [r5, #28]
 8004806:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 800480a:	6a2b      	ldr	r3, [r5, #32]
 800480c:	ea4c 1c13 	orr.w	ip, ip, r3, lsr #4
 8004810:	ea4c 0c07 	orr.w	ip, ip, r7
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004814:	ea40 000c 	orr.w	r0, r0, ip
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004818:	6020      	str	r0, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800481a:	4840      	ldr	r0, [pc, #256]	@ (800491c <HAL_DMA_Init+0x520>)
 800481c:	fba0 c00e 	umull	ip, r0, r0, lr
 8004820:	0900      	lsrs	r0, r0, #4
 8004822:	0080      	lsls	r0, r0, #2
 8004824:	65e8      	str	r0, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004826:	4628      	mov	r0, r5
 8004828:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800482c:	f7ff fcfe 	bl	800422c <DMA_CalcBaseAndBitshift>
 8004830:	4684      	mov	ip, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004832:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
 8004834:	9b01      	ldr	r3, [sp, #4]
 8004836:	f000 0e1f 	and.w	lr, r0, #31
 800483a:	2001      	movs	r0, #1
 800483c:	fa00 f00e 	lsl.w	r0, r0, lr
 8004840:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004844:	f8cc 0004 	str.w	r0, [ip, #4]
 8004848:	e684      	b.n	8004554 <HAL_DMA_Init+0x158>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800484a:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800484c:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 800484e:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004852:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004854:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004856:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800485e:	676b      	str	r3, [r5, #116]	@ 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004860:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004862:	2201      	movs	r2, #1
  return HAL_OK;
 8004864:	4618      	mov	r0, r3
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004866:	656b      	str	r3, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8004868:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
}
 800486c:	b005      	add	sp, #20
 800486e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004872:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004874:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004876:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8004878:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 800487c:	2001      	movs	r0, #1
}
 800487e:	b005      	add	sp, #20
 8004880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004884:	4826      	ldr	r0, [pc, #152]	@ (8004920 <HAL_DMA_Init+0x524>)
 8004886:	40f0      	lsrs	r0, r6
 8004888:	07c0      	lsls	r0, r0, #31
 800488a:	f53f ae04 	bmi.w	8004496 <HAL_DMA_Init+0x9a>
 800488e:	e604      	b.n	800449a <HAL_DMA_Init+0x9e>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004890:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004894:	d012      	beq.n	80048bc <HAL_DMA_Init+0x4c0>
    switch (hdma->Init.FIFOThreshold)
 8004896:	2902      	cmp	r1, #2
 8004898:	d905      	bls.n	80048a6 <HAL_DMA_Init+0x4aa>
 800489a:	2903      	cmp	r1, #3
 800489c:	f47f ae13 	bne.w	80044c6 <HAL_DMA_Init+0xca>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048a0:	01c2      	lsls	r2, r0, #7
 80048a2:	f57f ae10 	bpl.w	80044c6 <HAL_DMA_Init+0xca>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048a6:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 80048a8:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048aa:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80048ac:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
          return HAL_ERROR;
 80048b0:	e7e4      	b.n	800487c <HAL_DMA_Init+0x480>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80048b2:	3874      	subs	r0, #116	@ 0x74
 80048b4:	2803      	cmp	r0, #3
 80048b6:	f67f adee 	bls.w	8004496 <HAL_DMA_Init+0x9a>
 80048ba:	e5ee      	b.n	800449a <HAL_DMA_Init+0x9e>
    switch (hdma->Init.FIFOThreshold)
 80048bc:	2903      	cmp	r1, #3
 80048be:	f63f ae02 	bhi.w	80044c6 <HAL_DMA_Init+0xca>
 80048c2:	a201      	add	r2, pc, #4	@ (adr r2, 80048c8 <HAL_DMA_Init+0x4cc>)
 80048c4:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80048c8:	080048a7 	.word	0x080048a7
 80048cc:	080048a1 	.word	0x080048a1
 80048d0:	080048a7 	.word	0x080048a7
 80048d4:	080048d9 	.word	0x080048d9
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048d8:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 80048dc:	f47f adf3 	bne.w	80044c6 <HAL_DMA_Init+0xca>
 80048e0:	e7e1      	b.n	80048a6 <HAL_DMA_Init+0x4aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048e2:	4b10      	ldr	r3, [pc, #64]	@ (8004924 <HAL_DMA_Init+0x528>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048e4:	4910      	ldr	r1, [pc, #64]	@ (8004928 <HAL_DMA_Init+0x52c>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048e6:	4413      	add	r3, r2
 80048e8:	009a      	lsls	r2, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048ea:	e6a3      	b.n	8004634 <HAL_DMA_Init+0x238>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80048ec:	2010      	movs	r0, #16
 80048ee:	e779      	b.n	80047e4 <HAL_DMA_Init+0x3e8>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048f0:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80048f2:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048f4:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80048f6:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80048fa:	e7bf      	b.n	800487c <HAL_DMA_Init+0x480>
 80048fc:	58025408 	.word	0x58025408
 8004900:	48022c08 	.word	0x48022c08
 8004904:	48022c1c 	.word	0x48022c1c
 8004908:	5802541c 	.word	0x5802541c
 800490c:	58025444 	.word	0x58025444
 8004910:	5802546c 	.word	0x5802546c
 8004914:	58025430 	.word	0x58025430
 8004918:	fffe000f 	.word	0xfffe000f
 800491c:	cccccccd 	.word	0xcccccccd
 8004920:	c3c0003f 	.word	0xc3c0003f
 8004924:	1000823f 	.word	0x1000823f
 8004928:	40020940 	.word	0x40020940
 800492c:	a7fdabf8 	.word	0xa7fdabf8

08004930 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8004930:	2800      	cmp	r0, #0
 8004932:	f000 8267 	beq.w	8004e04 <HAL_DMA_Start_IT+0x4d4>
{
 8004936:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(hdma);
 800493a:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
{
 800493e:	b083      	sub	sp, #12
  __HAL_LOCK(hdma);
 8004940:	2c01      	cmp	r4, #1
 8004942:	f000 825b 	beq.w	8004dfc <HAL_DMA_Start_IT+0x4cc>
 8004946:	2401      	movs	r4, #1
 8004948:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800494c:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8004950:	2c01      	cmp	r4, #1
 8004952:	d009      	beq.n	8004968 <HAL_DMA_Start_IT+0x38>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004954:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 8004958:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800495a:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 800495c:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 8004960:	2001      	movs	r0, #1
}
 8004962:	b003      	add	sp, #12
 8004964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004968:	2402      	movs	r4, #2
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800496a:	4e87      	ldr	r6, [pc, #540]	@ (8004b88 <HAL_DMA_Start_IT+0x258>)
 800496c:	f8df 8220 	ldr.w	r8, [pc, #544]	@ 8004b90 <HAL_DMA_Start_IT+0x260>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004970:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004974:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8004976:	4d85      	ldr	r5, [pc, #532]	@ (8004b8c <HAL_DMA_Start_IT+0x25c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004978:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 800497a:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800497c:	f8df 9214 	ldr.w	r9, [pc, #532]	@ 8004b94 <HAL_DMA_Start_IT+0x264>
 8004980:	4544      	cmp	r4, r8
 8004982:	bf18      	it	ne
 8004984:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 8004986:	f8df c220 	ldr.w	ip, [pc, #544]	@ 8004ba8 <HAL_DMA_Start_IT+0x278>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800498a:	6d86      	ldr	r6, [r0, #88]	@ 0x58
 800498c:	bf0c      	ite	eq
 800498e:	f04f 0b01 	moveq.w	fp, #1
 8004992:	f04f 0b00 	movne.w	fp, #0
 8004996:	9601      	str	r6, [sp, #4]
 8004998:	454c      	cmp	r4, r9
 800499a:	bf14      	ite	ne
 800499c:	46de      	movne	lr, fp
 800499e:	f04b 0e01 	orreq.w	lr, fp, #1
    __HAL_DMA_DISABLE(hdma);
 80049a2:	42ac      	cmp	r4, r5
 80049a4:	bf18      	it	ne
 80049a6:	4564      	cmpne	r4, ip
 80049a8:	bf0c      	ite	eq
 80049aa:	2501      	moveq	r5, #1
 80049ac:	2500      	movne	r5, #0
 80049ae:	f040 80fd 	bne.w	8004bac <HAL_DMA_Start_IT+0x27c>
 80049b2:	f8d4 c000 	ldr.w	ip, [r4]
 80049b6:	f02c 0c01 	bic.w	ip, ip, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049ba:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 80049be:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 80049c2:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049c6:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80049c8:	f1bc 0f00 	cmp.w	ip, #0
 80049cc:	d002      	beq.n	80049d4 <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049ce:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80049d2:	6077      	str	r7, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80049d4:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 80049d6:	f04f 083f 	mov.w	r8, #63	@ 0x3f
 80049da:	9e01      	ldr	r6, [sp, #4]
 80049dc:	f007 091f 	and.w	r9, r7, #31
 80049e0:	fa08 f809 	lsl.w	r8, r8, r9
 80049e4:	f8c6 8008 	str.w	r8, [r6, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80049e8:	6827      	ldr	r7, [r4, #0]
 80049ea:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 80049ee:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80049f0:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049f2:	6883      	ldr	r3, [r0, #8]
 80049f4:	2b40      	cmp	r3, #64	@ 0x40
 80049f6:	f000 8207 	beq.w	8004e08 <HAL_DMA_Start_IT+0x4d8>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80049fa:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80049fc:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049fe:	2d00      	cmp	r5, #0
 8004a00:	f040 81e6 	bne.w	8004dd0 <HAL_DMA_Start_IT+0x4a0>
 8004a04:	4a62      	ldr	r2, [pc, #392]	@ (8004b90 <HAL_DMA_Start_IT+0x260>)
      if(hdma->XferHalfCpltCallback != NULL)
 8004a06:	6c03      	ldr	r3, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a08:	4294      	cmp	r4, r2
 8004a0a:	f000 8223 	beq.w	8004e54 <HAL_DMA_Start_IT+0x524>
 8004a0e:	4a61      	ldr	r2, [pc, #388]	@ (8004b94 <HAL_DMA_Start_IT+0x264>)
 8004a10:	4294      	cmp	r4, r2
 8004a12:	f000 8251 	beq.w	8004eb8 <HAL_DMA_Start_IT+0x588>
 8004a16:	f1bb 0f00 	cmp.w	fp, #0
 8004a1a:	f040 820c 	bne.w	8004e36 <HAL_DMA_Start_IT+0x506>
 8004a1e:	4a5e      	ldr	r2, [pc, #376]	@ (8004b98 <HAL_DMA_Start_IT+0x268>)
      if(hdma->XferHalfCpltCallback != NULL)
 8004a20:	4619      	mov	r1, r3
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004a22:	4294      	cmp	r4, r2
 8004a24:	f000 8252 	beq.w	8004ecc <HAL_DMA_Start_IT+0x59c>
 8004a28:	4a5c      	ldr	r2, [pc, #368]	@ (8004b9c <HAL_DMA_Start_IT+0x26c>)
 8004a2a:	4294      	cmp	r4, r2
 8004a2c:	f000 8282 	beq.w	8004f34 <HAL_DMA_Start_IT+0x604>
 8004a30:	3218      	adds	r2, #24
 8004a32:	4294      	cmp	r4, r2
 8004a34:	f000 829f 	beq.w	8004f76 <HAL_DMA_Start_IT+0x646>
 8004a38:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004a3c:	4294      	cmp	r4, r2
 8004a3e:	f000 82a7 	beq.w	8004f90 <HAL_DMA_Start_IT+0x660>
 8004a42:	4b57      	ldr	r3, [pc, #348]	@ (8004ba0 <HAL_DMA_Start_IT+0x270>)
 8004a44:	429c      	cmp	r4, r3
 8004a46:	f000 8340 	beq.w	80050ca <HAL_DMA_Start_IT+0x79a>
 8004a4a:	3318      	adds	r3, #24
 8004a4c:	429c      	cmp	r4, r3
 8004a4e:	f000 8347 	beq.w	80050e0 <HAL_DMA_Start_IT+0x7b0>
 8004a52:	3318      	adds	r3, #24
 8004a54:	429c      	cmp	r4, r3
 8004a56:	f000 8357 	beq.w	8005108 <HAL_DMA_Start_IT+0x7d8>
 8004a5a:	3318      	adds	r3, #24
 8004a5c:	429c      	cmp	r4, r3
 8004a5e:	f000 8370 	beq.w	8005142 <HAL_DMA_Start_IT+0x812>
 8004a62:	3318      	adds	r3, #24
 8004a64:	429c      	cmp	r4, r3
 8004a66:	f000 839b 	beq.w	80051a0 <HAL_DMA_Start_IT+0x870>
 8004a6a:	3318      	adds	r3, #24
 8004a6c:	429c      	cmp	r4, r3
 8004a6e:	f000 83ad 	beq.w	80051cc <HAL_DMA_Start_IT+0x89c>
 8004a72:	3318      	adds	r3, #24
 8004a74:	429c      	cmp	r4, r3
 8004a76:	f000 83bf 	beq.w	80051f8 <HAL_DMA_Start_IT+0x8c8>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	f023 030e 	bic.w	r3, r3, #14
 8004a80:	f043 030a 	orr.w	r3, r3, #10
 8004a84:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004a86:	b119      	cbz	r1, 8004a90 <HAL_DMA_Start_IT+0x160>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	f043 0304 	orr.w	r3, r3, #4
 8004a8e:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a90:	4b42      	ldr	r3, [pc, #264]	@ (8004b9c <HAL_DMA_Start_IT+0x26c>)
 8004a92:	4a41      	ldr	r2, [pc, #260]	@ (8004b98 <HAL_DMA_Start_IT+0x268>)
 8004a94:	4294      	cmp	r4, r2
 8004a96:	bf18      	it	ne
 8004a98:	429c      	cmpne	r4, r3
 8004a9a:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 8004a9e:	bf0c      	ite	eq
 8004aa0:	2301      	moveq	r3, #1
 8004aa2:	2300      	movne	r3, #0
 8004aa4:	4294      	cmp	r4, r2
 8004aa6:	bf08      	it	eq
 8004aa8:	f043 0301 	orreq.w	r3, r3, #1
 8004aac:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004ab0:	4294      	cmp	r4, r2
 8004ab2:	bf08      	it	eq
 8004ab4:	f043 0301 	orreq.w	r3, r3, #1
 8004ab8:	3218      	adds	r2, #24
 8004aba:	4294      	cmp	r4, r2
 8004abc:	bf08      	it	eq
 8004abe:	f043 0301 	orreq.w	r3, r3, #1
 8004ac2:	3218      	adds	r2, #24
 8004ac4:	4294      	cmp	r4, r2
 8004ac6:	bf08      	it	eq
 8004ac8:	f043 0301 	orreq.w	r3, r3, #1
 8004acc:	3218      	adds	r2, #24
 8004ace:	4294      	cmp	r4, r2
 8004ad0:	bf08      	it	eq
 8004ad2:	f043 0301 	orreq.w	r3, r3, #1
 8004ad6:	3218      	adds	r2, #24
 8004ad8:	4294      	cmp	r4, r2
 8004ada:	bf08      	it	eq
 8004adc:	f043 0301 	orreq.w	r3, r3, #1
 8004ae0:	3218      	adds	r2, #24
 8004ae2:	4294      	cmp	r4, r2
 8004ae4:	bf08      	it	eq
 8004ae6:	f043 0301 	orreq.w	r3, r3, #1
 8004aea:	3218      	adds	r2, #24
 8004aec:	4294      	cmp	r4, r2
 8004aee:	bf08      	it	eq
 8004af0:	f043 0301 	orreq.w	r3, r3, #1
 8004af4:	3218      	adds	r2, #24
 8004af6:	4294      	cmp	r4, r2
 8004af8:	bf08      	it	eq
 8004afa:	f043 0301 	orreq.w	r3, r3, #1
 8004afe:	4a29      	ldr	r2, [pc, #164]	@ (8004ba4 <HAL_DMA_Start_IT+0x274>)
 8004b00:	4294      	cmp	r4, r2
 8004b02:	bf08      	it	eq
 8004b04:	f043 0301 	orreq.w	r3, r3, #1
 8004b08:	3214      	adds	r2, #20
 8004b0a:	4294      	cmp	r4, r2
 8004b0c:	bf08      	it	eq
 8004b0e:	f043 0301 	orreq.w	r3, r3, #1
 8004b12:	3214      	adds	r2, #20
 8004b14:	4294      	cmp	r4, r2
 8004b16:	bf08      	it	eq
 8004b18:	f043 0301 	orreq.w	r3, r3, #1
 8004b1c:	3214      	adds	r2, #20
 8004b1e:	4294      	cmp	r4, r2
 8004b20:	bf08      	it	eq
 8004b22:	f043 0301 	orreq.w	r3, r3, #1
 8004b26:	3214      	adds	r2, #20
 8004b28:	4294      	cmp	r4, r2
 8004b2a:	bf08      	it	eq
 8004b2c:	f043 0301 	orreq.w	r3, r3, #1
 8004b30:	3214      	adds	r2, #20
 8004b32:	4294      	cmp	r4, r2
 8004b34:	bf08      	it	eq
 8004b36:	f043 0301 	orreq.w	r3, r3, #1
 8004b3a:	3214      	adds	r2, #20
 8004b3c:	4294      	cmp	r4, r2
 8004b3e:	bf08      	it	eq
 8004b40:	f043 0301 	orreq.w	r3, r3, #1
 8004b44:	3214      	adds	r2, #20
 8004b46:	4294      	cmp	r4, r2
 8004b48:	bf08      	it	eq
 8004b4a:	f043 0301 	orreq.w	r3, r3, #1
 8004b4e:	b913      	cbnz	r3, 8004b56 <HAL_DMA_Start_IT+0x226>
 8004b50:	f1be 0f00 	cmp.w	lr, #0
 8004b54:	d00f      	beq.n	8004b76 <HAL_DMA_Start_IT+0x246>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004b56:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004b58:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	03d2      	lsls	r2, r2, #15
 8004b60:	f100 8147 	bmi.w	8004df2 <HAL_DMA_Start_IT+0x4c2>
      if(hdma->DMAmuxRequestGen != 0U)
 8004b64:	f1bc 0f00 	cmp.w	ip, #0
 8004b68:	d005      	beq.n	8004b76 <HAL_DMA_Start_IT+0x246>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004b6a:	f8dc 3000 	ldr.w	r3, [ip]
 8004b6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b72:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 8004b76:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b78:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004b7a:	f043 0301 	orr.w	r3, r3, #1
 8004b7e:	6023      	str	r3, [r4, #0]
}
 8004b80:	b003      	add	sp, #12
 8004b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b86:	bf00      	nop
 8004b88:	40020070 	.word	0x40020070
 8004b8c:	40020028 	.word	0x40020028
 8004b90:	40020040 	.word	0x40020040
 8004b94:	40020058 	.word	0x40020058
 8004b98:	40020088 	.word	0x40020088
 8004b9c:	400200a0 	.word	0x400200a0
 8004ba0:	40020428 	.word	0x40020428
 8004ba4:	58025408 	.word	0x58025408
 8004ba8:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 8004bac:	4544      	cmp	r4, r8
 8004bae:	f000 815b 	beq.w	8004e68 <HAL_DMA_Start_IT+0x538>
 8004bb2:	454c      	cmp	r4, r9
 8004bb4:	f000 816c 	beq.w	8004e90 <HAL_DMA_Start_IT+0x560>
 8004bb8:	f1bb 0f00 	cmp.w	fp, #0
 8004bbc:	f040 8127 	bne.w	8004e0e <HAL_DMA_Start_IT+0x4de>
 8004bc0:	f8df c59c 	ldr.w	ip, [pc, #1436]	@ 8005160 <HAL_DMA_Start_IT+0x830>
 8004bc4:	4564      	cmp	r4, ip
 8004bc6:	f000 818d 	beq.w	8004ee4 <HAL_DMA_Start_IT+0x5b4>
 8004bca:	f10c 0c18 	add.w	ip, ip, #24
 8004bce:	4564      	cmp	r4, ip
 8004bd0:	f000 819c 	beq.w	8004f0c <HAL_DMA_Start_IT+0x5dc>
 8004bd4:	f10c 0c18 	add.w	ip, ip, #24
 8004bd8:	4564      	cmp	r4, ip
 8004bda:	f000 81b8 	beq.w	8004f4e <HAL_DMA_Start_IT+0x61e>
 8004bde:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8004be2:	4564      	cmp	r4, ip
 8004be4:	f000 81df 	beq.w	8004fa6 <HAL_DMA_Start_IT+0x676>
 8004be8:	f10c 0c18 	add.w	ip, ip, #24
 8004bec:	4564      	cmp	r4, ip
 8004bee:	f000 8263 	beq.w	80050b8 <HAL_DMA_Start_IT+0x788>
 8004bf2:	f10c 0c18 	add.w	ip, ip, #24
 8004bf6:	4564      	cmp	r4, ip
 8004bf8:	f000 827d 	beq.w	80050f6 <HAL_DMA_Start_IT+0x7c6>
 8004bfc:	f10c 0c18 	add.w	ip, ip, #24
 8004c00:	4564      	cmp	r4, ip
 8004c02:	f000 828c 	beq.w	800511e <HAL_DMA_Start_IT+0x7ee>
 8004c06:	f10c 0c18 	add.w	ip, ip, #24
 8004c0a:	4564      	cmp	r4, ip
 8004c0c:	f000 8290 	beq.w	8005130 <HAL_DMA_Start_IT+0x800>
 8004c10:	f10c 0c18 	add.w	ip, ip, #24
 8004c14:	4564      	cmp	r4, ip
 8004c16:	f000 82d0 	beq.w	80051ba <HAL_DMA_Start_IT+0x88a>
 8004c1a:	f10c 0c18 	add.w	ip, ip, #24
 8004c1e:	4564      	cmp	r4, ip
 8004c20:	f000 82e1 	beq.w	80051e6 <HAL_DMA_Start_IT+0x8b6>
 8004c24:	f10c 0c18 	add.w	ip, ip, #24
 8004c28:	4564      	cmp	r4, ip
 8004c2a:	f000 82f2 	beq.w	8005212 <HAL_DMA_Start_IT+0x8e2>
 8004c2e:	f8d4 c000 	ldr.w	ip, [r4]
 8004c32:	f02c 0c01 	bic.w	ip, ip, #1
 8004c36:	f8c4 c000 	str.w	ip, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c3a:	f8df c528 	ldr.w	ip, [pc, #1320]	@ 8005164 <HAL_DMA_Start_IT+0x834>
 8004c3e:	4564      	cmp	r4, ip
 8004c40:	f040 81c8 	bne.w	8004fd4 <HAL_DMA_Start_IT+0x6a4>
    if(hdma->DMAmuxRequestGen != 0U)
 8004c44:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c48:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8004c4c:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004c4e:	f1bc 0f00 	cmp.w	ip, #0
 8004c52:	f43f aebf 	beq.w	80049d4 <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c56:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8004c5a:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c5c:	f8df 8500 	ldr.w	r8, [pc, #1280]	@ 8005160 <HAL_DMA_Start_IT+0x830>
 8004c60:	f8df 9504 	ldr.w	r9, [pc, #1284]	@ 8005168 <HAL_DMA_Start_IT+0x838>
 8004c64:	454c      	cmp	r4, r9
 8004c66:	bf18      	it	ne
 8004c68:	4544      	cmpne	r4, r8
 8004c6a:	f109 0918 	add.w	r9, r9, #24
 8004c6e:	bf0c      	ite	eq
 8004c70:	f04f 0801 	moveq.w	r8, #1
 8004c74:	f04f 0800 	movne.w	r8, #0
 8004c78:	454c      	cmp	r4, r9
 8004c7a:	bf08      	it	eq
 8004c7c:	f048 0801 	orreq.w	r8, r8, #1
 8004c80:	f509 7956 	add.w	r9, r9, #856	@ 0x358
 8004c84:	454c      	cmp	r4, r9
 8004c86:	bf08      	it	eq
 8004c88:	f048 0801 	orreq.w	r8, r8, #1
 8004c8c:	f109 0918 	add.w	r9, r9, #24
 8004c90:	454c      	cmp	r4, r9
 8004c92:	bf08      	it	eq
 8004c94:	f048 0801 	orreq.w	r8, r8, #1
 8004c98:	f109 0918 	add.w	r9, r9, #24
 8004c9c:	454c      	cmp	r4, r9
 8004c9e:	bf08      	it	eq
 8004ca0:	f048 0801 	orreq.w	r8, r8, #1
 8004ca4:	f109 0918 	add.w	r9, r9, #24
 8004ca8:	454c      	cmp	r4, r9
 8004caa:	bf08      	it	eq
 8004cac:	f048 0801 	orreq.w	r8, r8, #1
 8004cb0:	f109 0918 	add.w	r9, r9, #24
 8004cb4:	454c      	cmp	r4, r9
 8004cb6:	bf08      	it	eq
 8004cb8:	f048 0801 	orreq.w	r8, r8, #1
 8004cbc:	f109 0918 	add.w	r9, r9, #24
 8004cc0:	454c      	cmp	r4, r9
 8004cc2:	bf08      	it	eq
 8004cc4:	f048 0801 	orreq.w	r8, r8, #1
 8004cc8:	f109 0918 	add.w	r9, r9, #24
 8004ccc:	454c      	cmp	r4, r9
 8004cce:	bf08      	it	eq
 8004cd0:	f048 0801 	orreq.w	r8, r8, #1
 8004cd4:	f1b8 0f00 	cmp.w	r8, #0
 8004cd8:	f47f ae7c 	bne.w	80049d4 <HAL_DMA_Start_IT+0xa4>
 8004cdc:	f8df 848c 	ldr.w	r8, [pc, #1164]	@ 800516c <HAL_DMA_Start_IT+0x83c>
 8004ce0:	4544      	cmp	r4, r8
 8004ce2:	f43f ae77 	beq.w	80049d4 <HAL_DMA_Start_IT+0xa4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004ce6:	f8df c488 	ldr.w	ip, [pc, #1160]	@ 8005170 <HAL_DMA_Start_IT+0x840>
 8004cea:	f8df 8488 	ldr.w	r8, [pc, #1160]	@ 8005174 <HAL_DMA_Start_IT+0x844>
 8004cee:	4544      	cmp	r4, r8
 8004cf0:	bf18      	it	ne
 8004cf2:	4564      	cmpne	r4, ip
 8004cf4:	f108 0814 	add.w	r8, r8, #20
 8004cf8:	bf0c      	ite	eq
 8004cfa:	f04f 0c01 	moveq.w	ip, #1
 8004cfe:	f04f 0c00 	movne.w	ip, #0
 8004d02:	4544      	cmp	r4, r8
 8004d04:	bf08      	it	eq
 8004d06:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d0a:	f108 0814 	add.w	r8, r8, #20
 8004d0e:	4544      	cmp	r4, r8
 8004d10:	bf08      	it	eq
 8004d12:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d16:	f108 0814 	add.w	r8, r8, #20
 8004d1a:	4544      	cmp	r4, r8
 8004d1c:	bf08      	it	eq
 8004d1e:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d22:	f108 0814 	add.w	r8, r8, #20
 8004d26:	4544      	cmp	r4, r8
 8004d28:	bf08      	it	eq
 8004d2a:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d2e:	f108 0814 	add.w	r8, r8, #20
 8004d32:	4544      	cmp	r4, r8
 8004d34:	bf08      	it	eq
 8004d36:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d3a:	f108 0814 	add.w	r8, r8, #20
 8004d3e:	4544      	cmp	r4, r8
 8004d40:	bf08      	it	eq
 8004d42:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d46:	f8df 8430 	ldr.w	r8, [pc, #1072]	@ 8005178 <HAL_DMA_Start_IT+0x848>
 8004d4a:	4544      	cmp	r4, r8
 8004d4c:	bf08      	it	eq
 8004d4e:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d52:	f108 0814 	add.w	r8, r8, #20
 8004d56:	4544      	cmp	r4, r8
 8004d58:	bf08      	it	eq
 8004d5a:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d5e:	f108 0814 	add.w	r8, r8, #20
 8004d62:	4544      	cmp	r4, r8
 8004d64:	bf08      	it	eq
 8004d66:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d6a:	f108 0814 	add.w	r8, r8, #20
 8004d6e:	4544      	cmp	r4, r8
 8004d70:	bf08      	it	eq
 8004d72:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d76:	f108 0814 	add.w	r8, r8, #20
 8004d7a:	4544      	cmp	r4, r8
 8004d7c:	bf08      	it	eq
 8004d7e:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d82:	f108 0814 	add.w	r8, r8, #20
 8004d86:	4544      	cmp	r4, r8
 8004d88:	bf08      	it	eq
 8004d8a:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d8e:	f108 0814 	add.w	r8, r8, #20
 8004d92:	4544      	cmp	r4, r8
 8004d94:	bf08      	it	eq
 8004d96:	f04c 0c01 	orreq.w	ip, ip, #1
 8004d9a:	f1bc 0f00 	cmp.w	ip, #0
 8004d9e:	d104      	bne.n	8004daa <HAL_DMA_Start_IT+0x47a>
 8004da0:	f8df c3d8 	ldr.w	ip, [pc, #984]	@ 800517c <HAL_DMA_Start_IT+0x84c>
 8004da4:	4564      	cmp	r4, ip
 8004da6:	f040 823f 	bne.w	8005228 <HAL_DMA_Start_IT+0x8f8>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004daa:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 8004dac:	f04f 0c01 	mov.w	ip, #1
 8004db0:	f006 081f 	and.w	r8, r6, #31
 8004db4:	9e01      	ldr	r6, [sp, #4]
 8004db6:	fa0c fc08 	lsl.w	ip, ip, r8
 8004dba:	f8c6 c004 	str.w	ip, [r6, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004dbe:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004dc0:	6883      	ldr	r3, [r0, #8]
 8004dc2:	2b40      	cmp	r3, #64	@ 0x40
 8004dc4:	f000 822e 	beq.w	8005224 <HAL_DMA_Start_IT+0x8f4>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004dc8:	60a1      	str	r1, [r4, #8]
      if(hdma->XferHalfCpltCallback != NULL)
 8004dca:	6c03      	ldr	r3, [r0, #64]	@ 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004dcc:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004dce:	e61e      	b.n	8004a0e <HAL_DMA_Start_IT+0xde>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	f023 031e 	bic.w	r3, r3, #30
 8004dd6:	f043 0316 	orr.w	r3, r3, #22
 8004dda:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004ddc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004dde:	b11b      	cbz	r3, 8004de8 <HAL_DMA_Start_IT+0x4b8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	f043 0308 	orr.w	r3, r3, #8
 8004de6:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004de8:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	03d2      	lsls	r2, r2, #15
 8004dee:	f57f aeb9 	bpl.w	8004b64 <HAL_DMA_Start_IT+0x234>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	e6b3      	b.n	8004b64 <HAL_DMA_Start_IT+0x234>
  __HAL_LOCK(hdma);
 8004dfc:	2002      	movs	r0, #2
}
 8004dfe:	b003      	add	sp, #12
 8004e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_ERROR;
 8004e04:	2001      	movs	r0, #1
}
 8004e06:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004e08:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004e0a:	60e1      	str	r1, [r4, #12]
 8004e0c:	e5f7      	b.n	80049fe <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 8004e0e:	f8df a348 	ldr.w	sl, [pc, #840]	@ 8005158 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e12:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004e16:	f8da 8070 	ldr.w	r8, [sl, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 8004e1a:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004e1e:	f028 0801 	bic.w	r8, r8, #1
 8004e22:	f8ca 8070 	str.w	r8, [sl, #112]	@ 0x70
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e26:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004e28:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004e2c:	f1bc 0f00 	cmp.w	ip, #0
 8004e30:	f47f adcd 	bne.w	80049ce <HAL_DMA_Start_IT+0x9e>
 8004e34:	e5ce      	b.n	80049d4 <HAL_DMA_Start_IT+0xa4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004e36:	49c8      	ldr	r1, [pc, #800]	@ (8005158 <HAL_DMA_Start_IT+0x828>)
 8004e38:	6f0a      	ldr	r2, [r1, #112]	@ 0x70
 8004e3a:	f022 021e 	bic.w	r2, r2, #30
 8004e3e:	f042 0216 	orr.w	r2, r2, #22
 8004e42:	670a      	str	r2, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f43f ae86 	beq.w	8004b56 <HAL_DMA_Start_IT+0x226>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	f043 0308 	orr.w	r3, r3, #8
 8004e50:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e52:	e61d      	b.n	8004a90 <HAL_DMA_Start_IT+0x160>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004e54:	49c0      	ldr	r1, [pc, #768]	@ (8005158 <HAL_DMA_Start_IT+0x828>)
 8004e56:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004e58:	f022 021e 	bic.w	r2, r2, #30
 8004e5c:	f042 0216 	orr.w	r2, r2, #22
 8004e60:	640a      	str	r2, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f1      	bne.n	8004e4a <HAL_DMA_Start_IT+0x51a>
 8004e66:	e7bf      	b.n	8004de8 <HAL_DMA_Start_IT+0x4b8>
    __HAL_DMA_DISABLE(hdma);
 8004e68:	f8df a2ec 	ldr.w	sl, [pc, #748]	@ 8005158 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e6c:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004e70:	f8da 8040 	ldr.w	r8, [sl, #64]	@ 0x40
    if(hdma->DMAmuxRequestGen != 0U)
 8004e74:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004e78:	f028 0801 	bic.w	r8, r8, #1
 8004e7c:	f8ca 8040 	str.w	r8, [sl, #64]	@ 0x40
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e80:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004e82:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004e86:	f1bc 0f00 	cmp.w	ip, #0
 8004e8a:	f47f ada0 	bne.w	80049ce <HAL_DMA_Start_IT+0x9e>
 8004e8e:	e5a1      	b.n	80049d4 <HAL_DMA_Start_IT+0xa4>
    __HAL_DMA_DISABLE(hdma);
 8004e90:	f8df a2c4 	ldr.w	sl, [pc, #708]	@ 8005158 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e94:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004e98:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
    if(hdma->DMAmuxRequestGen != 0U)
 8004e9c:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004ea0:	f028 0801 	bic.w	r8, r8, #1
 8004ea4:	f8ca 8058 	str.w	r8, [sl, #88]	@ 0x58
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ea8:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004eaa:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004eae:	f1bc 0f00 	cmp.w	ip, #0
 8004eb2:	f47f ad8c 	bne.w	80049ce <HAL_DMA_Start_IT+0x9e>
 8004eb6:	e58d      	b.n	80049d4 <HAL_DMA_Start_IT+0xa4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004eb8:	49a7      	ldr	r1, [pc, #668]	@ (8005158 <HAL_DMA_Start_IT+0x828>)
 8004eba:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004ebc:	f022 021e 	bic.w	r2, r2, #30
 8004ec0:	f042 0216 	orr.w	r2, r2, #22
 8004ec4:	658a      	str	r2, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1bf      	bne.n	8004e4a <HAL_DMA_Start_IT+0x51a>
 8004eca:	e644      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004ecc:	49a2      	ldr	r1, [pc, #648]	@ (8005158 <HAL_DMA_Start_IT+0x828>)
 8004ece:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004ed2:	f022 021e 	bic.w	r2, r2, #30
 8004ed6:	f042 0216 	orr.w	r2, r2, #22
 8004eda:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1b3      	bne.n	8004e4a <HAL_DMA_Start_IT+0x51a>
 8004ee2:	e638      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004ee4:	f8df a270 	ldr.w	sl, [pc, #624]	@ 8005158 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ee8:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004eec:	f8da 8088 	ldr.w	r8, [sl, #136]	@ 0x88
    if(hdma->DMAmuxRequestGen != 0U)
 8004ef0:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004ef4:	f028 0801 	bic.w	r8, r8, #1
 8004ef8:	f8ca 8088 	str.w	r8, [sl, #136]	@ 0x88
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004efc:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004efe:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004f02:	f1bc 0f00 	cmp.w	ip, #0
 8004f06:	f47f aea6 	bne.w	8004c56 <HAL_DMA_Start_IT+0x326>
 8004f0a:	e6a7      	b.n	8004c5c <HAL_DMA_Start_IT+0x32c>
    __HAL_DMA_DISABLE(hdma);
 8004f0c:	f8df a248 	ldr.w	sl, [pc, #584]	@ 8005158 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f10:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004f14:	f8da 80a0 	ldr.w	r8, [sl, #160]	@ 0xa0
    if(hdma->DMAmuxRequestGen != 0U)
 8004f18:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004f1c:	f028 0801 	bic.w	r8, r8, #1
 8004f20:	f8ca 80a0 	str.w	r8, [sl, #160]	@ 0xa0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f24:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004f26:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004f2a:	f1bc 0f00 	cmp.w	ip, #0
 8004f2e:	f47f ae92 	bne.w	8004c56 <HAL_DMA_Start_IT+0x326>
 8004f32:	e693      	b.n	8004c5c <HAL_DMA_Start_IT+0x32c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004f34:	4988      	ldr	r1, [pc, #544]	@ (8005158 <HAL_DMA_Start_IT+0x828>)
 8004f36:	f8d1 20a0 	ldr.w	r2, [r1, #160]	@ 0xa0
 8004f3a:	f022 021e 	bic.w	r2, r2, #30
 8004f3e:	f042 0216 	orr.w	r2, r2, #22
 8004f42:	f8c1 20a0 	str.w	r2, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	f47f af7f 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 8004f4c:	e603      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004f4e:	f8df a208 	ldr.w	sl, [pc, #520]	@ 8005158 <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f52:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004f56:	f8da 80b8 	ldr.w	r8, [sl, #184]	@ 0xb8
    if(hdma->DMAmuxRequestGen != 0U)
 8004f5a:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004f5e:	f028 0801 	bic.w	r8, r8, #1
 8004f62:	f8ca 80b8 	str.w	r8, [sl, #184]	@ 0xb8
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f66:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004f68:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004f6c:	f1bc 0f00 	cmp.w	ip, #0
 8004f70:	f47f ae71 	bne.w	8004c56 <HAL_DMA_Start_IT+0x326>
 8004f74:	e672      	b.n	8004c5c <HAL_DMA_Start_IT+0x32c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004f76:	4978      	ldr	r1, [pc, #480]	@ (8005158 <HAL_DMA_Start_IT+0x828>)
 8004f78:	f8d1 20b8 	ldr.w	r2, [r1, #184]	@ 0xb8
 8004f7c:	f022 021e 	bic.w	r2, r2, #30
 8004f80:	f042 0216 	orr.w	r2, r2, #22
 8004f84:	f8c1 20b8 	str.w	r2, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f47f af5e 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 8004f8e:	e5e2      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004f90:	4972      	ldr	r1, [pc, #456]	@ (800515c <HAL_DMA_Start_IT+0x82c>)
 8004f92:	690a      	ldr	r2, [r1, #16]
 8004f94:	f022 021e 	bic.w	r2, r2, #30
 8004f98:	f042 0216 	orr.w	r2, r2, #22
 8004f9c:	610a      	str	r2, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	f47f af53 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 8004fa4:	e5d7      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004fa6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800515c <HAL_DMA_Start_IT+0x82c>
 8004faa:	f8d8 c010 	ldr.w	ip, [r8, #16]
 8004fae:	f02c 0c01 	bic.w	ip, ip, #1
 8004fb2:	f8c8 c010 	str.w	ip, [r8, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004fb6:	f8df c1c8 	ldr.w	ip, [pc, #456]	@ 8005180 <HAL_DMA_Start_IT+0x850>
 8004fba:	4564      	cmp	r4, ip
 8004fbc:	f43f ae42 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004fc0:	f10c 0c18 	add.w	ip, ip, #24
 8004fc4:	4564      	cmp	r4, ip
 8004fc6:	f43f ae3d 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004fca:	f10c 0c18 	add.w	ip, ip, #24
 8004fce:	4564      	cmp	r4, ip
 8004fd0:	f43f ae38 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004fd4:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8005184 <HAL_DMA_Start_IT+0x854>
 8004fd8:	4564      	cmp	r4, ip
 8004fda:	f43f ae33 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004fde:	f10c 0c18 	add.w	ip, ip, #24
 8004fe2:	4564      	cmp	r4, ip
 8004fe4:	f43f ae2e 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004fe8:	f10c 0c18 	add.w	ip, ip, #24
 8004fec:	4564      	cmp	r4, ip
 8004fee:	f43f ae29 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004ff2:	f10c 0c18 	add.w	ip, ip, #24
 8004ff6:	4564      	cmp	r4, ip
 8004ff8:	f43f ae24 	beq.w	8004c44 <HAL_DMA_Start_IT+0x314>
 8004ffc:	f8df c178 	ldr.w	ip, [pc, #376]	@ 8005178 <HAL_DMA_Start_IT+0x848>
 8005000:	4564      	cmp	r4, ip
 8005002:	f000 80c3 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 8005006:	f10c 0c14 	add.w	ip, ip, #20
 800500a:	4564      	cmp	r4, ip
 800500c:	f000 80be 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 8005010:	f10c 0c14 	add.w	ip, ip, #20
 8005014:	4564      	cmp	r4, ip
 8005016:	f000 80b9 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 800501a:	f10c 0c14 	add.w	ip, ip, #20
 800501e:	4564      	cmp	r4, ip
 8005020:	f000 80b4 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 8005024:	f10c 0c14 	add.w	ip, ip, #20
 8005028:	4564      	cmp	r4, ip
 800502a:	f000 80af 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 800502e:	f10c 0c14 	add.w	ip, ip, #20
 8005032:	4564      	cmp	r4, ip
 8005034:	f000 80aa 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 8005038:	f10c 0c14 	add.w	ip, ip, #20
 800503c:	4564      	cmp	r4, ip
 800503e:	f000 80a5 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
 8005042:	f10c 0c14 	add.w	ip, ip, #20
 8005046:	4564      	cmp	r4, ip
 8005048:	f000 80a0 	beq.w	800518c <HAL_DMA_Start_IT+0x85c>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800504c:	f8df c124 	ldr.w	ip, [pc, #292]	@ 8005174 <HAL_DMA_Start_IT+0x844>
 8005050:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8005170 <HAL_DMA_Start_IT+0x840>
 8005054:	4544      	cmp	r4, r8
 8005056:	bf18      	it	ne
 8005058:	4564      	cmpne	r4, ip
 800505a:	f108 0828 	add.w	r8, r8, #40	@ 0x28
 800505e:	bf0c      	ite	eq
 8005060:	f04f 0c01 	moveq.w	ip, #1
 8005064:	f04f 0c00 	movne.w	ip, #0
 8005068:	4544      	cmp	r4, r8
 800506a:	bf08      	it	eq
 800506c:	f04c 0c01 	orreq.w	ip, ip, #1
 8005070:	f108 0814 	add.w	r8, r8, #20
 8005074:	4544      	cmp	r4, r8
 8005076:	bf08      	it	eq
 8005078:	f04c 0c01 	orreq.w	ip, ip, #1
 800507c:	f108 0814 	add.w	r8, r8, #20
 8005080:	4544      	cmp	r4, r8
 8005082:	bf08      	it	eq
 8005084:	f04c 0c01 	orreq.w	ip, ip, #1
 8005088:	f108 0814 	add.w	r8, r8, #20
 800508c:	4544      	cmp	r4, r8
 800508e:	bf08      	it	eq
 8005090:	f04c 0c01 	orreq.w	ip, ip, #1
 8005094:	f108 0814 	add.w	r8, r8, #20
 8005098:	4544      	cmp	r4, r8
 800509a:	bf08      	it	eq
 800509c:	f04c 0c01 	orreq.w	ip, ip, #1
 80050a0:	f1bc 0f00 	cmp.w	ip, #0
 80050a4:	f47f ae81 	bne.w	8004daa <HAL_DMA_Start_IT+0x47a>
 80050a8:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8005188 <HAL_DMA_Start_IT+0x858>
 80050ac:	4564      	cmp	r4, ip
      if(hdma->XferHalfCpltCallback != NULL)
 80050ae:	bf18      	it	ne
 80050b0:	6c01      	ldrne	r1, [r0, #64]	@ 0x40
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80050b2:	f43f ae7a 	beq.w	8004daa <HAL_DMA_Start_IT+0x47a>
 80050b6:	e4c4      	b.n	8004a42 <HAL_DMA_Start_IT+0x112>
    __HAL_DMA_DISABLE(hdma);
 80050b8:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 800515c <HAL_DMA_Start_IT+0x82c>
 80050bc:	f8d8 c028 	ldr.w	ip, [r8, #40]	@ 0x28
 80050c0:	f02c 0c01 	bic.w	ip, ip, #1
 80050c4:	f8c8 c028 	str.w	ip, [r8, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050c8:	e5bc      	b.n	8004c44 <HAL_DMA_Start_IT+0x314>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80050ca:	4a24      	ldr	r2, [pc, #144]	@ (800515c <HAL_DMA_Start_IT+0x82c>)
 80050cc:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80050ce:	f023 031e 	bic.w	r3, r3, #30
 80050d2:	f043 0316 	orr.w	r3, r3, #22
 80050d6:	6293      	str	r3, [r2, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 80050d8:	2900      	cmp	r1, #0
 80050da:	f47f aeb6 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 80050de:	e53a      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80050e0:	4a1e      	ldr	r2, [pc, #120]	@ (800515c <HAL_DMA_Start_IT+0x82c>)
 80050e2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80050e4:	f023 031e 	bic.w	r3, r3, #30
 80050e8:	f043 0316 	orr.w	r3, r3, #22
 80050ec:	6413      	str	r3, [r2, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 80050ee:	2900      	cmp	r1, #0
 80050f0:	f47f aeab 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 80050f4:	e52f      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 80050f6:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 800515c <HAL_DMA_Start_IT+0x82c>
 80050fa:	f8d8 c040 	ldr.w	ip, [r8, #64]	@ 0x40
 80050fe:	f02c 0c01 	bic.w	ip, ip, #1
 8005102:	f8c8 c040 	str.w	ip, [r8, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005106:	e59d      	b.n	8004c44 <HAL_DMA_Start_IT+0x314>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005108:	4a14      	ldr	r2, [pc, #80]	@ (800515c <HAL_DMA_Start_IT+0x82c>)
 800510a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800510c:	f023 031e 	bic.w	r3, r3, #30
 8005110:	f043 0316 	orr.w	r3, r3, #22
 8005114:	6593      	str	r3, [r2, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8005116:	2900      	cmp	r1, #0
 8005118:	f47f ae97 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 800511c:	e51b      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 800511e:	f8df 803c 	ldr.w	r8, [pc, #60]	@ 800515c <HAL_DMA_Start_IT+0x82c>
 8005122:	f8d8 c058 	ldr.w	ip, [r8, #88]	@ 0x58
 8005126:	f02c 0c01 	bic.w	ip, ip, #1
 800512a:	f8c8 c058 	str.w	ip, [r8, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800512e:	e584      	b.n	8004c3a <HAL_DMA_Start_IT+0x30a>
    __HAL_DMA_DISABLE(hdma);
 8005130:	f8df 8028 	ldr.w	r8, [pc, #40]	@ 800515c <HAL_DMA_Start_IT+0x82c>
 8005134:	f8d8 c070 	ldr.w	ip, [r8, #112]	@ 0x70
 8005138:	f02c 0c01 	bic.w	ip, ip, #1
 800513c:	f8c8 c070 	str.w	ip, [r8, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005140:	e748      	b.n	8004fd4 <HAL_DMA_Start_IT+0x6a4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005142:	4a06      	ldr	r2, [pc, #24]	@ (800515c <HAL_DMA_Start_IT+0x82c>)
 8005144:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8005146:	f023 031e 	bic.w	r3, r3, #30
 800514a:	f043 0316 	orr.w	r3, r3, #22
 800514e:	6713      	str	r3, [r2, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8005150:	2900      	cmp	r1, #0
 8005152:	f47f ae7a 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 8005156:	e4fe      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
 8005158:	40020000 	.word	0x40020000
 800515c:	40020400 	.word	0x40020400
 8005160:	40020088 	.word	0x40020088
 8005164:	40020458 	.word	0x40020458
 8005168:	400200a0 	.word	0x400200a0
 800516c:	400204b8 	.word	0x400204b8
 8005170:	48022c08 	.word	0x48022c08
 8005174:	48022c1c 	.word	0x48022c1c
 8005178:	58025408 	.word	0x58025408
 800517c:	58025494 	.word	0x58025494
 8005180:	40020410 	.word	0x40020410
 8005184:	40020470 	.word	0x40020470
 8005188:	48022c94 	.word	0x48022c94
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800518c:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
    if(hdma->DMAmuxRequestGen != 0U)
 8005190:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005194:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005196:	f1bc 0f00 	cmp.w	ip, #0
 800519a:	f47f ad5c 	bne.w	8004c56 <HAL_DMA_Start_IT+0x326>
 800519e:	e5a2      	b.n	8004ce6 <HAL_DMA_Start_IT+0x3b6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80051a0:	4a23      	ldr	r2, [pc, #140]	@ (8005230 <HAL_DMA_Start_IT+0x900>)
 80051a2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80051a6:	f023 031e 	bic.w	r3, r3, #30
 80051aa:	f043 0316 	orr.w	r3, r3, #22
 80051ae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 80051b2:	2900      	cmp	r1, #0
 80051b4:	f47f ae49 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 80051b8:	e4cd      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 80051ba:	f8df 8074 	ldr.w	r8, [pc, #116]	@ 8005230 <HAL_DMA_Start_IT+0x900>
 80051be:	f8d8 c088 	ldr.w	ip, [r8, #136]	@ 0x88
 80051c2:	f02c 0c01 	bic.w	ip, ip, #1
 80051c6:	f8c8 c088 	str.w	ip, [r8, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051ca:	e536      	b.n	8004c3a <HAL_DMA_Start_IT+0x30a>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80051cc:	4a18      	ldr	r2, [pc, #96]	@ (8005230 <HAL_DMA_Start_IT+0x900>)
 80051ce:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80051d2:	f023 031e 	bic.w	r3, r3, #30
 80051d6:	f043 0316 	orr.w	r3, r3, #22
 80051da:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 80051de:	2900      	cmp	r1, #0
 80051e0:	f47f ae33 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 80051e4:	e4b7      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 80051e6:	f8df 8048 	ldr.w	r8, [pc, #72]	@ 8005230 <HAL_DMA_Start_IT+0x900>
 80051ea:	f8d8 c0a0 	ldr.w	ip, [r8, #160]	@ 0xa0
 80051ee:	f02c 0c01 	bic.w	ip, ip, #1
 80051f2:	f8c8 c0a0 	str.w	ip, [r8, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051f6:	e6de      	b.n	8004fb6 <HAL_DMA_Start_IT+0x686>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80051f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005230 <HAL_DMA_Start_IT+0x900>)
 80051fa:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 80051fe:	f023 031e 	bic.w	r3, r3, #30
 8005202:	f043 0316 	orr.w	r3, r3, #22
 8005206:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 800520a:	2900      	cmp	r1, #0
 800520c:	f47f ae1d 	bne.w	8004e4a <HAL_DMA_Start_IT+0x51a>
 8005210:	e4a1      	b.n	8004b56 <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8005212:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 8005230 <HAL_DMA_Start_IT+0x900>
 8005216:	f8d8 c0b8 	ldr.w	ip, [r8, #184]	@ 0xb8
 800521a:	f02c 0c01 	bic.w	ip, ip, #1
 800521e:	f8c8 c0b8 	str.w	ip, [r8, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005222:	e6c8      	b.n	8004fb6 <HAL_DMA_Start_IT+0x686>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005224:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005226:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005228:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800522a:	f7ff bbf8 	b.w	8004a1e <HAL_DMA_Start_IT+0xee>
 800522e:	bf00      	nop
 8005230:	40020400 	.word	0x40020400

08005234 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8005234:	2800      	cmp	r0, #0
 8005236:	f000 8096 	beq.w	8005366 <HAL_DMA_Abort_IT+0x132>
{
 800523a:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800523c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8005240:	2b02      	cmp	r3, #2
 8005242:	f040 8083 	bne.w	800534c <HAL_DMA_Abort_IT+0x118>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005246:	6803      	ldr	r3, [r0, #0]
 8005248:	4a48      	ldr	r2, [pc, #288]	@ (800536c <HAL_DMA_Abort_IT+0x138>)
 800524a:	4293      	cmp	r3, r2
 800524c:	f000 8082 	beq.w	8005354 <HAL_DMA_Abort_IT+0x120>
 8005250:	3218      	adds	r2, #24
 8005252:	4293      	cmp	r3, r2
 8005254:	d07e      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005256:	3218      	adds	r2, #24
 8005258:	4293      	cmp	r3, r2
 800525a:	d07b      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 800525c:	3218      	adds	r2, #24
 800525e:	4293      	cmp	r3, r2
 8005260:	d078      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005262:	3218      	adds	r2, #24
 8005264:	4293      	cmp	r3, r2
 8005266:	d075      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005268:	3218      	adds	r2, #24
 800526a:	4293      	cmp	r3, r2
 800526c:	d072      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 800526e:	3218      	adds	r2, #24
 8005270:	4293      	cmp	r3, r2
 8005272:	d06f      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005274:	3218      	adds	r2, #24
 8005276:	4293      	cmp	r3, r2
 8005278:	d06c      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 800527a:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 800527e:	4293      	cmp	r3, r2
 8005280:	d068      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005282:	3218      	adds	r2, #24
 8005284:	4293      	cmp	r3, r2
 8005286:	d065      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005288:	3218      	adds	r2, #24
 800528a:	4293      	cmp	r3, r2
 800528c:	d062      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 800528e:	3218      	adds	r2, #24
 8005290:	4293      	cmp	r3, r2
 8005292:	d05f      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 8005294:	3218      	adds	r2, #24
 8005296:	4293      	cmp	r3, r2
 8005298:	d05c      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 800529a:	3218      	adds	r2, #24
 800529c:	4293      	cmp	r3, r2
 800529e:	d059      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 80052a0:	3218      	adds	r2, #24
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d056      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
 80052a6:	3218      	adds	r2, #24
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d053      	beq.n	8005354 <HAL_DMA_Abort_IT+0x120>
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052ac:	4a30      	ldr	r2, [pc, #192]	@ (8005370 <HAL_DMA_Abort_IT+0x13c>)
 80052ae:	4d31      	ldr	r5, [pc, #196]	@ (8005374 <HAL_DMA_Abort_IT+0x140>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80052b0:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052b2:	42ab      	cmp	r3, r5
 80052b4:	bf18      	it	ne
 80052b6:	4293      	cmpne	r3, r2
 80052b8:	4c2f      	ldr	r4, [pc, #188]	@ (8005378 <HAL_DMA_Abort_IT+0x144>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80052ba:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052be:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 80052c2:	bf0c      	ite	eq
 80052c4:	2201      	moveq	r2, #1
 80052c6:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80052c8:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052ca:	42a3      	cmp	r3, r4
 80052cc:	bf08      	it	eq
 80052ce:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80052d2:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052d4:	3428      	adds	r4, #40	@ 0x28
 80052d6:	42ab      	cmp	r3, r5
 80052d8:	bf08      	it	eq
 80052da:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80052de:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052e2:	42a3      	cmp	r3, r4
 80052e4:	bf08      	it	eq
 80052e6:	f042 0201 	orreq.w	r2, r2, #1
 80052ea:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 80052ec:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80052ee:	42a3      	cmp	r3, r4
 80052f0:	bf08      	it	eq
 80052f2:	f042 0201 	orreq.w	r2, r2, #1
 80052f6:	4921      	ldr	r1, [pc, #132]	@ (800537c <HAL_DMA_Abort_IT+0x148>)
 80052f8:	428b      	cmp	r3, r1
 80052fa:	bf08      	it	eq
 80052fc:	f042 0201 	orreq.w	r2, r2, #1
 8005300:	b912      	cbnz	r2, 8005308 <HAL_DMA_Abort_IT+0xd4>
 8005302:	4a1f      	ldr	r2, [pc, #124]	@ (8005380 <HAL_DMA_Abort_IT+0x14c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d117      	bne.n	8005338 <HAL_DMA_Abort_IT+0x104>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005308:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800530a:	6d84      	ldr	r4, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800530c:	e9d0 1517 	ldrd	r1, r5, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005310:	682a      	ldr	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005312:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005316:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800531a:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800531c:	602a      	str	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800531e:	6063      	str	r3, [r4, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8005320:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005322:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8005326:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8005328:	b133      	cbz	r3, 8005338 <HAL_DMA_Abort_IT+0x104>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800532a:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800532c:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005330:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005334:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005336:	604c      	str	r4, [r1, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8005338:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 800533a:	2200      	movs	r2, #0
      if(hdma->XferAbortCallback != NULL)
 800533c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      hdma->State = HAL_DMA_STATE_READY;
 800533e:	f880 1035 	strb.w	r1, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8005342:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8005346:	b163      	cbz	r3, 8005362 <HAL_DMA_Abort_IT+0x12e>
        hdma->XferAbortCallback(hdma);
 8005348:	4798      	blx	r3
 800534a:	e00a      	b.n	8005362 <HAL_DMA_Abort_IT+0x12e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800534c:	2380      	movs	r3, #128	@ 0x80
 800534e:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8005350:	2001      	movs	r0, #1
}
 8005352:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_ABORT;
 8005354:	2204      	movs	r2, #4
 8005356:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	f022 0201 	bic.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005362:	2000      	movs	r0, #0
}
 8005364:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8005366:	2001      	movs	r0, #1
}
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	40020010 	.word	0x40020010
 8005370:	5802541c 	.word	0x5802541c
 8005374:	58025408 	.word	0x58025408
 8005378:	58025430 	.word	0x58025430
 800537c:	58025480 	.word	0x58025480
 8005380:	58025494 	.word	0x58025494

08005384 <HAL_DMA_IRQHandler>:
{
 8005384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8005388:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 800538a:	4b5a      	ldr	r3, [pc, #360]	@ (80054f4 <HAL_DMA_IRQHandler+0x170>)
{
 800538c:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800538e:	6d84      	ldr	r4, [r0, #88]	@ 0x58
{
 8005390:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8005392:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8005394:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005396:	6803      	ldr	r3, [r0, #0]
 8005398:	4a57      	ldr	r2, [pc, #348]	@ (80054f8 <HAL_DMA_IRQHandler+0x174>)
 800539a:	4858      	ldr	r0, [pc, #352]	@ (80054fc <HAL_DMA_IRQHandler+0x178>)
  tmpisr_dma  = regs_dma->ISR;
 800539c:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800539e:	4293      	cmp	r3, r2
 80053a0:	bf18      	it	ne
 80053a2:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 80053a4:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80053a6:	bf0c      	ite	eq
 80053a8:	2001      	moveq	r0, #1
 80053aa:	2000      	movne	r0, #0
 80053ac:	f000 80b0 	beq.w	8005510 <HAL_DMA_IRQHandler+0x18c>
 80053b0:	3218      	adds	r2, #24
 80053b2:	4293      	cmp	r3, r2
 80053b4:	f000 82a6 	beq.w	8005904 <HAL_DMA_IRQHandler+0x580>
 80053b8:	3218      	adds	r2, #24
 80053ba:	4293      	cmp	r3, r2
 80053bc:	f000 82a2 	beq.w	8005904 <HAL_DMA_IRQHandler+0x580>
 80053c0:	3218      	adds	r2, #24
 80053c2:	4293      	cmp	r3, r2
 80053c4:	f000 82af 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053c8:	3218      	adds	r2, #24
 80053ca:	4293      	cmp	r3, r2
 80053cc:	f000 82ab 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053d0:	3218      	adds	r2, #24
 80053d2:	4293      	cmp	r3, r2
 80053d4:	f000 82a7 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053d8:	3218      	adds	r2, #24
 80053da:	4293      	cmp	r3, r2
 80053dc:	f000 82a3 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053e0:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80053e4:	4293      	cmp	r3, r2
 80053e6:	f000 829e 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053ea:	3218      	adds	r2, #24
 80053ec:	4293      	cmp	r3, r2
 80053ee:	f000 829a 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053f2:	3218      	adds	r2, #24
 80053f4:	4293      	cmp	r3, r2
 80053f6:	f000 8296 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 80053fa:	3218      	adds	r2, #24
 80053fc:	4293      	cmp	r3, r2
 80053fe:	f000 8292 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 8005402:	3218      	adds	r2, #24
 8005404:	4293      	cmp	r3, r2
 8005406:	f000 828e 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 800540a:	3218      	adds	r2, #24
 800540c:	4293      	cmp	r3, r2
 800540e:	f000 828a 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 8005412:	3218      	adds	r2, #24
 8005414:	4293      	cmp	r3, r2
 8005416:	f000 8286 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
 800541a:	3218      	adds	r2, #24
 800541c:	4293      	cmp	r3, r2
 800541e:	f000 8282 	beq.w	8005926 <HAL_DMA_IRQHandler+0x5a2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005422:	4a37      	ldr	r2, [pc, #220]	@ (8005500 <HAL_DMA_IRQHandler+0x17c>)
 8005424:	4837      	ldr	r0, [pc, #220]	@ (8005504 <HAL_DMA_IRQHandler+0x180>)
 8005426:	4283      	cmp	r3, r0
 8005428:	bf18      	it	ne
 800542a:	4293      	cmpne	r3, r2
 800542c:	f100 0014 	add.w	r0, r0, #20
 8005430:	bf0c      	ite	eq
 8005432:	2201      	moveq	r2, #1
 8005434:	2200      	movne	r2, #0
 8005436:	4283      	cmp	r3, r0
 8005438:	bf08      	it	eq
 800543a:	f042 0201 	orreq.w	r2, r2, #1
 800543e:	3014      	adds	r0, #20
 8005440:	4283      	cmp	r3, r0
 8005442:	bf08      	it	eq
 8005444:	f042 0201 	orreq.w	r2, r2, #1
 8005448:	3014      	adds	r0, #20
 800544a:	4283      	cmp	r3, r0
 800544c:	bf08      	it	eq
 800544e:	f042 0201 	orreq.w	r2, r2, #1
 8005452:	3014      	adds	r0, #20
 8005454:	4283      	cmp	r3, r0
 8005456:	bf08      	it	eq
 8005458:	f042 0201 	orreq.w	r2, r2, #1
 800545c:	3014      	adds	r0, #20
 800545e:	4283      	cmp	r3, r0
 8005460:	bf08      	it	eq
 8005462:	f042 0201 	orreq.w	r2, r2, #1
 8005466:	3014      	adds	r0, #20
 8005468:	4283      	cmp	r3, r0
 800546a:	bf08      	it	eq
 800546c:	f042 0201 	orreq.w	r2, r2, #1
 8005470:	4825      	ldr	r0, [pc, #148]	@ (8005508 <HAL_DMA_IRQHandler+0x184>)
 8005472:	4283      	cmp	r3, r0
 8005474:	bf08      	it	eq
 8005476:	f042 0201 	orreq.w	r2, r2, #1
 800547a:	3014      	adds	r0, #20
 800547c:	4283      	cmp	r3, r0
 800547e:	bf08      	it	eq
 8005480:	f042 0201 	orreq.w	r2, r2, #1
 8005484:	3014      	adds	r0, #20
 8005486:	4283      	cmp	r3, r0
 8005488:	bf08      	it	eq
 800548a:	f042 0201 	orreq.w	r2, r2, #1
 800548e:	3014      	adds	r0, #20
 8005490:	4283      	cmp	r3, r0
 8005492:	bf08      	it	eq
 8005494:	f042 0201 	orreq.w	r2, r2, #1
 8005498:	3014      	adds	r0, #20
 800549a:	4283      	cmp	r3, r0
 800549c:	bf08      	it	eq
 800549e:	f042 0201 	orreq.w	r2, r2, #1
 80054a2:	3014      	adds	r0, #20
 80054a4:	4283      	cmp	r3, r0
 80054a6:	bf08      	it	eq
 80054a8:	f042 0201 	orreq.w	r2, r2, #1
 80054ac:	3014      	adds	r0, #20
 80054ae:	4283      	cmp	r3, r0
 80054b0:	bf08      	it	eq
 80054b2:	f042 0201 	orreq.w	r2, r2, #1
 80054b6:	b912      	cbnz	r2, 80054be <HAL_DMA_IRQHandler+0x13a>
 80054b8:	4a14      	ldr	r2, [pc, #80]	@ (800550c <HAL_DMA_IRQHandler+0x188>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d116      	bne.n	80054ec <HAL_DMA_IRQHandler+0x168>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80054be:	6df0      	ldr	r0, [r6, #92]	@ 0x5c
 80054c0:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80054c2:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80054c4:	f000 001f 	and.w	r0, r0, #31
 80054c8:	4085      	lsls	r5, r0
 80054ca:	420d      	tst	r5, r1
 80054cc:	f000 8285 	beq.w	80059da <HAL_DMA_IRQHandler+0x656>
 80054d0:	0757      	lsls	r7, r2, #29
 80054d2:	f140 8282 	bpl.w	80059da <HAL_DMA_IRQHandler+0x656>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054d6:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80054d8:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054da:	f140 82b1 	bpl.w	8005a40 <HAL_DMA_IRQHandler+0x6bc>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80054de:	03d1      	lsls	r1, r2, #15
 80054e0:	f100 82b4 	bmi.w	8005a4c <HAL_DMA_IRQHandler+0x6c8>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80054e4:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f040 81f6 	bne.w	80058d8 <HAL_DMA_IRQHandler+0x554>
}
 80054ec:	b002      	add	sp, #8
 80054ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054f2:	bf00      	nop
 80054f4:	2400000c 	.word	0x2400000c
 80054f8:	40020028 	.word	0x40020028
 80054fc:	40020010 	.word	0x40020010
 8005500:	48022c08 	.word	0x48022c08
 8005504:	48022c1c 	.word	0x48022c1c
 8005508:	58025408 	.word	0x58025408
 800550c:	58025494 	.word	0x58025494
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005510:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8005514:	f04f 0c08 	mov.w	ip, #8
 8005518:	f00e 021f 	and.w	r2, lr, #31
 800551c:	fa0c f102 	lsl.w	r1, ip, r2
 8005520:	420f      	tst	r7, r1
 8005522:	f000 81de 	beq.w	80058e2 <HAL_DMA_IRQHandler+0x55e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005526:	f8d3 c000 	ldr.w	ip, [r3]
 800552a:	f01c 0f04 	tst.w	ip, #4
 800552e:	d00a      	beq.n	8005546 <HAL_DMA_IRQHandler+0x1c2>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005530:	f8d3 c000 	ldr.w	ip, [r3]
 8005534:	f02c 0c04 	bic.w	ip, ip, #4
 8005538:	f8c3 c000 	str.w	ip, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800553c:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800553e:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8005540:	f041 0101 	orr.w	r1, r1, #1
 8005544:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005546:	fa27 f102 	lsr.w	r1, r7, r2
 800554a:	07c9      	lsls	r1, r1, #31
 800554c:	d55b      	bpl.n	8005606 <HAL_DMA_IRQHandler+0x282>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800554e:	2800      	cmp	r0, #0
 8005550:	d14f      	bne.n	80055f2 <HAL_DMA_IRQHandler+0x26e>
 8005552:	49a2      	ldr	r1, [pc, #648]	@ (80057dc <HAL_DMA_IRQHandler+0x458>)
 8005554:	f8df c298 	ldr.w	ip, [pc, #664]	@ 80057f0 <HAL_DMA_IRQHandler+0x46c>
 8005558:	4563      	cmp	r3, ip
 800555a:	bf18      	it	ne
 800555c:	428b      	cmpne	r3, r1
 800555e:	f10c 0c18 	add.w	ip, ip, #24
 8005562:	bf0c      	ite	eq
 8005564:	2101      	moveq	r1, #1
 8005566:	2100      	movne	r1, #0
 8005568:	4563      	cmp	r3, ip
 800556a:	bf08      	it	eq
 800556c:	f041 0101 	orreq.w	r1, r1, #1
 8005570:	f10c 0c18 	add.w	ip, ip, #24
 8005574:	4563      	cmp	r3, ip
 8005576:	bf08      	it	eq
 8005578:	f041 0101 	orreq.w	r1, r1, #1
 800557c:	f10c 0c18 	add.w	ip, ip, #24
 8005580:	4563      	cmp	r3, ip
 8005582:	bf08      	it	eq
 8005584:	f041 0101 	orreq.w	r1, r1, #1
 8005588:	f10c 0c18 	add.w	ip, ip, #24
 800558c:	4563      	cmp	r3, ip
 800558e:	bf08      	it	eq
 8005590:	f041 0101 	orreq.w	r1, r1, #1
 8005594:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8005598:	4563      	cmp	r3, ip
 800559a:	bf08      	it	eq
 800559c:	f041 0101 	orreq.w	r1, r1, #1
 80055a0:	f10c 0c18 	add.w	ip, ip, #24
 80055a4:	4563      	cmp	r3, ip
 80055a6:	bf08      	it	eq
 80055a8:	f041 0101 	orreq.w	r1, r1, #1
 80055ac:	f10c 0c18 	add.w	ip, ip, #24
 80055b0:	4563      	cmp	r3, ip
 80055b2:	bf08      	it	eq
 80055b4:	f041 0101 	orreq.w	r1, r1, #1
 80055b8:	f10c 0c18 	add.w	ip, ip, #24
 80055bc:	4563      	cmp	r3, ip
 80055be:	bf08      	it	eq
 80055c0:	f041 0101 	orreq.w	r1, r1, #1
 80055c4:	f10c 0c18 	add.w	ip, ip, #24
 80055c8:	4563      	cmp	r3, ip
 80055ca:	bf08      	it	eq
 80055cc:	f041 0101 	orreq.w	r1, r1, #1
 80055d0:	f10c 0c18 	add.w	ip, ip, #24
 80055d4:	4563      	cmp	r3, ip
 80055d6:	bf08      	it	eq
 80055d8:	f041 0101 	orreq.w	r1, r1, #1
 80055dc:	f10c 0c18 	add.w	ip, ip, #24
 80055e0:	4563      	cmp	r3, ip
 80055e2:	bf08      	it	eq
 80055e4:	f041 0101 	orreq.w	r1, r1, #1
 80055e8:	b919      	cbnz	r1, 80055f2 <HAL_DMA_IRQHandler+0x26e>
 80055ea:	497d      	ldr	r1, [pc, #500]	@ (80057e0 <HAL_DMA_IRQHandler+0x45c>)
 80055ec:	428b      	cmp	r3, r1
 80055ee:	f040 81e3 	bne.w	80059b8 <HAL_DMA_IRQHandler+0x634>
 80055f2:	6959      	ldr	r1, [r3, #20]
 80055f4:	0609      	lsls	r1, r1, #24
 80055f6:	d506      	bpl.n	8005606 <HAL_DMA_IRQHandler+0x282>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80055f8:	2101      	movs	r1, #1
 80055fa:	4091      	lsls	r1, r2
 80055fc:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80055fe:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8005600:	f041 0102 	orr.w	r1, r1, #2
 8005604:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005606:	2104      	movs	r1, #4
 8005608:	4091      	lsls	r1, r2
 800560a:	4239      	tst	r1, r7
 800560c:	d05f      	beq.n	80056ce <HAL_DMA_IRQHandler+0x34a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800560e:	f8df c1cc 	ldr.w	ip, [pc, #460]	@ 80057dc <HAL_DMA_IRQHandler+0x458>
 8005612:	4563      	cmp	r3, ip
 8005614:	d051      	beq.n	80056ba <HAL_DMA_IRQHandler+0x336>
 8005616:	2800      	cmp	r0, #0
 8005618:	d14f      	bne.n	80056ba <HAL_DMA_IRQHandler+0x336>
 800561a:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800561e:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 80057f0 <HAL_DMA_IRQHandler+0x46c>
 8005622:	4543      	cmp	r3, r8
 8005624:	bf18      	it	ne
 8005626:	4563      	cmpne	r3, ip
 8005628:	f108 0830 	add.w	r8, r8, #48	@ 0x30
 800562c:	bf0c      	ite	eq
 800562e:	f04f 0c01 	moveq.w	ip, #1
 8005632:	f04f 0c00 	movne.w	ip, #0
 8005636:	4543      	cmp	r3, r8
 8005638:	bf08      	it	eq
 800563a:	f04c 0c01 	orreq.w	ip, ip, #1
 800563e:	f108 0818 	add.w	r8, r8, #24
 8005642:	4543      	cmp	r3, r8
 8005644:	bf08      	it	eq
 8005646:	f04c 0c01 	orreq.w	ip, ip, #1
 800564a:	f108 0818 	add.w	r8, r8, #24
 800564e:	4543      	cmp	r3, r8
 8005650:	bf08      	it	eq
 8005652:	f04c 0c01 	orreq.w	ip, ip, #1
 8005656:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 800565a:	4543      	cmp	r3, r8
 800565c:	bf08      	it	eq
 800565e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005662:	f108 0818 	add.w	r8, r8, #24
 8005666:	4543      	cmp	r3, r8
 8005668:	bf08      	it	eq
 800566a:	f04c 0c01 	orreq.w	ip, ip, #1
 800566e:	f108 0818 	add.w	r8, r8, #24
 8005672:	4543      	cmp	r3, r8
 8005674:	bf08      	it	eq
 8005676:	f04c 0c01 	orreq.w	ip, ip, #1
 800567a:	f108 0818 	add.w	r8, r8, #24
 800567e:	4543      	cmp	r3, r8
 8005680:	bf08      	it	eq
 8005682:	f04c 0c01 	orreq.w	ip, ip, #1
 8005686:	f108 0818 	add.w	r8, r8, #24
 800568a:	4543      	cmp	r3, r8
 800568c:	bf08      	it	eq
 800568e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005692:	f108 0818 	add.w	r8, r8, #24
 8005696:	4543      	cmp	r3, r8
 8005698:	bf08      	it	eq
 800569a:	f04c 0c01 	orreq.w	ip, ip, #1
 800569e:	f108 0818 	add.w	r8, r8, #24
 80056a2:	4543      	cmp	r3, r8
 80056a4:	bf08      	it	eq
 80056a6:	f04c 0c01 	orreq.w	ip, ip, #1
 80056aa:	f1bc 0f00 	cmp.w	ip, #0
 80056ae:	d104      	bne.n	80056ba <HAL_DMA_IRQHandler+0x336>
 80056b0:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 80057e0 <HAL_DMA_IRQHandler+0x45c>
 80056b4:	4563      	cmp	r3, ip
 80056b6:	f040 8185 	bne.w	80059c4 <HAL_DMA_IRQHandler+0x640>
 80056ba:	f8d3 c000 	ldr.w	ip, [r3]
 80056be:	f01c 0f02 	tst.w	ip, #2
 80056c2:	d004      	beq.n	80056ce <HAL_DMA_IRQHandler+0x34a>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80056c4:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80056c6:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 80056c8:	f041 0104 	orr.w	r1, r1, #4
 80056cc:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056ce:	2110      	movs	r1, #16
 80056d0:	fa01 f202 	lsl.w	r2, r1, r2
 80056d4:	423a      	tst	r2, r7
 80056d6:	d05b      	beq.n	8005790 <HAL_DMA_IRQHandler+0x40c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80056d8:	4940      	ldr	r1, [pc, #256]	@ (80057dc <HAL_DMA_IRQHandler+0x458>)
 80056da:	428b      	cmp	r3, r1
 80056dc:	d042      	beq.n	8005764 <HAL_DMA_IRQHandler+0x3e0>
 80056de:	2800      	cmp	r0, #0
 80056e0:	d140      	bne.n	8005764 <HAL_DMA_IRQHandler+0x3e0>
 80056e2:	3118      	adds	r1, #24
 80056e4:	483f      	ldr	r0, [pc, #252]	@ (80057e4 <HAL_DMA_IRQHandler+0x460>)
 80056e6:	4283      	cmp	r3, r0
 80056e8:	bf18      	it	ne
 80056ea:	428b      	cmpne	r3, r1
 80056ec:	f100 0018 	add.w	r0, r0, #24
 80056f0:	bf0c      	ite	eq
 80056f2:	2101      	moveq	r1, #1
 80056f4:	2100      	movne	r1, #0
 80056f6:	4283      	cmp	r3, r0
 80056f8:	bf08      	it	eq
 80056fa:	f041 0101 	orreq.w	r1, r1, #1
 80056fe:	3018      	adds	r0, #24
 8005700:	4283      	cmp	r3, r0
 8005702:	bf08      	it	eq
 8005704:	f041 0101 	orreq.w	r1, r1, #1
 8005708:	3018      	adds	r0, #24
 800570a:	4283      	cmp	r3, r0
 800570c:	bf08      	it	eq
 800570e:	f041 0101 	orreq.w	r1, r1, #1
 8005712:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8005716:	4283      	cmp	r3, r0
 8005718:	bf08      	it	eq
 800571a:	f041 0101 	orreq.w	r1, r1, #1
 800571e:	3018      	adds	r0, #24
 8005720:	4283      	cmp	r3, r0
 8005722:	bf08      	it	eq
 8005724:	f041 0101 	orreq.w	r1, r1, #1
 8005728:	3018      	adds	r0, #24
 800572a:	4283      	cmp	r3, r0
 800572c:	bf08      	it	eq
 800572e:	f041 0101 	orreq.w	r1, r1, #1
 8005732:	3018      	adds	r0, #24
 8005734:	4283      	cmp	r3, r0
 8005736:	bf08      	it	eq
 8005738:	f041 0101 	orreq.w	r1, r1, #1
 800573c:	3018      	adds	r0, #24
 800573e:	4283      	cmp	r3, r0
 8005740:	bf08      	it	eq
 8005742:	f041 0101 	orreq.w	r1, r1, #1
 8005746:	3018      	adds	r0, #24
 8005748:	4283      	cmp	r3, r0
 800574a:	bf08      	it	eq
 800574c:	f041 0101 	orreq.w	r1, r1, #1
 8005750:	3018      	adds	r0, #24
 8005752:	4283      	cmp	r3, r0
 8005754:	bf08      	it	eq
 8005756:	f041 0101 	orreq.w	r1, r1, #1
 800575a:	b919      	cbnz	r1, 8005764 <HAL_DMA_IRQHandler+0x3e0>
 800575c:	4920      	ldr	r1, [pc, #128]	@ (80057e0 <HAL_DMA_IRQHandler+0x45c>)
 800575e:	428b      	cmp	r3, r1
 8005760:	f040 8137 	bne.w	80059d2 <HAL_DMA_IRQHandler+0x64e>
 8005764:	6819      	ldr	r1, [r3, #0]
 8005766:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 800576a:	b189      	cbz	r1, 8005790 <HAL_DMA_IRQHandler+0x40c>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800576c:	60a2      	str	r2, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	0350      	lsls	r0, r2, #13
 8005772:	f100 80e7 	bmi.w	8005944 <HAL_DMA_IRQHandler+0x5c0>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	05d2      	lsls	r2, r2, #23
 800577a:	d403      	bmi.n	8005784 <HAL_DMA_IRQHandler+0x400>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	f022 0208 	bic.w	r2, r2, #8
 8005782:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8005784:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005786:	b11b      	cbz	r3, 8005790 <HAL_DMA_IRQHandler+0x40c>
            hdma->XferHalfCpltCallback(hdma);
 8005788:	4630      	mov	r0, r6
 800578a:	4798      	blx	r3
 800578c:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005790:	f00e 011f 	and.w	r1, lr, #31
 8005794:	2020      	movs	r0, #32
 8005796:	4088      	lsls	r0, r1
 8005798:	4238      	tst	r0, r7
 800579a:	d073      	beq.n	8005884 <HAL_DMA_IRQHandler+0x500>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800579c:	6832      	ldr	r2, [r6, #0]
 800579e:	4b12      	ldr	r3, [pc, #72]	@ (80057e8 <HAL_DMA_IRQHandler+0x464>)
 80057a0:	4f12      	ldr	r7, [pc, #72]	@ (80057ec <HAL_DMA_IRQHandler+0x468>)
 80057a2:	42ba      	cmp	r2, r7
 80057a4:	bf18      	it	ne
 80057a6:	429a      	cmpne	r2, r3
 80057a8:	f107 0718 	add.w	r7, r7, #24
 80057ac:	bf0c      	ite	eq
 80057ae:	2301      	moveq	r3, #1
 80057b0:	2300      	movne	r3, #0
 80057b2:	42ba      	cmp	r2, r7
 80057b4:	bf08      	it	eq
 80057b6:	f043 0301 	orreq.w	r3, r3, #1
 80057ba:	3718      	adds	r7, #24
 80057bc:	42ba      	cmp	r2, r7
 80057be:	bf08      	it	eq
 80057c0:	f043 0301 	orreq.w	r3, r3, #1
 80057c4:	3718      	adds	r7, #24
 80057c6:	42ba      	cmp	r2, r7
 80057c8:	bf08      	it	eq
 80057ca:	f043 0301 	orreq.w	r3, r3, #1
 80057ce:	3718      	adds	r7, #24
 80057d0:	42ba      	cmp	r2, r7
 80057d2:	bf08      	it	eq
 80057d4:	f043 0301 	orreq.w	r3, r3, #1
 80057d8:	3718      	adds	r7, #24
 80057da:	e00b      	b.n	80057f4 <HAL_DMA_IRQHandler+0x470>
 80057dc:	40020040 	.word	0x40020040
 80057e0:	400204b8 	.word	0x400204b8
 80057e4:	40020070 	.word	0x40020070
 80057e8:	40020010 	.word	0x40020010
 80057ec:	40020028 	.word	0x40020028
 80057f0:	40020058 	.word	0x40020058
 80057f4:	42ba      	cmp	r2, r7
 80057f6:	bf08      	it	eq
 80057f8:	f043 0301 	orreq.w	r3, r3, #1
 80057fc:	3718      	adds	r7, #24
 80057fe:	42ba      	cmp	r2, r7
 8005800:	bf08      	it	eq
 8005802:	f043 0301 	orreq.w	r3, r3, #1
 8005806:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 800580a:	42ba      	cmp	r2, r7
 800580c:	bf08      	it	eq
 800580e:	f043 0301 	orreq.w	r3, r3, #1
 8005812:	3718      	adds	r7, #24
 8005814:	42ba      	cmp	r2, r7
 8005816:	bf08      	it	eq
 8005818:	f043 0301 	orreq.w	r3, r3, #1
 800581c:	3718      	adds	r7, #24
 800581e:	42ba      	cmp	r2, r7
 8005820:	bf08      	it	eq
 8005822:	f043 0301 	orreq.w	r3, r3, #1
 8005826:	3718      	adds	r7, #24
 8005828:	42ba      	cmp	r2, r7
 800582a:	bf08      	it	eq
 800582c:	f043 0301 	orreq.w	r3, r3, #1
 8005830:	3718      	adds	r7, #24
 8005832:	42ba      	cmp	r2, r7
 8005834:	bf08      	it	eq
 8005836:	f043 0301 	orreq.w	r3, r3, #1
 800583a:	3718      	adds	r7, #24
 800583c:	42ba      	cmp	r2, r7
 800583e:	bf08      	it	eq
 8005840:	f043 0301 	orreq.w	r3, r3, #1
 8005844:	3718      	adds	r7, #24
 8005846:	42ba      	cmp	r2, r7
 8005848:	bf08      	it	eq
 800584a:	f043 0301 	orreq.w	r3, r3, #1
 800584e:	b91b      	cbnz	r3, 8005858 <HAL_DMA_IRQHandler+0x4d4>
 8005850:	4b89      	ldr	r3, [pc, #548]	@ (8005a78 <HAL_DMA_IRQHandler+0x6f4>)
 8005852:	429a      	cmp	r2, r3
 8005854:	f040 80f0 	bne.w	8005a38 <HAL_DMA_IRQHandler+0x6b4>
 8005858:	6813      	ldr	r3, [r2, #0]
 800585a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800585e:	b18b      	cbz	r3, 8005884 <HAL_DMA_IRQHandler+0x500>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005860:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005862:	f896 3035 	ldrb.w	r3, [r6, #53]	@ 0x35
 8005866:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005868:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800586a:	d074      	beq.n	8005956 <HAL_DMA_IRQHandler+0x5d2>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800586c:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005870:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005872:	f000 808a 	beq.w	800598a <HAL_DMA_IRQHandler+0x606>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005876:	031f      	lsls	r7, r3, #12
 8005878:	f140 8095 	bpl.w	80059a6 <HAL_DMA_IRQHandler+0x622>
          if(hdma->XferCpltCallback != NULL)
 800587c:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 800587e:	b10b      	cbz	r3, 8005884 <HAL_DMA_IRQHandler+0x500>
            hdma->XferCpltCallback(hdma);
 8005880:	4630      	mov	r0, r6
 8005882:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005884:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8005886:	2b00      	cmp	r3, #0
 8005888:	f43f ae30 	beq.w	80054ec <HAL_DMA_IRQHandler+0x168>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800588c:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800588e:	07dc      	lsls	r4, r3, #31
 8005890:	d51e      	bpl.n	80058d0 <HAL_DMA_IRQHandler+0x54c>
        __HAL_DMA_DISABLE(hdma);
 8005892:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8005894:	2104      	movs	r1, #4
 8005896:	f886 1035 	strb.w	r1, [r6, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 800589a:	4978      	ldr	r1, [pc, #480]	@ (8005a7c <HAL_DMA_IRQHandler+0x6f8>)
        __HAL_DMA_DISABLE(hdma);
 800589c:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800589e:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 80058a2:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80058a6:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 80058a8:	6013      	str	r3, [r2, #0]
 80058aa:	e002      	b.n	80058b2 <HAL_DMA_IRQHandler+0x52e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80058ac:	6813      	ldr	r3, [r2, #0]
 80058ae:	07d8      	lsls	r0, r3, #31
 80058b0:	d504      	bpl.n	80058bc <HAL_DMA_IRQHandler+0x538>
          if (++count > timeout)
 80058b2:	9b01      	ldr	r3, [sp, #4]
 80058b4:	3301      	adds	r3, #1
 80058b6:	428b      	cmp	r3, r1
 80058b8:	9301      	str	r3, [sp, #4]
 80058ba:	d9f7      	bls.n	80058ac <HAL_DMA_IRQHandler+0x528>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80058bc:	6813      	ldr	r3, [r2, #0]
 80058be:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80058c0:	bf4c      	ite	mi
 80058c2:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80058c4:	2301      	movpl	r3, #1
 80058c6:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80058ca:	2300      	movs	r3, #0
 80058cc:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 80058d0:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f43f ae0a 	beq.w	80054ec <HAL_DMA_IRQHandler+0x168>
          hdma->XferCpltCallback(hdma);
 80058d8:	4630      	mov	r0, r6
}
 80058da:	b002      	add	sp, #8
 80058dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 80058e0:	4718      	bx	r3
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058e2:	fa27 f102 	lsr.w	r1, r7, r2
 80058e6:	07c9      	lsls	r1, r1, #31
 80058e8:	f53f ae83 	bmi.w	80055f2 <HAL_DMA_IRQHandler+0x26e>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058ec:	2104      	movs	r1, #4
 80058ee:	4091      	lsls	r1, r2
 80058f0:	420f      	tst	r7, r1
 80058f2:	f47f aee2 	bne.w	80056ba <HAL_DMA_IRQHandler+0x336>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80058f6:	2110      	movs	r1, #16
 80058f8:	fa01 f202 	lsl.w	r2, r1, r2
 80058fc:	4217      	tst	r7, r2
 80058fe:	f47f af31 	bne.w	8005764 <HAL_DMA_IRQHandler+0x3e0>
 8005902:	e745      	b.n	8005790 <HAL_DMA_IRQHandler+0x40c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005904:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8005908:	f04f 0c08 	mov.w	ip, #8
 800590c:	f00e 021f 	and.w	r2, lr, #31
 8005910:	fa0c f102 	lsl.w	r1, ip, r2
 8005914:	420f      	tst	r7, r1
 8005916:	f47f ae06 	bne.w	8005526 <HAL_DMA_IRQHandler+0x1a2>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800591a:	fa27 f102 	lsr.w	r1, r7, r2
 800591e:	07c9      	lsls	r1, r1, #31
 8005920:	f53f ae67 	bmi.w	80055f2 <HAL_DMA_IRQHandler+0x26e>
 8005924:	e66f      	b.n	8005606 <HAL_DMA_IRQHandler+0x282>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005926:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 800592a:	2108      	movs	r1, #8
 800592c:	f00e 021f 	and.w	r2, lr, #31
 8005930:	4091      	lsls	r1, r2
 8005932:	420f      	tst	r7, r1
 8005934:	f47f adf7 	bne.w	8005526 <HAL_DMA_IRQHandler+0x1a2>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005938:	fa27 f102 	lsr.w	r1, r7, r2
 800593c:	07c9      	lsls	r1, r1, #31
 800593e:	f53f ae58 	bmi.w	80055f2 <HAL_DMA_IRQHandler+0x26e>
 8005942:	e660      	b.n	8005606 <HAL_DMA_IRQHandler+0x282>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	0319      	lsls	r1, r3, #12
 8005948:	f57f af1c 	bpl.w	8005784 <HAL_DMA_IRQHandler+0x400>
            if(hdma->XferM1HalfCpltCallback != NULL)
 800594c:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 800594e:	2b00      	cmp	r3, #0
 8005950:	f47f af1a 	bne.w	8005788 <HAL_DMA_IRQHandler+0x404>
 8005954:	e71c      	b.n	8005790 <HAL_DMA_IRQHandler+0x40c>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005956:	f023 0316 	bic.w	r3, r3, #22
 800595a:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800595c:	6953      	ldr	r3, [r2, #20]
 800595e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005962:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005964:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005966:	b31b      	cbz	r3, 80059b0 <HAL_DMA_IRQHandler+0x62c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005968:	6813      	ldr	r3, [r2, #0]
 800596a:	f023 0308 	bic.w	r3, r3, #8
 800596e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005970:	233f      	movs	r3, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8005972:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8005974:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005976:	408b      	lsls	r3, r1
 8005978:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 800597a:	6d33      	ldr	r3, [r6, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 800597c:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8005980:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1a7      	bne.n	80058d8 <HAL_DMA_IRQHandler+0x554>
 8005988:	e5b0      	b.n	80054ec <HAL_DMA_IRQHandler+0x168>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800598a:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 800598e:	f47f af75 	bne.w	800587c <HAL_DMA_IRQHandler+0x4f8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005992:	6811      	ldr	r1, [r2, #0]
 8005994:	f021 0110 	bic.w	r1, r1, #16
 8005998:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 800599a:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 800599c:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80059a0:	f886 2035 	strb.w	r2, [r6, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 80059a4:	e76a      	b.n	800587c <HAL_DMA_IRQHandler+0x4f8>
            if(hdma->XferM1CpltCallback != NULL)
 80059a6:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	f47f af69 	bne.w	8005880 <HAL_DMA_IRQHandler+0x4fc>
 80059ae:	e769      	b.n	8005884 <HAL_DMA_IRQHandler+0x500>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80059b0:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1d8      	bne.n	8005968 <HAL_DMA_IRQHandler+0x5e4>
 80059b6:	e7db      	b.n	8005970 <HAL_DMA_IRQHandler+0x5ec>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80059b8:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80059ba:	2104      	movs	r1, #4
 80059bc:	4091      	lsls	r1, r2
 80059be:	4239      	tst	r1, r7
 80059c0:	f43f ae85 	beq.w	80056ce <HAL_DMA_IRQHandler+0x34a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80059c4:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80059c6:	2110      	movs	r1, #16
 80059c8:	fa01 f202 	lsl.w	r2, r1, r2
 80059cc:	4217      	tst	r7, r2
 80059ce:	f43f aedf 	beq.w	8005790 <HAL_DMA_IRQHandler+0x40c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80059d2:	6819      	ldr	r1, [r3, #0]
 80059d4:	f3c1 0180 	ubfx	r1, r1, #2, #1
 80059d8:	e6c7      	b.n	800576a <HAL_DMA_IRQHandler+0x3e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80059da:	2502      	movs	r5, #2
 80059dc:	4085      	lsls	r5, r0
 80059de:	420d      	tst	r5, r1
 80059e0:	d00b      	beq.n	80059fa <HAL_DMA_IRQHandler+0x676>
 80059e2:	0797      	lsls	r7, r2, #30
 80059e4:	d509      	bpl.n	80059fa <HAL_DMA_IRQHandler+0x676>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059e6:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80059e8:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80059ea:	d534      	bpl.n	8005a56 <HAL_DMA_IRQHandler+0x6d2>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80059ec:	03d7      	lsls	r7, r2, #15
 80059ee:	d43e      	bmi.n	8005a6e <HAL_DMA_IRQHandler+0x6ea>
          if(hdma->XferM1CpltCallback != NULL)
 80059f0:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f47f af70 	bne.w	80058d8 <HAL_DMA_IRQHandler+0x554>
 80059f8:	e578      	b.n	80054ec <HAL_DMA_IRQHandler+0x168>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80059fa:	2508      	movs	r5, #8
 80059fc:	4085      	lsls	r5, r0
 80059fe:	420d      	tst	r5, r1
 8005a00:	f43f ad74 	beq.w	80054ec <HAL_DMA_IRQHandler+0x168>
 8005a04:	0715      	lsls	r5, r2, #28
 8005a06:	f57f ad71 	bpl.w	80054ec <HAL_DMA_IRQHandler+0x168>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a0a:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8005a0c:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a0e:	f022 020e 	bic.w	r2, r2, #14
 8005a12:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005a14:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8005a16:	6cf2      	ldr	r2, [r6, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005a18:	fa03 f000 	lsl.w	r0, r3, r0
 8005a1c:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a1e:	6573      	str	r3, [r6, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8005a20:	f886 1034 	strb.w	r1, [r6, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8005a24:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8005a28:	2a00      	cmp	r2, #0
 8005a2a:	f43f ad5f 	beq.w	80054ec <HAL_DMA_IRQHandler+0x168>
        hdma->XferErrorCallback(hdma);
 8005a2e:	4630      	mov	r0, r6
}
 8005a30:	b002      	add	sp, #8
 8005a32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8005a36:	4710      	bx	r2
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005a38:	6813      	ldr	r3, [r2, #0]
 8005a3a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005a3e:	e70e      	b.n	800585e <HAL_DMA_IRQHandler+0x4da>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a40:	0692      	lsls	r2, r2, #26
 8005a42:	d403      	bmi.n	8005a4c <HAL_DMA_IRQHandler+0x6c8>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	f022 0204 	bic.w	r2, r2, #4
 8005a4a:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8005a4c:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f47f af42 	bne.w	80058d8 <HAL_DMA_IRQHandler+0x554>
 8005a54:	e54a      	b.n	80054ec <HAL_DMA_IRQHandler+0x168>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a56:	f012 0220 	ands.w	r2, r2, #32
 8005a5a:	d108      	bne.n	8005a6e <HAL_DMA_IRQHandler+0x6ea>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a5c:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005a5e:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a60:	f021 010a 	bic.w	r1, r1, #10
 8005a64:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005a66:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8005a6a:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8005a6e:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f47f af31 	bne.w	80058d8 <HAL_DMA_IRQHandler+0x554>
 8005a76:	e539      	b.n	80054ec <HAL_DMA_IRQHandler+0x168>
 8005a78:	400204b8 	.word	0x400204b8
 8005a7c:	1b4e81b5 	.word	0x1b4e81b5

08005a80 <HAL_DMA_GetState>:
  return hdma->State;
 8005a80:	f890 0035 	ldrb.w	r0, [r0, #53]	@ 0x35
}
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop

08005a88 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005a88:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8005a8a:	4770      	bx	lr

08005a8c <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	d035      	beq.n	8005afc <HAL_DMA2D_Init+0x70>
{
 8005a90:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005a92:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
 8005a96:	4604      	mov	r4, r0
 8005a98:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005a9c:	b34b      	cbz	r3, 8005af2 <HAL_DMA2D_Init+0x66>

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005a9e:	6823      	ldr	r3, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005aa0:	2002      	movs	r0, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005aa2:	6862      	ldr	r2, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005aa4:	f884 0061 	strb.w	r0, [r4, #97]	@ 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005aa8:	69e1      	ldr	r1, [r4, #28]
 8005aaa:	681d      	ldr	r5, [r3, #0]
 8005aac:	4814      	ldr	r0, [pc, #80]	@ (8005b00 <HAL_DMA2D_Init+0x74>)
 8005aae:	4311      	orrs	r1, r2

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005ab0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005ab2:	4028      	ands	r0, r5
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005ab4:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005ab6:	4301      	orrs	r1, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005ab8:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005aba:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005abc:	4302      	orrs	r2, r0
 8005abe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ac0:	4810      	ldr	r0, [pc, #64]	@ (8005b04 <HAL_DMA2D_Init+0x78>)
 8005ac2:	4008      	ands	r0, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005ac4:	4910      	ldr	r1, [pc, #64]	@ (8005b08 <HAL_DMA2D_Init+0x7c>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005ac6:	4302      	orrs	r2, r0
 8005ac8:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005aca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005acc:	4011      	ands	r1, r2
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005ace:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005ad2:	4329      	orrs	r1, r5
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005ad4:	0552      	lsls	r2, r2, #21
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005ad6:	6419      	str	r1, [r3, #64]	@ 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005ad8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ada:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005ade:	2000      	movs	r0, #0
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005ae0:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005ae8:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005aea:	6660      	str	r0, [r4, #100]	@ 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005aec:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61

  return HAL_OK;
}
 8005af0:	bd38      	pop	{r3, r4, r5, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8005af2:	f880 2060 	strb.w	r2, [r0, #96]	@ 0x60
    HAL_DMA2D_MspInit(hdma2d);
 8005af6:	f7fc ff83 	bl	8002a00 <HAL_DMA2D_MspInit>
 8005afa:	e7d0      	b.n	8005a9e <HAL_DMA2D_Init+0x12>
    return HAL_ERROR;
 8005afc:	2001      	movs	r0, #1
}
 8005afe:	4770      	bx	lr
 8005b00:	fff8ffbf 	.word	0xfff8ffbf
 8005b04:	fffffef8 	.word	0xfffffef8
 8005b08:	ffff0000 	.word	0xffff0000

08005b0c <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8005b0c:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005b0e:	f890 4060 	ldrb.w	r4, [r0, #96]	@ 0x60
 8005b12:	2c01      	cmp	r4, #1
 8005b14:	d03a      	beq.n	8005b8c <HAL_DMA2D_Start+0x80>
 8005b16:	2401      	movs	r4, #1
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005b18:	9d03      	ldr	r5, [sp, #12]
  __HAL_LOCK(hdma2d);
 8005b1a:	f880 4060 	strb.w	r4, [r0, #96]	@ 0x60
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005b1e:	2402      	movs	r4, #2
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005b20:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005b24:	f880 4061 	strb.w	r4, [r0, #97]	@ 0x61

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005b28:	e9d0 4600 	ldrd	r4, r6, [r0]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005b2c:	6c65      	ldr	r5, [r4, #68]	@ 0x44
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005b2e:	f5b6 3f40 	cmp.w	r6, #196608	@ 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005b32:	f005 4c40 	and.w	ip, r5, #3221225472	@ 0xc0000000
 8005b36:	ea43 030c 	orr.w	r3, r3, ip
 8005b3a:	6463      	str	r3, [r4, #68]	@ 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005b3c:	63e2      	str	r2, [r4, #60]	@ 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005b3e:	d00a      	beq.n	8005b56 <HAL_DMA2D_Start+0x4a>
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8005b40:	f5b6 2f80 	cmp.w	r6, #262144	@ 0x40000
 8005b44:	d025      	beq.n	8005b92 <HAL_DMA2D_Start+0x86>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
  }
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005b46:	60e1      	str	r1, [r4, #12]
  __HAL_DMA2D_ENABLE(hdma2d);
 8005b48:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8005b4a:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8005b4c:	f043 0301 	orr.w	r3, r3, #1
 8005b50:	6023      	str	r3, [r4, #0]
}
 8005b52:	bc70      	pop	{r4, r5, r6}
 8005b54:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005b56:	6883      	ldr	r3, [r0, #8]
 8005b58:	b1b3      	cbz	r3, 8005b88 <HAL_DMA2D_Start+0x7c>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d026      	beq.n	8005bac <HAL_DMA2D_Start+0xa0>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005b5e:	2b02      	cmp	r3, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005b60:	f401 027f 	and.w	r2, r1, #16711680	@ 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005b64:	f401 457f 	and.w	r5, r1, #65280	@ 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005b68:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005b6a:	d022      	beq.n	8005bb2 <HAL_DMA2D_Start+0xa6>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005b6c:	2b03      	cmp	r3, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005b6e:	f001 417f 	and.w	r1, r1, #4278190080	@ 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005b72:	d010      	beq.n	8005b96 <HAL_DMA2D_Start+0x8a>
      tmp2 = (tmp2 >> 20U);
 8005b74:	0d13      	lsrs	r3, r2, #20
      tmp3 = (tmp3 >> 12U);
 8005b76:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005b78:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28U);
 8005b7a:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005b7c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8005b80:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8005b84:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005b88:	63a1      	str	r1, [r4, #56]	@ 0x38
 8005b8a:	e7dd      	b.n	8005b48 <HAL_DMA2D_Start+0x3c>
  __HAL_LOCK(hdma2d);
 8005b8c:	2002      	movs	r0, #2
}
 8005b8e:	bc70      	pop	{r4, r5, r6}
 8005b90:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8005b92:	6161      	str	r1, [r4, #20]
 8005b94:	e7d8      	b.n	8005b48 <HAL_DMA2D_Start+0x3c>
      tmp2 = (tmp2 >> 19U);
 8005b96:	0cd3      	lsrs	r3, r2, #19
      tmp3 = (tmp3 >> 11U);
 8005b98:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005b9a:	029b      	lsls	r3, r3, #10
      tmp1 = (tmp1 >> 31U);
 8005b9c:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005b9e:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8005ba2:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 8005ba6:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 8005baa:	e7ed      	b.n	8005b88 <HAL_DMA2D_Start+0x7c>
      tmp = (tmp3 | tmp2 | tmp4);
 8005bac:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8005bb0:	e7ea      	b.n	8005b88 <HAL_DMA2D_Start+0x7c>
      tmp2 = (tmp2 >> 19U);
 8005bb2:	0cd3      	lsrs	r3, r2, #19
      tmp3 = (tmp3 >> 10U);
 8005bb4:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005bb6:	02db      	lsls	r3, r3, #11
 8005bb8:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8005bbc:	ea43 01d0 	orr.w	r1, r3, r0, lsr #3
 8005bc0:	e7e2      	b.n	8005b88 <HAL_DMA2D_Start+0x7c>
 8005bc2:	bf00      	nop

08005bc4 <HAL_DMA2D_PollForTransfer>:
{
 8005bc4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 8005bc6:	2300      	movs	r3, #0
{
 8005bc8:	b082      	sub	sp, #8
 8005bca:	4604      	mov	r4, r0
 8005bcc:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 8005bce:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005bd0:	6803      	ldr	r3, [r0, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	07d6      	lsls	r6, r2, #31
 8005bd6:	d40f      	bmi.n	8005bf8 <HAL_DMA2D_PollForTransfer+0x34>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005bd8:	69da      	ldr	r2, [r3, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005bda:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005bdc:	430a      	orrs	r2, r1
  if (layer_start != 0U)
 8005bde:	0691      	lsls	r1, r2, #26
 8005be0:	d432      	bmi.n	8005c48 <HAL_DMA2D_PollForTransfer+0x84>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005be2:	2112      	movs	r1, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005be4:	2201      	movs	r2, #1
  return HAL_OK;
 8005be6:	2000      	movs	r0, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005be8:	6099      	str	r1, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005bea:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        __HAL_UNLOCK(hdma2d);
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
}
 8005bf4:	b002      	add	sp, #8
 8005bf6:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 8005bf8:	f7fd fae6 	bl	80031c8 <HAL_GetTick>
 8005bfc:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005bfe:	1c68      	adds	r0, r5, #1
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	d152      	bne.n	8005caa <HAL_DMA2D_PollForTransfer+0xe6>
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	0796      	lsls	r6, r2, #30
 8005c08:	d4e6      	bmi.n	8005bd8 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005c0e:	9a01      	ldr	r2, [sp, #4]
 8005c10:	f012 0f21 	tst.w	r2, #33	@ 0x21
 8005c14:	d0f6      	beq.n	8005c04 <HAL_DMA2D_PollForTransfer+0x40>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005c16:	9a01      	ldr	r2, [sp, #4]
 8005c18:	0691      	lsls	r1, r2, #26
 8005c1a:	d503      	bpl.n	8005c24 <HAL_DMA2D_PollForTransfer+0x60>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005c1c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c1e:	f042 0202 	orr.w	r2, r2, #2
 8005c22:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005c24:	9a01      	ldr	r2, [sp, #4]
 8005c26:	07d2      	lsls	r2, r2, #31
 8005c28:	d503      	bpl.n	8005c32 <HAL_DMA2D_PollForTransfer+0x6e>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005c2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c2c:	f042 0201 	orr.w	r2, r2, #1
 8005c30:	6662      	str	r2, [r4, #100]	@ 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005c32:	2121      	movs	r1, #33	@ 0x21
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005c34:	2204      	movs	r2, #4
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005c36:	6099      	str	r1, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005c38:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        return HAL_ERROR;
 8005c3c:	2001      	movs	r0, #1
        __HAL_UNLOCK(hdma2d);
 8005c3e:	2300      	movs	r3, #0
 8005c40:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
}
 8005c44:	b002      	add	sp, #8
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 8005c48:	f7fd fabe 	bl	80031c8 <HAL_GetTick>
 8005c4c:	1c6a      	adds	r2, r5, #1
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005c4e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8005c50:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005c52:	d13b      	bne.n	8005ccc <HAL_DMA2D_PollForTransfer+0x108>
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	06d1      	lsls	r1, r2, #27
 8005c58:	d4c3      	bmi.n	8005be2 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005c5e:	9a01      	ldr	r2, [sp, #4]
 8005c60:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8005c64:	d0f6      	beq.n	8005c54 <HAL_DMA2D_PollForTransfer+0x90>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005c66:	9a01      	ldr	r2, [sp, #4]
 8005c68:	0716      	lsls	r6, r2, #28
 8005c6a:	d503      	bpl.n	8005c74 <HAL_DMA2D_PollForTransfer+0xb0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005c6c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c6e:	f042 0204 	orr.w	r2, r2, #4
 8005c72:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005c74:	9a01      	ldr	r2, [sp, #4]
 8005c76:	0695      	lsls	r5, r2, #26
 8005c78:	d503      	bpl.n	8005c82 <HAL_DMA2D_PollForTransfer+0xbe>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005c7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c7c:	f042 0202 	orr.w	r2, r2, #2
 8005c80:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005c82:	9a01      	ldr	r2, [sp, #4]
 8005c84:	07d0      	lsls	r0, r2, #31
 8005c86:	d503      	bpl.n	8005c90 <HAL_DMA2D_PollForTransfer+0xcc>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005c88:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c8a:	f042 0201 	orr.w	r2, r2, #1
 8005c8e:	6662      	str	r2, [r4, #100]	@ 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005c90:	2129      	movs	r1, #41	@ 0x29
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005c92:	2204      	movs	r2, #4
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005c94:	6099      	str	r1, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005c96:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        return HAL_ERROR;
 8005c9a:	e7cf      	b.n	8005c3c <HAL_DMA2D_PollForTransfer+0x78>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005c9c:	f7fd fa94 	bl	80031c8 <HAL_GetTick>
 8005ca0:	1b80      	subs	r0, r0, r6
 8005ca2:	42a8      	cmp	r0, r5
 8005ca4:	d81c      	bhi.n	8005ce0 <HAL_DMA2D_PollForTransfer+0x11c>
 8005ca6:	b1dd      	cbz	r5, 8005ce0 <HAL_DMA2D_PollForTransfer+0x11c>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	0790      	lsls	r0, r2, #30
 8005cae:	d493      	bmi.n	8005bd8 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005cb4:	9a01      	ldr	r2, [sp, #4]
 8005cb6:	f012 0f21 	tst.w	r2, #33	@ 0x21
 8005cba:	d0ef      	beq.n	8005c9c <HAL_DMA2D_PollForTransfer+0xd8>
 8005cbc:	e7ab      	b.n	8005c16 <HAL_DMA2D_PollForTransfer+0x52>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005cbe:	f7fd fa83 	bl	80031c8 <HAL_GetTick>
 8005cc2:	1b80      	subs	r0, r0, r6
 8005cc4:	42a8      	cmp	r0, r5
 8005cc6:	d80b      	bhi.n	8005ce0 <HAL_DMA2D_PollForTransfer+0x11c>
 8005cc8:	b155      	cbz	r5, 8005ce0 <HAL_DMA2D_PollForTransfer+0x11c>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	06d2      	lsls	r2, r2, #27
 8005cd0:	d487      	bmi.n	8005be2 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005cd6:	9a01      	ldr	r2, [sp, #4]
 8005cd8:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8005cdc:	d0ef      	beq.n	8005cbe <HAL_DMA2D_PollForTransfer+0xfa>
 8005cde:	e7c2      	b.n	8005c66 <HAL_DMA2D_PollForTransfer+0xa2>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005ce0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005ce2:	2203      	movs	r2, #3
          return HAL_TIMEOUT;
 8005ce4:	2003      	movs	r0, #3
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005ce6:	f043 0320 	orr.w	r3, r3, #32
 8005cea:	6663      	str	r3, [r4, #100]	@ 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005cec:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
          return HAL_TIMEOUT;
 8005cf0:	e77d      	b.n	8005bee <HAL_DMA2D_PollForTransfer+0x2a>
 8005cf2:	bf00      	nop

08005cf4 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8005cf4:	f890 2060 	ldrb.w	r2, [r0, #96]	@ 0x60
 8005cf8:	2a01      	cmp	r2, #1
 8005cfa:	d05f      	beq.n	8005dbc <HAL_DMA2D_ConfigLayer+0xc8>
 8005cfc:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005cfe:	ebc1 00c1 	rsb	r0, r1, r1, lsl #3
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005d02:	2202      	movs	r2, #2
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005d04:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 8005d08:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 8005d0c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
 8005d0e:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005d10:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  __HAL_LOCK(hdma2d);
 8005d14:	f883 4060 	strb.w	r4, [r3, #96]	@ 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8005d18:	6b82      	ldr	r2, [r0, #56]	@ 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005d1a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8005d1c:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8005d1e:	0512      	lsls	r2, r2, #20
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005d20:	6b46      	ldr	r6, [r0, #52]	@ 0x34
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005d22:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005d26:	f1a5 0e09 	sub.w	lr, r5, #9
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8005d2a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005d2c:	432a      	orrs	r2, r5
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005d2e:	f1be 0f01 	cmp.w	lr, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8005d32:	ea42 5244 	orr.w	r2, r2, r4, lsl #21
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d36:	681c      	ldr	r4, [r3, #0]
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005d38:	d923      	bls.n	8005d82 <HAL_DMA2D_ConfigLayer+0x8e>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005d3a:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005d3e:	b971      	cbnz	r1, 8005d5e <HAL_DMA2D_ConfigLayer+0x6a>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d40:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005d42:	491f      	ldr	r1, [pc, #124]	@ (8005dc0 <HAL_DMA2D_ConfigLayer+0xcc>)
 8005d44:	4001      	ands	r1, r0
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005d46:	6a98      	ldr	r0, [r3, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d48:	4311      	orrs	r1, r2
 8005d4a:	6261      	str	r1, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005d4c:	61a0      	str	r0, [r4, #24]
  __HAL_UNLOCK(hdma2d);
 8005d4e:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005d50:	2101      	movs	r1, #1
  return HAL_OK;
 8005d52:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005d54:	f883 1061 	strb.w	r1, [r3, #97]	@ 0x61
  __HAL_UNLOCK(hdma2d);
 8005d58:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8005d5c:	bd70      	pop	{r4, r5, r6, pc}
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8005d5e:	2d0b      	cmp	r5, #11
 8005d60:	d12a      	bne.n	8005db8 <HAL_DMA2D_ConfigLayer+0xc4>
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8005d62:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 8005d64:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
 8005d68:	4816      	ldr	r0, [pc, #88]	@ (8005dc4 <HAL_DMA2D_ConfigLayer+0xd0>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005d6a:	ebac 0c01 	sub.w	ip, ip, r1
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005d6e:	69e1      	ldr	r1, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005d70:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005d74:	4001      	ands	r1, r0
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005d76:	f8dc 5028 	ldr.w	r5, [ip, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005d7e:	6125      	str	r5, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005d80:	e7e5      	b.n	8005d4e <HAL_DMA2D_ConfigLayer+0x5a>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005d82:	f006 457f 	and.w	r5, r6, #4278190080	@ 0xff000000
 8005d86:	432a      	orrs	r2, r5
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005d88:	b959      	cbnz	r1, 8005da2 <HAL_DMA2D_ConfigLayer+0xae>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d8a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005d8c:	490c      	ldr	r1, [pc, #48]	@ (8005dc0 <HAL_DMA2D_ConfigLayer+0xcc>)
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005d8e:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d90:	4001      	ands	r1, r0
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005d92:	6b58      	ldr	r0, [r3, #52]	@ 0x34
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d94:	4311      	orrs	r1, r2
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005d96:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d9a:	6261      	str	r1, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005d9c:	61a5      	str	r5, [r4, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005d9e:	62a0      	str	r0, [r4, #40]	@ 0x28
 8005da0:	e7d5      	b.n	8005d4e <HAL_DMA2D_ConfigLayer+0x5a>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005da2:	69e5      	ldr	r5, [r4, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005da4:	f026 467f 	bic.w	r6, r6, #4278190080	@ 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005da8:	4905      	ldr	r1, [pc, #20]	@ (8005dc0 <HAL_DMA2D_ConfigLayer+0xcc>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005daa:	6a80      	ldr	r0, [r0, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005dac:	4029      	ands	r1, r5
 8005dae:	4311      	orrs	r1, r2
 8005db0:	61e1      	str	r1, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005db2:	6120      	str	r0, [r4, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005db4:	6226      	str	r6, [r4, #32]
 8005db6:	e7ca      	b.n	8005d4e <HAL_DMA2D_ConfigLayer+0x5a>
 8005db8:	4801      	ldr	r0, [pc, #4]	@ (8005dc0 <HAL_DMA2D_ConfigLayer+0xcc>)
 8005dba:	e7d6      	b.n	8005d6a <HAL_DMA2D_ConfigLayer+0x76>
  __HAL_LOCK(hdma2d);
 8005dbc:	2002      	movs	r0, #2
}
 8005dbe:	4770      	bx	lr
 8005dc0:	00ccfff0 	.word	0x00ccfff0
 8005dc4:	00c0fff0 	.word	0x00c0fff0

08005dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005dcc:	680c      	ldr	r4, [r1, #0]
{
 8005dce:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005dd0:	2c00      	cmp	r4, #0
 8005dd2:	f000 80a5 	beq.w	8005f20 <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 8005dd6:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005dd8:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ddc:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005de0:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005de2:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 8005de6:	ea1c 0a04 	ands.w	sl, ip, r4
 8005dea:	f000 8094 	beq.w	8005f16 <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dee:	9900      	ldr	r1, [sp, #0]
 8005df0:	005f      	lsls	r7, r3, #1
 8005df2:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005df4:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005df6:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005dfa:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dfe:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005e02:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e04:	f1b8 0f01 	cmp.w	r8, #1
 8005e08:	f240 808d 	bls.w	8005f26 <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e0c:	2a03      	cmp	r2, #3
 8005e0e:	f040 80cb 	bne.w	8005fa8 <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e12:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8005e14:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e16:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e1a:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e1e:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8005e22:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e24:	d077      	beq.n	8005f16 <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e26:	4e7f      	ldr	r6, [pc, #508]	@ (8006024 <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e28:	f003 0703 	and.w	r7, r3, #3
 8005e2c:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e2e:	f8d6 2154 	ldr.w	r2, [r6, #340]	@ 0x154
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e32:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e34:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e38:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005e3c:	497a      	ldr	r1, [pc, #488]	@ (8006028 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e3e:	f8c6 2154 	str.w	r2, [r6, #340]	@ 0x154
 8005e42:	f8d6 2154 	ldr.w	r2, [r6, #340]	@ 0x154
 8005e46:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005e4a:	4288      	cmp	r0, r1
 8005e4c:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e50:	f002 0202 	and.w	r2, r2, #2
 8005e54:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005e58:	9203      	str	r2, [sp, #12]
 8005e5a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005e5c:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e5e:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005e62:	d031      	beq.n	8005ec8 <HAL_GPIO_Init+0x100>
 8005e64:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005e68:	4288      	cmp	r0, r1
 8005e6a:	f000 80b0 	beq.w	8005fce <HAL_GPIO_Init+0x206>
 8005e6e:	496f      	ldr	r1, [pc, #444]	@ (800602c <HAL_GPIO_Init+0x264>)
 8005e70:	4288      	cmp	r0, r1
 8005e72:	f000 80b2 	beq.w	8005fda <HAL_GPIO_Init+0x212>
 8005e76:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 8006030 <HAL_GPIO_Init+0x268>
 8005e7a:	4560      	cmp	r0, ip
 8005e7c:	f000 80a1 	beq.w	8005fc2 <HAL_GPIO_Init+0x1fa>
 8005e80:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 8006034 <HAL_GPIO_Init+0x26c>
 8005e84:	4560      	cmp	r0, ip
 8005e86:	f000 80b4 	beq.w	8005ff2 <HAL_GPIO_Init+0x22a>
 8005e8a:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8006038 <HAL_GPIO_Init+0x270>
 8005e8e:	4560      	cmp	r0, ip
 8005e90:	f000 80b5 	beq.w	8005ffe <HAL_GPIO_Init+0x236>
 8005e94:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 800603c <HAL_GPIO_Init+0x274>
 8005e98:	4560      	cmp	r0, ip
 8005e9a:	f000 80a4 	beq.w	8005fe6 <HAL_GPIO_Init+0x21e>
 8005e9e:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 8006040 <HAL_GPIO_Init+0x278>
 8005ea2:	4560      	cmp	r0, ip
 8005ea4:	f000 80b1 	beq.w	800600a <HAL_GPIO_Init+0x242>
 8005ea8:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8006044 <HAL_GPIO_Init+0x27c>
 8005eac:	4560      	cmp	r0, ip
 8005eae:	f000 80b2 	beq.w	8006016 <HAL_GPIO_Init+0x24e>
 8005eb2:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8006048 <HAL_GPIO_Init+0x280>
 8005eb6:	4560      	cmp	r0, ip
 8005eb8:	bf0c      	ite	eq
 8005eba:	f04f 0c09 	moveq.w	ip, #9
 8005ebe:	f04f 0c0a 	movne.w	ip, #10
 8005ec2:	fa0c f707 	lsl.w	r7, ip, r7
 8005ec6:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ec8:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005eca:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8005ecc:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 8005ed0:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 8005ed4:	bf4c      	ite	mi
 8005ed6:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 8005eda:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005edc:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 8005ede:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 8005ee2:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 8005ee6:	bf54      	ite	pl
 8005ee8:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8005eea:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005eee:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8005ef0:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8005ef4:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8005ef8:	bf54      	ite	pl
 8005efa:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8005efc:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f00:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8005f02:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8005f06:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8005f0a:	bf54      	ite	pl
 8005f0c:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8005f0e:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005f12:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 8005f16:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005f18:	fa34 f203 	lsrs.w	r2, r4, r3
 8005f1c:	f47f af61 	bne.w	8005de2 <HAL_GPIO_Init+0x1a>
  }
}
 8005f20:	b005      	add	sp, #20
 8005f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f26:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f28:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 8005f2a:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f2e:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005f30:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f34:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f38:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f3a:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f3e:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 8005f40:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f44:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8005f48:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f4c:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f50:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f54:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8005f58:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f5c:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 8005f60:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f64:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f68:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8005f6c:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f70:	f47f af4f 	bne.w	8005e12 <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f74:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f78:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 8005f7a:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f7e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f82:	6909      	ldr	r1, [r1, #16]
 8005f84:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005f88:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 8005f8c:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f90:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f92:	210f      	movs	r1, #15
 8005f94:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f98:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f9a:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f9e:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 8005fa2:	f8c8 c020 	str.w	ip, [r8, #32]
 8005fa6:	e734      	b.n	8005e12 <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fa8:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 8005faa:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fae:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005fb0:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fb4:	fa01 fc07 	lsl.w	ip, r1, r7
 8005fb8:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8005fbc:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fc0:	e727      	b.n	8005e12 <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005fc2:	f04f 0c03 	mov.w	ip, #3
 8005fc6:	fa0c f707 	lsl.w	r7, ip, r7
 8005fca:	433a      	orrs	r2, r7
 8005fcc:	e77c      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8005fce:	f04f 0c01 	mov.w	ip, #1
 8005fd2:	fa0c f707 	lsl.w	r7, ip, r7
 8005fd6:	433a      	orrs	r2, r7
 8005fd8:	e776      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8005fda:	f04f 0c02 	mov.w	ip, #2
 8005fde:	fa0c f707 	lsl.w	r7, ip, r7
 8005fe2:	433a      	orrs	r2, r7
 8005fe4:	e770      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8005fe6:	f04f 0c06 	mov.w	ip, #6
 8005fea:	fa0c f707 	lsl.w	r7, ip, r7
 8005fee:	433a      	orrs	r2, r7
 8005ff0:	e76a      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8005ff2:	f04f 0c04 	mov.w	ip, #4
 8005ff6:	fa0c f707 	lsl.w	r7, ip, r7
 8005ffa:	433a      	orrs	r2, r7
 8005ffc:	e764      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8005ffe:	f04f 0c05 	mov.w	ip, #5
 8006002:	fa0c f707 	lsl.w	r7, ip, r7
 8006006:	433a      	orrs	r2, r7
 8006008:	e75e      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 800600a:	f04f 0c07 	mov.w	ip, #7
 800600e:	fa0c f707 	lsl.w	r7, ip, r7
 8006012:	433a      	orrs	r2, r7
 8006014:	e758      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8006016:	f04f 0c08 	mov.w	ip, #8
 800601a:	fa0c f707 	lsl.w	r7, ip, r7
 800601e:	433a      	orrs	r2, r7
 8006020:	e752      	b.n	8005ec8 <HAL_GPIO_Init+0x100>
 8006022:	bf00      	nop
 8006024:	58024400 	.word	0x58024400
 8006028:	58020000 	.word	0x58020000
 800602c:	58020800 	.word	0x58020800
 8006030:	58020c00 	.word	0x58020c00
 8006034:	58021000 	.word	0x58021000
 8006038:	58021400 	.word	0x58021400
 800603c:	58021800 	.word	0x58021800
 8006040:	58021c00 	.word	0x58021c00
 8006044:	58022000 	.word	0x58022000
 8006048:	58022400 	.word	0x58022400

0800604c <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800604c:	2900      	cmp	r1, #0
 800604e:	f000 80ac 	beq.w	80061aa <HAL_GPIO_DeInit+0x15e>
  uint32_t position = 0x00U;
 8006052:	2300      	movs	r3, #0
{
 8006054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8006058:	2601      	movs	r6, #1
{
 800605a:	b083      	sub	sp, #12
 800605c:	f8df a168 	ldr.w	sl, [pc, #360]	@ 80061c8 <HAL_GPIO_DeInit+0x17c>
    if (iocurrent != 0x00U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8006060:	f04f 080f 	mov.w	r8, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006064:	f04f 0903 	mov.w	r9, #3
    iocurrent = GPIO_Pin & (1UL << position) ;
 8006068:	fa06 f203 	lsl.w	r2, r6, r3
    if (iocurrent != 0x00U)
 800606c:	ea12 0c01 	ands.w	ip, r2, r1
 8006070:	d073      	beq.n	800615a <HAL_GPIO_DeInit+0x10e>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006072:	f023 0503 	bic.w	r5, r3, #3
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8006076:	f003 0403 	and.w	r4, r3, #3
 800607a:	4455      	add	r5, sl
 800607c:	00a4      	lsls	r4, r4, #2
      tmp = SYSCFG->EXTICR[position >> 2U];
 800607e:	68af      	ldr	r7, [r5, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8006080:	fa08 fe04 	lsl.w	lr, r8, r4
 8006084:	ea0e 0707 	and.w	r7, lr, r7
 8006088:	9701      	str	r7, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800608a:	4f4b      	ldr	r7, [pc, #300]	@ (80061b8 <HAL_GPIO_DeInit+0x16c>)
 800608c:	42b8      	cmp	r0, r7
 800608e:	d027      	beq.n	80060e0 <HAL_GPIO_DeInit+0x94>
 8006090:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8006094:	42b8      	cmp	r0, r7
 8006096:	d067      	beq.n	8006168 <HAL_GPIO_DeInit+0x11c>
 8006098:	4f48      	ldr	r7, [pc, #288]	@ (80061bc <HAL_GPIO_DeInit+0x170>)
 800609a:	42b8      	cmp	r0, r7
 800609c:	d067      	beq.n	800616e <HAL_GPIO_DeInit+0x122>
 800609e:	4f48      	ldr	r7, [pc, #288]	@ (80061c0 <HAL_GPIO_DeInit+0x174>)
 80060a0:	42b8      	cmp	r0, r7
 80060a2:	d06e      	beq.n	8006182 <HAL_GPIO_DeInit+0x136>
 80060a4:	4f47      	ldr	r7, [pc, #284]	@ (80061c4 <HAL_GPIO_DeInit+0x178>)
 80060a6:	42b8      	cmp	r0, r7
 80060a8:	d070      	beq.n	800618c <HAL_GPIO_DeInit+0x140>
 80060aa:	f8df b120 	ldr.w	fp, [pc, #288]	@ 80061cc <HAL_GPIO_DeInit+0x180>
 80060ae:	4558      	cmp	r0, fp
 80060b0:	d062      	beq.n	8006178 <HAL_GPIO_DeInit+0x12c>
 80060b2:	f8df b11c 	ldr.w	fp, [pc, #284]	@ 80061d0 <HAL_GPIO_DeInit+0x184>
 80060b6:	4558      	cmp	r0, fp
 80060b8:	d072      	beq.n	80061a0 <HAL_GPIO_DeInit+0x154>
 80060ba:	f8df b118 	ldr.w	fp, [pc, #280]	@ 80061d4 <HAL_GPIO_DeInit+0x188>
 80060be:	4558      	cmp	r0, fp
 80060c0:	d074      	beq.n	80061ac <HAL_GPIO_DeInit+0x160>
 80060c2:	f8df b114 	ldr.w	fp, [pc, #276]	@ 80061d8 <HAL_GPIO_DeInit+0x18c>
 80060c6:	4558      	cmp	r0, fp
 80060c8:	d065      	beq.n	8006196 <HAL_GPIO_DeInit+0x14a>
 80060ca:	f8df b110 	ldr.w	fp, [pc, #272]	@ 80061dc <HAL_GPIO_DeInit+0x190>
 80060ce:	4558      	cmp	r0, fp
 80060d0:	bf14      	ite	ne
 80060d2:	f04f 0b0a 	movne.w	fp, #10
 80060d6:	f04f 0b09 	moveq.w	fp, #9
 80060da:	fa0b f404 	lsl.w	r4, fp, r4
 80060de:	e000      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 80060e0:	2400      	movs	r4, #0
 80060e2:	9f01      	ldr	r7, [sp, #4]
 80060e4:	42a7      	cmp	r7, r4
 80060e6:	d119      	bne.n	800611c <HAL_GPIO_DeInit+0xd0>
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 80060e8:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80060ec:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 80060f0:	ea27 070c 	bic.w	r7, r7, ip
 80060f4:	f8c4 7080 	str.w	r7, [r4, #128]	@ 0x80
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 80060f8:	f8d4 7084 	ldr.w	r7, [r4, #132]	@ 0x84
 80060fc:	ea27 070c 	bic.w	r7, r7, ip
 8006100:	f8c4 7084 	str.w	r7, [r4, #132]	@ 0x84
        EXTI->FTSR1 &= ~(iocurrent);
 8006104:	6867      	ldr	r7, [r4, #4]
 8006106:	ea27 070c 	bic.w	r7, r7, ip
 800610a:	6067      	str	r7, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800610c:	6827      	ldr	r7, [r4, #0]
 800610e:	ea27 070c 	bic.w	r7, r7, ip
 8006112:	6027      	str	r7, [r4, #0]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006114:	68ac      	ldr	r4, [r5, #8]
 8006116:	ea24 040e 	bic.w	r4, r4, lr
 800611a:	60ac      	str	r4, [r5, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800611c:	005d      	lsls	r5, r3, #1
 800611e:	6804      	ldr	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8006120:	08df      	lsrs	r7, r3, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006122:	fa09 f505 	lsl.w	r5, r9, r5
 8006126:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800612a:	432c      	orrs	r4, r5
 800612c:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800612e:	f003 0407 	and.w	r4, r3, #7
 8006132:	f8d7 c020 	ldr.w	ip, [r7, #32]
 8006136:	00a4      	lsls	r4, r4, #2
 8006138:	fa08 f404 	lsl.w	r4, r8, r4
 800613c:	ea2c 0404 	bic.w	r4, ip, r4
 8006140:	623c      	str	r4, [r7, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006142:	68c4      	ldr	r4, [r0, #12]
 8006144:	ea24 0405 	bic.w	r4, r4, r5
 8006148:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800614a:	6844      	ldr	r4, [r0, #4]
 800614c:	ea24 0202 	bic.w	r2, r4, r2
 8006150:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006152:	6882      	ldr	r2, [r0, #8]
 8006154:	ea22 0205 	bic.w	r2, r2, r5
 8006158:	6082      	str	r2, [r0, #8]
    }

    position++;
 800615a:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00U)
 800615c:	fa31 f203 	lsrs.w	r2, r1, r3
 8006160:	d182      	bne.n	8006068 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006162:	b003      	add	sp, #12
 8006164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006168:	fa06 f404 	lsl.w	r4, r6, r4
 800616c:	e7b9      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 800616e:	f04f 0b02 	mov.w	fp, #2
 8006172:	fa0b f404 	lsl.w	r4, fp, r4
 8006176:	e7b4      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 8006178:	f04f 0b05 	mov.w	fp, #5
 800617c:	fa0b f404 	lsl.w	r4, fp, r4
 8006180:	e7af      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 8006182:	f04f 0b03 	mov.w	fp, #3
 8006186:	fa0b f404 	lsl.w	r4, fp, r4
 800618a:	e7aa      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 800618c:	f04f 0b04 	mov.w	fp, #4
 8006190:	fa0b f404 	lsl.w	r4, fp, r4
 8006194:	e7a5      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 8006196:	f04f 0b08 	mov.w	fp, #8
 800619a:	fa0b f404 	lsl.w	r4, fp, r4
 800619e:	e7a0      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 80061a0:	f04f 0b06 	mov.w	fp, #6
 80061a4:	fa0b f404 	lsl.w	r4, fp, r4
 80061a8:	e79b      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 80061aa:	4770      	bx	lr
 80061ac:	f04f 0b07 	mov.w	fp, #7
 80061b0:	fa0b f404 	lsl.w	r4, fp, r4
 80061b4:	e795      	b.n	80060e2 <HAL_GPIO_DeInit+0x96>
 80061b6:	bf00      	nop
 80061b8:	58020000 	.word	0x58020000
 80061bc:	58020800 	.word	0x58020800
 80061c0:	58020c00 	.word	0x58020c00
 80061c4:	58021000 	.word	0x58021000
 80061c8:	58000400 	.word	0x58000400
 80061cc:	58021400 	.word	0x58021400
 80061d0:	58021800 	.word	0x58021800
 80061d4:	58021c00 	.word	0x58021c00
 80061d8:	58022000 	.word	0x58022000
 80061dc:	58022400 	.word	0x58022400

080061e0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80061e0:	6903      	ldr	r3, [r0, #16]
 80061e2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80061e4:	bf14      	ite	ne
 80061e6:	2001      	movne	r0, #1
 80061e8:	2000      	moveq	r0, #0
 80061ea:	4770      	bx	lr

080061ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061ec:	b902      	cbnz	r2, 80061f0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80061ee:	0409      	lsls	r1, r1, #16
 80061f0:	6181      	str	r1, [r0, #24]
  }
}
 80061f2:	4770      	bx	lr

080061f4 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80061f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061f8:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80061fc:	4201      	tst	r1, r0
 80061fe:	d100      	bne.n	8006202 <HAL_GPIO_EXTI_IRQHandler+0xe>
 8006200:	4770      	bx	lr
{
 8006202:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006204:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006208:	f7fc fbb0 	bl	800296c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800620c:	bd08      	pop	{r3, pc}
 800620e:	bf00      	nop

08006210 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006210:	2800      	cmp	r0, #0
 8006212:	d053      	beq.n	80062bc <HAL_I2C_Init+0xac>
{
 8006214:	b510      	push	{r4, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006216:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800621a:	4604      	mov	r4, r0
 800621c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006220:	2b00      	cmp	r3, #0
 8006222:	d046      	beq.n	80062b2 <HAL_I2C_Init+0xa2>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006224:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006226:	2124      	movs	r1, #36	@ 0x24

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006228:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800622a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 800622e:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006230:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006234:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8006236:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800623a:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 800623c:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800623e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006240:	689a      	ldr	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006242:	68a1      	ldr	r1, [r4, #8]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006244:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006248:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800624a:	d009      	beq.n	8006260 <HAL_I2C_Init+0x50>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800624c:	f441 4104 	orr.w	r1, r1, #33792	@ 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006250:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006252:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006254:	d107      	bne.n	8006266 <HAL_I2C_Init+0x56>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800625c:	605a      	str	r2, [r3, #4]
 800625e:	e006      	b.n	800626e <HAL_I2C_Init+0x5e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006260:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8006264:	6099      	str	r1, [r3, #8]
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800626c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800626e:	6858      	ldr	r0, [r3, #4]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
 8006270:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006274:	4912      	ldr	r1, [pc, #72]	@ (80062c0 <HAL_I2C_Init+0xb0>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006276:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006278:	4301      	orrs	r1, r0
 800627a:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800627c:	68d9      	ldr	r1, [r3, #12]
 800627e:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8006282:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006284:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006288:	4302      	orrs	r2, r0
 800628a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800628e:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006292:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006294:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006296:	4301      	orrs	r1, r0
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8006298:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800629a:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800629c:	6819      	ldr	r1, [r3, #0]
 800629e:	f041 0101 	orr.w	r1, r1, #1
 80062a2:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a4:	6462      	str	r2, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80062a6:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80062aa:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ac:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
}
 80062b0:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80062b2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 80062b6:	f7fc fd73 	bl	8002da0 <HAL_I2C_MspInit>
 80062ba:	e7b3      	b.n	8006224 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80062bc:	2001      	movs	r0, #1
}
 80062be:	4770      	bx	lr
 80062c0:	02008000 	.word	0x02008000

080062c4 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 80062c4:	4684      	mov	ip, r0
 80062c6:	b470      	push	{r4, r5, r6}
  uint32_t sizetoxfer = 0U;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062c8:	f89c 4041 	ldrb.w	r4, [ip, #65]	@ 0x41
{
 80062cc:	9803      	ldr	r0, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80062ce:	2c20      	cmp	r4, #32
 80062d0:	d177      	bne.n	80063c2 <HAL_I2C_Master_Seq_Transmit_IT+0xfe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062d2:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 80062d6:	2c01      	cmp	r4, #1
 80062d8:	d073      	beq.n	80063c2 <HAL_I2C_Master_Seq_Transmit_IT+0xfe>

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80062da:	2421      	movs	r4, #33	@ 0x21
    {
      hi2c->XferSize = hi2c->XferCount;
      xfermode = hi2c->XferOptions;
    }

    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 80062dc:	f020 7600 	bic.w	r6, r0, #33554432	@ 0x2000000
    hi2c->pBuffPtr    = pData;
 80062e0:	f8cc 2024 	str.w	r2, [ip, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80062e4:	f88c 4041 	strb.w	r4, [ip, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80062e8:	2410      	movs	r4, #16
 80062ea:	f88c 4042 	strb.w	r4, [ip, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062ee:	2400      	movs	r4, #0
 80062f0:	f8cc 4044 	str.w	r4, [ip, #68]	@ 0x44
    __HAL_LOCK(hi2c);
 80062f4:	2401      	movs	r4, #1
    hi2c->XferCount   = Size;
 80062f6:	f8ac 302a 	strh.w	r3, [ip, #42]	@ 0x2a
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80062fa:	4b44      	ldr	r3, [pc, #272]	@ (800640c <HAL_I2C_Master_Seq_Transmit_IT+0x148>)
    hi2c->XferOptions = XferOptions;
 80062fc:	f8cc 002c 	str.w	r0, [ip, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8006300:	f8cc 3034 	str.w	r3, [ip, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006304:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
    __HAL_LOCK(hi2c);
 8006308:	f88c 4040 	strb.w	r4, [ip, #64]	@ 0x40
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800630c:	b29b      	uxth	r3, r3
 800630e:	2bff      	cmp	r3, #255	@ 0xff
 8006310:	d83a      	bhi.n	8006388 <HAL_I2C_Master_Seq_Transmit_IT+0xc4>
      hi2c->XferSize = hi2c->XferCount;
 8006312:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
      xfermode = hi2c->XferOptions;
 8006316:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
      hi2c->XferSize = hi2c->XferCount;
 800631a:	b29b      	uxth	r3, r3
    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 800631c:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
 8006320:	2b00      	cmp	r3, #0
 8006322:	d136      	bne.n	8006392 <HAL_I2C_Master_Seq_Transmit_IT+0xce>
 8006324:	f8dc 4000 	ldr.w	r4, [ip]
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 8006328:	f8dc 3030 	ldr.w	r3, [ip, #48]	@ 0x30
 800632c:	2b11      	cmp	r3, #17
 800632e:	d061      	beq.n	80063f4 <HAL_I2C_Master_Seq_Transmit_IT+0x130>
 8006330:	2300      	movs	r3, #0
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006332:	f8dc 202c 	ldr.w	r2, [ip, #44]	@ 0x2c
 8006336:	2aaa      	cmp	r2, #170	@ 0xaa
 8006338:	d058      	beq.n	80063ec <HAL_I2C_Master_Seq_Transmit_IT+0x128>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800633a:	f8dc 202c 	ldr.w	r2, [ip, #44]	@ 0x2c
 800633e:	f5b2 4f2a 	cmp.w	r2, #43520	@ 0xaa00
 8006342:	d04e      	beq.n	80063e2 <HAL_I2C_Master_Seq_Transmit_IT+0x11e>
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8006344:	f8bc 202a 	ldrh.w	r2, [ip, #42]	@ 0x2a
 8006348:	b292      	uxth	r2, r2
 800634a:	2aff      	cmp	r2, #255	@ 0xff
 800634c:	d83c      	bhi.n	80063c8 <HAL_I2C_Master_Seq_Transmit_IT+0x104>
        xfermode = hi2c->XferOptions;
 800634e:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
 8006352:	4a2f      	ldr	r2, [pc, #188]	@ (8006410 <HAL_I2C_Master_Seq_Transmit_IT+0x14c>)
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 8006354:	482f      	ldr	r0, [pc, #188]	@ (8006414 <HAL_I2C_Master_Seq_Transmit_IT+0x150>)
    if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 8006356:	2e00      	cmp	r6, #0
 8006358:	d03a      	beq.n	80063d0 <HAL_I2C_Master_Seq_Transmit_IT+0x10c>
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800635a:	f3c1 0309 	ubfx	r3, r1, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800635e:	f89c 1028 	ldrb.w	r1, [ip, #40]	@ 0x28
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006366:	432b      	orrs	r3, r5
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006368:	4303      	orrs	r3, r0
  MODIFY_REG(hi2c->Instance->CR2, \
 800636a:	6861      	ldr	r1, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800636c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    __HAL_UNLOCK(hi2c);
 8006370:	2000      	movs	r0, #0
  MODIFY_REG(hi2c->Instance->CR2, \
 8006372:	400a      	ands	r2, r1
 8006374:	4313      	orrs	r3, r2
 8006376:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 8006378:	f88c 0040 	strb.w	r0, [ip, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800637c:	6823      	ldr	r3, [r4, #0]
 800637e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8006382:	6023      	str	r3, [r4, #0]
}
 8006384:	bc70      	pop	{r4, r5, r6}
 8006386:	4770      	bx	lr
 8006388:	23ff      	movs	r3, #255	@ 0xff
      xfermode = I2C_RELOAD_MODE;
 800638a:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 800638e:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006392:	f8dc 4000 	ldr.w	r4, [ip]
    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 8006396:	2e00      	cmp	r6, #0
 8006398:	d1c6      	bne.n	8006328 <HAL_I2C_Master_Seq_Transmit_IT+0x64>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800639a:	f812 0b01 	ldrb.w	r0, [r2], #1
 800639e:	62a0      	str	r0, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80063a0:	f8cc 2024 	str.w	r2, [ip, #36]	@ 0x24
      hi2c->XferCount--;
 80063a4:	f8bc 202a 	ldrh.w	r2, [ip, #42]	@ 0x2a
 80063a8:	3a01      	subs	r2, #1
 80063aa:	b292      	uxth	r2, r2
 80063ac:	f8ac 202a 	strh.w	r2, [ip, #42]	@ 0x2a
      hi2c->XferSize--;
 80063b0:	1e5a      	subs	r2, r3, #1
 80063b2:	f8ac 2028 	strh.w	r2, [ip, #40]	@ 0x28
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 80063b6:	f8dc 2030 	ldr.w	r2, [ip, #48]	@ 0x30
 80063ba:	2a11      	cmp	r2, #17
 80063bc:	d1b9      	bne.n	8006332 <HAL_I2C_Master_Seq_Transmit_IT+0x6e>
 80063be:	4a16      	ldr	r2, [pc, #88]	@ (8006418 <HAL_I2C_Master_Seq_Transmit_IT+0x154>)
 80063c0:	e007      	b.n	80063d2 <HAL_I2C_Master_Seq_Transmit_IT+0x10e>
    __HAL_LOCK(hi2c);
 80063c2:	2002      	movs	r0, #2
}
 80063c4:	bc70      	pop	{r4, r5, r6}
 80063c6:	4770      	bx	lr
 80063c8:	4a11      	ldr	r2, [pc, #68]	@ (8006410 <HAL_I2C_Master_Seq_Transmit_IT+0x14c>)
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 80063ca:	4812      	ldr	r0, [pc, #72]	@ (8006414 <HAL_I2C_Master_Seq_Transmit_IT+0x150>)
    if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 80063cc:	2e00      	cmp	r6, #0
 80063ce:	d1c4      	bne.n	800635a <HAL_I2C_Master_Seq_Transmit_IT+0x96>
 80063d0:	4305      	orrs	r5, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063d2:	041b      	lsls	r3, r3, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063d4:	f3c1 0109 	ubfx	r1, r1, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063dc:	4329      	orrs	r1, r5
 80063de:	430b      	orrs	r3, r1
 80063e0:	e7c3      	b.n	800636a <HAL_I2C_Master_Seq_Transmit_IT+0xa6>
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80063e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80063e6:	f8cc 202c 	str.w	r2, [ip, #44]	@ 0x2c
 80063ea:	e7ab      	b.n	8006344 <HAL_I2C_Master_Seq_Transmit_IT+0x80>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80063ec:	2200      	movs	r2, #0
 80063ee:	f8cc 202c 	str.w	r2, [ip, #44]	@ 0x2c
 80063f2:	e7a7      	b.n	8006344 <HAL_I2C_Master_Seq_Transmit_IT+0x80>
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 80063f4:	28aa      	cmp	r0, #170	@ 0xaa
 80063f6:	d09b      	beq.n	8006330 <HAL_I2C_Master_Seq_Transmit_IT+0x6c>
 80063f8:	f5a0 432a 	sub.w	r3, r0, #43520	@ 0xaa00
 80063fc:	fab3 f383 	clz	r3, r3
 8006400:	095b      	lsrs	r3, r3, #5
 8006402:	2b00      	cmp	r3, #0
 8006404:	d194      	bne.n	8006330 <HAL_I2C_Master_Seq_Transmit_IT+0x6c>
 8006406:	4a04      	ldr	r2, [pc, #16]	@ (8006418 <HAL_I2C_Master_Seq_Transmit_IT+0x154>)
      xferrequest = I2C_NO_STARTSTOP;
 8006408:	4618      	mov	r0, r3
 800640a:	e7a4      	b.n	8006356 <HAL_I2C_Master_Seq_Transmit_IT+0x92>
 800640c:	0800693d 	.word	0x0800693d
 8006410:	fc009800 	.word	0xfc009800
 8006414:	80002000 	.word	0x80002000
 8006418:	fc009c00 	.word	0xfc009c00

0800641c <HAL_I2C_Master_Seq_Receive_IT>:
{
 800641c:	4684      	mov	ip, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800641e:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8006422:	2820      	cmp	r0, #32
 8006424:	d16c      	bne.n	8006500 <HAL_I2C_Master_Seq_Receive_IT+0xe4>
    __HAL_LOCK(hi2c);
 8006426:	f89c 0040 	ldrb.w	r0, [ip, #64]	@ 0x40
 800642a:	2801      	cmp	r0, #1
 800642c:	d068      	beq.n	8006500 <HAL_I2C_Master_Seq_Receive_IT+0xe4>
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800642e:	483b      	ldr	r0, [pc, #236]	@ (800651c <HAL_I2C_Master_Seq_Receive_IT+0x100>)
{
 8006430:	b530      	push	{r4, r5, lr}
    hi2c->pBuffPtr    = pData;
 8006432:	f8cc 2024 	str.w	r2, [ip, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006436:	2222      	movs	r2, #34	@ 0x22
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8006438:	f8cc 0034 	str.w	r0, [ip, #52]	@ 0x34
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800643c:	2010      	movs	r0, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800643e:	f88c 2041 	strb.w	r2, [ip, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006442:	2200      	movs	r2, #0
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006444:	f88c 0042 	strb.w	r0, [ip, #66]	@ 0x42
    __HAL_LOCK(hi2c);
 8006448:	2401      	movs	r4, #1
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800644a:	f8cc 2044 	str.w	r2, [ip, #68]	@ 0x44
    hi2c->XferCount   = Size;
 800644e:	f8ac 302a 	strh.w	r3, [ip, #42]	@ 0x2a
    hi2c->XferOptions = XferOptions;
 8006452:	9b03      	ldr	r3, [sp, #12]
    __HAL_LOCK(hi2c);
 8006454:	f88c 4040 	strb.w	r4, [ip, #64]	@ 0x40
    hi2c->XferOptions = XferOptions;
 8006458:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800645c:	f8bc 202a 	ldrh.w	r2, [ip, #42]	@ 0x2a
 8006460:	b292      	uxth	r2, r2
 8006462:	2aff      	cmp	r2, #255	@ 0xff
 8006464:	d835      	bhi.n	80064d2 <HAL_I2C_Master_Seq_Receive_IT+0xb6>
      hi2c->XferSize = hi2c->XferCount;
 8006466:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
      xfermode = hi2c->XferOptions;
 800646a:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800646e:	b2d8      	uxtb	r0, r3
      hi2c->XferSize = hi2c->XferCount;
 8006470:	b29b      	uxth	r3, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006472:	0400      	lsls	r0, r0, #16
 8006474:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 8006478:	f8dc 3030 	ldr.w	r3, [ip, #48]	@ 0x30
 800647c:	2b12      	cmp	r3, #18
 800647e:	d033      	beq.n	80064e8 <HAL_I2C_Master_Seq_Receive_IT+0xcc>
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006480:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 8006484:	2baa      	cmp	r3, #170	@ 0xaa
 8006486:	d045      	beq.n	8006514 <HAL_I2C_Master_Seq_Receive_IT+0xf8>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006488:	f8dc 302c 	ldr.w	r3, [ip, #44]	@ 0x2c
 800648c:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 8006490:	d03b      	beq.n	800650a <HAL_I2C_Master_Seq_Receive_IT+0xee>
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 8006492:	f8bc 302a 	ldrh.w	r3, [ip, #42]	@ 0x2a
 8006496:	b29b      	uxth	r3, r3
 8006498:	2bff      	cmp	r3, #255	@ 0xff
 800649a:	d833      	bhi.n	8006504 <HAL_I2C_Master_Seq_Receive_IT+0xe8>
        xfermode = hi2c->XferOptions;
 800649c:	f8dc 502c 	ldr.w	r5, [ip, #44]	@ 0x2c
 80064a0:	4c1f      	ldr	r4, [pc, #124]	@ (8006520 <HAL_I2C_Master_Seq_Receive_IT+0x104>)
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 80064a2:	4a20      	ldr	r2, [pc, #128]	@ (8006524 <HAL_I2C_Master_Seq_Receive_IT+0x108>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80064a4:	f3c1 0309 	ubfx	r3, r1, #0, #10
    __HAL_UNLOCK(hi2c);
 80064a8:	f04f 0e00 	mov.w	lr, #0
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80064ac:	4303      	orrs	r3, r0
    return HAL_OK;
 80064ae:	4670      	mov	r0, lr
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80064b0:	432b      	orrs	r3, r5
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80064b2:	4313      	orrs	r3, r2
  MODIFY_REG(hi2c->Instance->CR2, \
 80064b4:	f8dc 2000 	ldr.w	r2, [ip]
 80064b8:	6851      	ldr	r1, [r2, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80064ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 80064be:	4021      	ands	r1, r4
 80064c0:	430b      	orrs	r3, r1
 80064c2:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hi2c);
 80064c4:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80064c8:	6813      	ldr	r3, [r2, #0]
 80064ca:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80064ce:	6013      	str	r3, [r2, #0]
}
 80064d0:	bd30      	pop	{r4, r5, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064d2:	23ff      	movs	r3, #255	@ 0xff
 80064d4:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
      xfermode = I2C_RELOAD_MODE;
 80064d8:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 80064dc:	f8ac 3028 	strh.w	r3, [ip, #40]	@ 0x28
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 80064e0:	f8dc 3030 	ldr.w	r3, [ip, #48]	@ 0x30
 80064e4:	2b12      	cmp	r3, #18
 80064e6:	d1cb      	bne.n	8006480 <HAL_I2C_Master_Seq_Receive_IT+0x64>
 80064e8:	9b03      	ldr	r3, [sp, #12]
 80064ea:	2baa      	cmp	r3, #170	@ 0xaa
 80064ec:	d0c8      	beq.n	8006480 <HAL_I2C_Master_Seq_Receive_IT+0x64>
 80064ee:	f5a3 422a 	sub.w	r2, r3, #43520	@ 0xaa00
 80064f2:	fab2 f282 	clz	r2, r2
 80064f6:	0952      	lsrs	r2, r2, #5
 80064f8:	2a00      	cmp	r2, #0
 80064fa:	d1c1      	bne.n	8006480 <HAL_I2C_Master_Seq_Receive_IT+0x64>
 80064fc:	4c0a      	ldr	r4, [pc, #40]	@ (8006528 <HAL_I2C_Master_Seq_Receive_IT+0x10c>)
 80064fe:	e7d1      	b.n	80064a4 <HAL_I2C_Master_Seq_Receive_IT+0x88>
    __HAL_LOCK(hi2c);
 8006500:	2002      	movs	r0, #2
}
 8006502:	4770      	bx	lr
 8006504:	4c06      	ldr	r4, [pc, #24]	@ (8006520 <HAL_I2C_Master_Seq_Receive_IT+0x104>)
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8006506:	4a07      	ldr	r2, [pc, #28]	@ (8006524 <HAL_I2C_Master_Seq_Receive_IT+0x108>)
 8006508:	e7cc      	b.n	80064a4 <HAL_I2C_Master_Seq_Receive_IT+0x88>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800650a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800650e:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
 8006512:	e7be      	b.n	8006492 <HAL_I2C_Master_Seq_Receive_IT+0x76>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006514:	2300      	movs	r3, #0
 8006516:	f8cc 302c 	str.w	r3, [ip, #44]	@ 0x2c
 800651a:	e7ba      	b.n	8006492 <HAL_I2C_Master_Seq_Receive_IT+0x76>
 800651c:	0800693d 	.word	0x0800693d
 8006520:	fc009800 	.word	0xfc009800
 8006524:	80002400 	.word	0x80002400
 8006528:	fc009c00 	.word	0xfc009c00

0800652c <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800652c:	6802      	ldr	r2, [r0, #0]
  if (hi2c->XferISR != NULL)
 800652e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006530:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006532:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 8006534:	b103      	cbz	r3, 8006538 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 8006536:	4718      	bx	r3
}
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop

0800653c <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop

08006540 <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop

08006544 <I2C_ITSlaveSeqCplt>:
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006544:	6801      	ldr	r1, [r0, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006546:	2200      	movs	r2, #0
{
 8006548:	b508      	push	{r3, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800654a:	680b      	ldr	r3, [r1, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800654c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006550:	045a      	lsls	r2, r3, #17
 8006552:	d525      	bpl.n	80065a0 <I2C_ITSlaveSeqCplt+0x5c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006554:	680b      	ldr	r3, [r1, #0]
 8006556:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800655a:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800655c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006560:	2b29      	cmp	r3, #41	@ 0x29
 8006562:	d027      	beq.n	80065b4 <I2C_ITSlaveSeqCplt+0x70>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006564:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006568:	2b2a      	cmp	r3, #42	@ 0x2a
 800656a:	d000      	beq.n	800656e <I2C_ITSlaveSeqCplt+0x2a>
}
 800656c:	bd08      	pop	{r3, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800656e:	2228      	movs	r2, #40	@ 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006570:	2322      	movs	r3, #34	@ 0x22
    __HAL_UNLOCK(hi2c);
 8006572:	f04f 0c00 	mov.w	ip, #0
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006576:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800657a:	6303      	str	r3, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800657c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006580:	680b      	ldr	r3, [r1, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006582:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 8006586:	2a28      	cmp	r2, #40	@ 0x28
 8006588:	bf14      	ite	ne
 800658a:	f06f 02f4 	mvnne.w	r2, #244	@ 0xf4
 800658e:	f06f 0244 	mvneq.w	r2, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006592:	4013      	ands	r3, r2
 8006594:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 8006596:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800659a:	f7ff ffd1 	bl	8006540 <HAL_I2C_SlaveRxCpltCallback>
}
 800659e:	bd08      	pop	{r3, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80065a0:	041b      	lsls	r3, r3, #16
 80065a2:	d5db      	bpl.n	800655c <I2C_ITSlaveSeqCplt+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80065a4:	680b      	ldr	r3, [r1, #0]
 80065a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80065aa:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80065ac:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80065b0:	2b29      	cmp	r3, #41	@ 0x29
 80065b2:	d1d7      	bne.n	8006564 <I2C_ITSlaveSeqCplt+0x20>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80065b4:	2228      	movs	r2, #40	@ 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80065b6:	2321      	movs	r3, #33	@ 0x21
    __HAL_UNLOCK(hi2c);
 80065b8:	f04f 0c00 	mov.w	ip, #0
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80065bc:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80065c0:	6303      	str	r3, [r0, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80065c2:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80065c6:	680b      	ldr	r3, [r1, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80065c8:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 80065cc:	2a28      	cmp	r2, #40	@ 0x28
 80065ce:	bf14      	ite	ne
 80065d0:	f06f 02f2 	mvnne.w	r2, #242	@ 0xf2
 80065d4:	f06f 0242 	mvneq.w	r2, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80065d8:	4013      	ands	r3, r2
 80065da:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 80065dc:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80065e0:	f7ff ffac 	bl	800653c <HAL_I2C_SlaveTxCpltCallback>
}
 80065e4:	bd08      	pop	{r3, pc}
 80065e6:	bf00      	nop

080065e8 <HAL_I2C_AddrCallback>:
}
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop

080065ec <I2C_ITAddrCplt.part.0.constprop.0>:
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80065ec:	b570      	push	{r4, r5, r6, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 80065ee:	6804      	ldr	r4, [r0, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80065f0:	4684      	mov	ip, r0
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80065f2:	68c3      	ldr	r3, [r0, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 80065f4:	69a1      	ldr	r1, [r4, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80065f6:	69a2      	ldr	r2, [r4, #24]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80065f8:	2b02      	cmp	r3, #2
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80065fa:	68a5      	ldr	r5, [r4, #8]
    transferdirection = I2C_GET_DIR(hi2c);
 80065fc:	f3c1 4100 	ubfx	r1, r1, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006600:	ea4f 4212 	mov.w	r2, r2, lsr #16
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006604:	68e6      	ldr	r6, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006606:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800660a:	d10f      	bne.n	800662c <I2C_ITAddrCplt.part.0.constprop.0+0x40>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800660c:	ea82 13d5 	eor.w	r3, r2, r5, lsr #7
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006610:	f3c5 0209 	ubfx	r2, r5, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006614:	f013 0306 	ands.w	r3, r3, #6
 8006618:	d106      	bne.n	8006628 <I2C_ITAddrCplt.part.0.constprop.0+0x3c>
        hi2c->AddrEventCount++;
 800661a:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 800661c:	3501      	adds	r5, #1
 800661e:	6485      	str	r5, [r0, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006620:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8006622:	2d02      	cmp	r5, #2
 8006624:	d00c      	beq.n	8006640 <I2C_ITAddrCplt.part.0.constprop.0+0x54>
}
 8006626:	bd70      	pop	{r4, r5, r6, pc}
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006628:	f006 02fe 	and.w	r2, r6, #254	@ 0xfe
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f023 03b8 	bic.w	r3, r3, #184	@ 0xb8
 8006632:	6023      	str	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8006634:	2300      	movs	r3, #0
 8006636:	f88c 3040 	strb.w	r3, [ip, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800663a:	f7ff ffd5 	bl	80065e8 <HAL_I2C_AddrCallback>
}
 800663e:	bd70      	pop	{r4, r5, r6, pc}
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006640:	2508      	movs	r5, #8
          hi2c->AddrEventCount = 0U;
 8006642:	6483      	str	r3, [r0, #72]	@ 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006644:	61e5      	str	r5, [r4, #28]
          __HAL_UNLOCK(hi2c);
 8006646:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800664a:	f7ff ffcd 	bl	80065e8 <HAL_I2C_AddrCallback>
}
 800664e:	bd70      	pop	{r4, r5, r6, pc}

08006650 <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop

08006654 <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop

08006658 <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop

0800665c <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop

08006660 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop

08006664 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006664:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8006666:	b508      	push	{r3, lr}
  if (hi2c->hdmatx != NULL)
 8006668:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800666a:	b10b      	cbz	r3, 8006670 <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 800666c:	2200      	movs	r2, #0
 800666e:	651a      	str	r2, [r3, #80]	@ 0x50
  if (hi2c->hdmarx != NULL)
 8006670:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8006672:	b10b      	cbz	r3, 8006678 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006674:	2200      	movs	r2, #0
 8006676:	651a      	str	r2, [r3, #80]	@ 0x50
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006678:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800667c:	2b60      	cmp	r3, #96	@ 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 800667e:	f04f 0300 	mov.w	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006682:	d005      	beq.n	8006690 <I2C_DMAAbort+0x2c>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006684:	6303      	str	r3, [r0, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006686:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800668a:	f7ff ffe7 	bl	800665c <HAL_I2C_ErrorCallback>
}
 800668e:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006690:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8006692:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8006696:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800669a:	6303      	str	r3, [r0, #48]	@ 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 800669c:	f7ff ffe0 	bl	8006660 <HAL_I2C_AbortCpltCallback>
}
 80066a0:	bd08      	pop	{r3, pc}
 80066a2:	bf00      	nop

080066a4 <I2C_ITError>:
{
 80066a4:	b570      	push	{r4, r5, r6, lr}
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80066a6:	4b57      	ldr	r3, [pc, #348]	@ (8006804 <I2C_ITError+0x160>)
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80066a8:	2500      	movs	r5, #0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80066aa:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
{
 80066ae:	4604      	mov	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80066b0:	f880 5042 	strb.w	r5, [r0, #66]	@ 0x42
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80066b4:	3a28      	subs	r2, #40	@ 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80066b6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80066b8:	8545      	strh	r5, [r0, #42]	@ 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80066ba:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80066bc:	2a02      	cmp	r2, #2
  hi2c->ErrorCode |= ErrorCode;
 80066be:	ea41 0103 	orr.w	r1, r1, r3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80066c2:	6803      	ldr	r3, [r0, #0]
  hi2c->ErrorCode |= ErrorCode;
 80066c4:	6441      	str	r1, [r0, #68]	@ 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80066c6:	d86e      	bhi.n	80067a6 <I2C_ITError+0x102>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066c8:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066cc:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066d0:	f001 0128 	and.w	r1, r1, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80066d4:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066d6:	f000 0028 	and.w	r0, r0, #40	@ 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066da:	2928      	cmp	r1, #40	@ 0x28
 80066dc:	bf14      	ite	ne
 80066de:	f06f 01f6 	mvnne.w	r1, #246	@ 0xf6
 80066e2:	f06f 0146 	mvneq.w	r1, #70	@ 0x46
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066e6:	2828      	cmp	r0, #40	@ 0x28
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80066e8:	f04f 0028 	mov.w	r0, #40	@ 0x28
 80066ec:	bf18      	it	ne
 80066ee:	f06f 01f6 	mvnne.w	r1, #246	@ 0xf6
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80066f2:	400a      	ands	r2, r1
 80066f4:	4944      	ldr	r1, [pc, #272]	@ (8006808 <I2C_ITError+0x164>)
 80066f6:	601a      	str	r2, [r3, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80066f8:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80066fc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  tmppreviousstate = hi2c->PreviousState;
 80066fe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006700:	6361      	str	r1, [r4, #52]	@ 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006702:	b118      	cbz	r0, 800670c <I2C_ITError+0x68>
 8006704:	2a11      	cmp	r2, #17
 8006706:	d01e      	beq.n	8006746 <I2C_ITError+0xa2>
 8006708:	2a21      	cmp	r2, #33	@ 0x21
 800670a:	d01c      	beq.n	8006746 <I2C_ITError+0xa2>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800670c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800670e:	b118      	cbz	r0, 8006718 <I2C_ITError+0x74>
 8006710:	2a12      	cmp	r2, #18
 8006712:	d02e      	beq.n	8006772 <I2C_ITError+0xce>
 8006714:	2a22      	cmp	r2, #34	@ 0x22
 8006716:	d02c      	beq.n	8006772 <I2C_ITError+0xce>
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006718:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800671c:	2b60      	cmp	r3, #96	@ 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 800671e:	f04f 0300 	mov.w	r3, #0
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006722:	d006      	beq.n	8006732 <I2C_ITError+0x8e>
    HAL_I2C_ErrorCallback(hi2c);
 8006724:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8006726:	6323      	str	r3, [r4, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006728:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800672c:	f7ff ff96 	bl	800665c <HAL_I2C_ErrorCallback>
}
 8006730:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006732:	2220      	movs	r2, #32
    HAL_I2C_AbortCpltCallback(hi2c);
 8006734:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8006736:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800673a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800673e:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_I2C_AbortCpltCallback(hi2c);
 8006740:	f7ff ff8e 	bl	8006660 <HAL_I2C_AbortCpltCallback>
}
 8006744:	bd70      	pop	{r4, r5, r6, pc}
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	0451      	lsls	r1, r2, #17
 800674a:	d456      	bmi.n	80067fa <I2C_ITError+0x156>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800674c:	f7ff f998 	bl	8005a80 <HAL_DMA_GetState>
 8006750:	2801      	cmp	r0, #1
 8006752:	d0e1      	beq.n	8006718 <I2C_ITError+0x74>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006754:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
      __HAL_UNLOCK(hi2c);
 8006756:	2300      	movs	r3, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006758:	4a2c      	ldr	r2, [pc, #176]	@ (800680c <I2C_ITError+0x168>)
 800675a:	6502      	str	r2, [r0, #80]	@ 0x50
      __HAL_UNLOCK(hi2c);
 800675c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006760:	f7fe fd68 	bl	8005234 <HAL_DMA_Abort_IT>
 8006764:	2800      	cmp	r0, #0
 8006766:	d0e3      	beq.n	8006730 <I2C_ITError+0x8c>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006768:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
}
 800676a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800676e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8006770:	4718      	bx	r3
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	0412      	lsls	r2, r2, #16
 8006776:	d503      	bpl.n	8006780 <I2C_ITError+0xdc>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800677e:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006780:	f7ff f97e 	bl	8005a80 <HAL_DMA_GetState>
 8006784:	2801      	cmp	r0, #1
 8006786:	d0c7      	beq.n	8006718 <I2C_ITError+0x74>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006788:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hi2c);
 800678a:	2300      	movs	r3, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800678c:	4a1f      	ldr	r2, [pc, #124]	@ (800680c <I2C_ITError+0x168>)
 800678e:	6502      	str	r2, [r0, #80]	@ 0x50
      __HAL_UNLOCK(hi2c);
 8006790:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006794:	f7fe fd4e 	bl	8005234 <HAL_DMA_Abort_IT>
 8006798:	2800      	cmp	r0, #0
 800679a:	d0c9      	beq.n	8006730 <I2C_ITError+0x8c>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800679c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
}
 800679e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80067a2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80067a4:	4718      	bx	r3
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80067a6:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80067aa:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
 80067b4:	601a      	str	r2, [r3, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80067b6:	699a      	ldr	r2, [r3, #24]
 80067b8:	0792      	lsls	r2, r2, #30
 80067ba:	d500      	bpl.n	80067be <I2C_ITError+0x11a>
    hi2c->Instance->TXDR = 0x00U;
 80067bc:	629d      	str	r5, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067be:	699a      	ldr	r2, [r3, #24]
 80067c0:	07d6      	lsls	r6, r2, #31
 80067c2:	d403      	bmi.n	80067cc <I2C_ITError+0x128>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80067c4:	699a      	ldr	r2, [r3, #24]
 80067c6:	f042 0201 	orr.w	r2, r2, #1
 80067ca:	619a      	str	r2, [r3, #24]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80067cc:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 80067d0:	2a60      	cmp	r2, #96	@ 0x60
 80067d2:	d010      	beq.n	80067f6 <I2C_ITError+0x152>
      hi2c->State         = HAL_I2C_STATE_READY;
 80067d4:	2220      	movs	r2, #32
 80067d6:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80067da:	699a      	ldr	r2, [r3, #24]
 80067dc:	0695      	lsls	r5, r2, #26
 80067de:	d50a      	bpl.n	80067f6 <I2C_ITError+0x152>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067e0:	699a      	ldr	r2, [r3, #24]
 80067e2:	06d0      	lsls	r0, r2, #27
 80067e4:	d505      	bpl.n	80067f2 <I2C_ITError+0x14e>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067e6:	2210      	movs	r2, #16
 80067e8:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067ea:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80067ec:	f042 0204 	orr.w	r2, r2, #4
 80067f0:	6462      	str	r2, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067f2:	2220      	movs	r2, #32
 80067f4:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 80067f6:	2100      	movs	r1, #0
 80067f8:	e780      	b.n	80066fc <I2C_ITError+0x58>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	e7a3      	b.n	800674c <I2C_ITError+0xa8>
 8006804:	ffff0000 	.word	0xffff0000
 8006808:	08006e09 	.word	0x08006e09
 800680c:	08006665 	.word	0x08006665

08006810 <I2C_ITMasterCplt>:
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006810:	2220      	movs	r2, #32
 8006812:	6803      	ldr	r3, [r0, #0]
{
 8006814:	b510      	push	{r4, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006816:	61da      	str	r2, [r3, #28]
{
 8006818:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800681a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800681e:	2a21      	cmp	r2, #33	@ 0x21
 8006820:	d053      	beq.n	80068ca <I2C_ITMasterCplt+0xba>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006822:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006826:	2a22      	cmp	r2, #34	@ 0x22
 8006828:	d038      	beq.n	800689c <I2C_ITMasterCplt+0x8c>
  I2C_RESET_CR2(hi2c);
 800682a:	685a      	ldr	r2, [r3, #4]
 800682c:	4c41      	ldr	r4, [pc, #260]	@ (8006934 <I2C_ITMasterCplt+0x124>)
 800682e:	4022      	ands	r2, r4
  hi2c->XferISR       = NULL;
 8006830:	2400      	movs	r4, #0
  I2C_RESET_CR2(hi2c);
 8006832:	605a      	str	r2, [r3, #4]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006834:	4a40      	ldr	r2, [pc, #256]	@ (8006938 <I2C_ITMasterCplt+0x128>)
  hi2c->XferISR       = NULL;
 8006836:	6344      	str	r4, [r0, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006838:	62c2      	str	r2, [r0, #44]	@ 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800683a:	06ca      	lsls	r2, r1, #27
 800683c:	d505      	bpl.n	800684a <I2C_ITMasterCplt+0x3a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800683e:	2210      	movs	r2, #16
 8006840:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006842:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006844:	f042 0204 	orr.w	r2, r2, #4
 8006848:	6442      	str	r2, [r0, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800684a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800684e:	2a60      	cmp	r2, #96	@ 0x60
 8006850:	d034      	beq.n	80068bc <I2C_ITMasterCplt+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006852:	699a      	ldr	r2, [r3, #24]
 8006854:	0791      	lsls	r1, r2, #30
 8006856:	d501      	bpl.n	800685c <I2C_ITMasterCplt+0x4c>
    hi2c->Instance->TXDR = 0x00U;
 8006858:	2200      	movs	r2, #0
 800685a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800685c:	699a      	ldr	r2, [r3, #24]
 800685e:	07d2      	lsls	r2, r2, #31
 8006860:	d403      	bmi.n	800686a <I2C_ITMasterCplt+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006862:	699a      	ldr	r2, [r3, #24]
 8006864:	f042 0201 	orr.w	r2, r2, #1
 8006868:	619a      	str	r2, [r3, #24]
  tmperror = hi2c->ErrorCode;
 800686a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800686c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006870:	2a60      	cmp	r2, #96	@ 0x60
 8006872:	d00d      	beq.n	8006890 <I2C_ITMasterCplt+0x80>
 8006874:	1e1a      	subs	r2, r3, #0
 8006876:	bf18      	it	ne
 8006878:	2201      	movne	r2, #1
 800687a:	b94b      	cbnz	r3, 8006890 <I2C_ITMasterCplt+0x80>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800687c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006880:	2b21      	cmp	r3, #33	@ 0x21
 8006882:	d041      	beq.n	8006908 <I2C_ITMasterCplt+0xf8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006884:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8006888:	2b22      	cmp	r3, #34	@ 0x22
 800688a:	d02e      	beq.n	80068ea <I2C_ITMasterCplt+0xda>
}
 800688c:	b002      	add	sp, #8
 800688e:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006890:	6c41      	ldr	r1, [r0, #68]	@ 0x44
}
 8006892:	b002      	add	sp, #8
 8006894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006898:	f7ff bf04 	b.w	80066a4 <I2C_ITError>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800689c:	f890 4041 	ldrb.w	r4, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068a0:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80068a2:	f004 0428 	and.w	r4, r4, #40	@ 0x28
 80068a6:	2c28      	cmp	r4, #40	@ 0x28
 80068a8:	bf14      	ite	ne
 80068aa:	f06f 04f4 	mvnne.w	r4, #244	@ 0xf4
 80068ae:	f06f 0444 	mvneq.w	r4, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068b2:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80068b4:	2412      	movs	r4, #18
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068b6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80068b8:	6304      	str	r4, [r0, #48]	@ 0x30
 80068ba:	e7b6      	b.n	800682a <I2C_ITMasterCplt+0x1a>
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80068bc:	074c      	lsls	r4, r1, #29
 80068be:	d5c8      	bpl.n	8006852 <I2C_ITMasterCplt+0x42>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80068c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80068c2:	b2d2      	uxtb	r2, r2
 80068c4:	9201      	str	r2, [sp, #4]
    UNUSED(tmpreg);
 80068c6:	9a01      	ldr	r2, [sp, #4]
 80068c8:	e7c3      	b.n	8006852 <I2C_ITMasterCplt+0x42>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80068ca:	f890 4041 	ldrb.w	r4, [r0, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068ce:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80068d0:	f004 0428 	and.w	r4, r4, #40	@ 0x28
 80068d4:	2c28      	cmp	r4, #40	@ 0x28
 80068d6:	bf14      	ite	ne
 80068d8:	f06f 04f2 	mvnne.w	r4, #242	@ 0xf2
 80068dc:	f06f 0442 	mvneq.w	r4, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068e0:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80068e2:	2411      	movs	r4, #17
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80068e4:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80068e6:	6304      	str	r4, [r0, #48]	@ 0x30
 80068e8:	e79f      	b.n	800682a <I2C_ITMasterCplt+0x1a>
    hi2c->State = HAL_I2C_STATE_READY;
 80068ea:	2320      	movs	r3, #32
      __HAL_UNLOCK(hi2c);
 80068ec:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80068f0:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80068f4:	6302      	str	r2, [r0, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80068f6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fa:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80068fe:	2b40      	cmp	r3, #64	@ 0x40
 8006900:	d014      	beq.n	800692c <I2C_ITMasterCplt+0x11c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006902:	f7f9 ff9f 	bl	8000844 <HAL_I2C_MasterRxCpltCallback>
}
 8006906:	e7c1      	b.n	800688c <I2C_ITMasterCplt+0x7c>
    hi2c->State = HAL_I2C_STATE_READY;
 8006908:	2320      	movs	r3, #32
      __HAL_UNLOCK(hi2c);
 800690a:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800690e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006912:	6302      	str	r2, [r0, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006914:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006918:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800691c:	2b40      	cmp	r3, #64	@ 0x40
 800691e:	d002      	beq.n	8006926 <I2C_ITMasterCplt+0x116>
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006920:	f7f9 ff82 	bl	8000828 <HAL_I2C_MasterTxCpltCallback>
 8006924:	e7b2      	b.n	800688c <I2C_ITMasterCplt+0x7c>
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006926:	f7ff fe95 	bl	8006654 <HAL_I2C_MemTxCpltCallback>
 800692a:	e7af      	b.n	800688c <I2C_ITMasterCplt+0x7c>
      HAL_I2C_MemRxCpltCallback(hi2c);
 800692c:	f7ff fe94 	bl	8006658 <HAL_I2C_MemRxCpltCallback>
 8006930:	e7ac      	b.n	800688c <I2C_ITMasterCplt+0x7c>
 8006932:	bf00      	nop
 8006934:	fe00e800 	.word	0xfe00e800
 8006938:	ffff0000 	.word	0xffff0000

0800693c <I2C_Master_ISR_IT>:
{
 800693c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 800693e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006942:	2b01      	cmp	r3, #1
 8006944:	f000 80bb 	beq.w	8006abe <I2C_Master_ISR_IT+0x182>
 8006948:	4616      	mov	r6, r2
 800694a:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800694c:	06ca      	lsls	r2, r1, #27
 800694e:	4604      	mov	r4, r0
 8006950:	460d      	mov	r5, r1
  __HAL_LOCK(hi2c);
 8006952:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006956:	d51a      	bpl.n	800698e <I2C_Master_ISR_IT+0x52>
 8006958:	06f3      	lsls	r3, r6, #27
 800695a:	d518      	bpl.n	800698e <I2C_Master_ISR_IT+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800695c:	6803      	ldr	r3, [r0, #0]
 800695e:	2210      	movs	r2, #16
 8006960:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006962:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8006964:	f042 0204 	orr.w	r2, r2, #4
 8006968:	6442      	str	r2, [r0, #68]	@ 0x44
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800696a:	699a      	ldr	r2, [r3, #24]
 800696c:	0797      	lsls	r7, r2, #30
 800696e:	d501      	bpl.n	8006974 <I2C_Master_ISR_IT+0x38>
    hi2c->Instance->TXDR = 0x00U;
 8006970:	2200      	movs	r2, #0
 8006972:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006974:	699a      	ldr	r2, [r3, #24]
 8006976:	07d0      	lsls	r0, r2, #31
 8006978:	d56e      	bpl.n	8006a58 <I2C_Master_ISR_IT+0x11c>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800697a:	06aa      	lsls	r2, r5, #26
 800697c:	d502      	bpl.n	8006984 <I2C_Master_ISR_IT+0x48>
 800697e:	06b3      	lsls	r3, r6, #26
 8006980:	f100 8098 	bmi.w	8006ab4 <I2C_Master_ISR_IT+0x178>
  __HAL_UNLOCK(hi2c);
 8006984:	2300      	movs	r3, #0
  return HAL_OK;
 8006986:	4618      	mov	r0, r3
  __HAL_UNLOCK(hi2c);
 8006988:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 800698c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800698e:	0769      	lsls	r1, r5, #29
 8006990:	d417      	bmi.n	80069c2 <I2C_Master_ISR_IT+0x86>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006992:	066b      	lsls	r3, r5, #25
 8006994:	d428      	bmi.n	80069e8 <I2C_Master_ISR_IT+0xac>
 8006996:	07a8      	lsls	r0, r5, #30
 8006998:	d545      	bpl.n	8006a26 <I2C_Master_ISR_IT+0xea>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800699a:	07b1      	lsls	r1, r6, #30
 800699c:	d543      	bpl.n	8006a26 <I2C_Master_ISR_IT+0xea>
    if (hi2c->XferCount != 0U)
 800699e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d0e9      	beq.n	800697a <I2C_Master_ISR_IT+0x3e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80069a6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80069a8:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80069aa:	f812 0b01 	ldrb.w	r0, [r2], #1
      hi2c->XferSize--;
 80069ae:	3b01      	subs	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80069b0:	6821      	ldr	r1, [r4, #0]
 80069b2:	6288      	str	r0, [r1, #40]	@ 0x28
      hi2c->XferSize--;
 80069b4:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80069b6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 80069b8:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b29b      	uxth	r3, r3
 80069be:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80069c0:	e7db      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80069c2:	0772      	lsls	r2, r6, #29
 80069c4:	d5e5      	bpl.n	8006992 <I2C_Master_ISR_IT+0x56>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069c6:	6822      	ldr	r2, [r4, #0]
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80069c8:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069cc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80069ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80069d0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80069d2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 80069d4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80069d6:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 80069d8:	3201      	adds	r2, #1
    hi2c->XferCount--;
 80069da:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80069dc:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferSize--;
 80069de:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->XferCount--;
 80069e0:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize--;
 80069e2:	1e53      	subs	r3, r2, #1
 80069e4:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferCount--;
 80069e6:	e7c8      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80069e8:	062a      	lsls	r2, r5, #24
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80069ea:	f006 0340 	and.w	r3, r6, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80069ee:	d51f      	bpl.n	8006a30 <I2C_Master_ISR_IT+0xf4>
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d0c2      	beq.n	800697a <I2C_Master_ISR_IT+0x3e>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069f4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069f6:	6822      	ldr	r2, [r4, #0]
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d031      	beq.n	8006a62 <I2C_Master_ISR_IT+0x126>
 80069fe:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d12e      	bne.n	8006a62 <I2C_Master_ISR_IT+0x126>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006a04:	6851      	ldr	r1, [r2, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a06:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006a08:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	2bff      	cmp	r3, #255	@ 0xff
 8006a10:	d96c      	bls.n	8006aec <I2C_Master_ISR_IT+0x1b0>
  MODIFY_REG(hi2c->Instance->CR2, \
 8006a12:	6853      	ldr	r3, [r2, #4]
 8006a14:	4854      	ldr	r0, [pc, #336]	@ (8006b68 <I2C_Master_ISR_IT+0x22c>)
 8006a16:	4003      	ands	r3, r0
 8006a18:	430b      	orrs	r3, r1
 8006a1a:	4954      	ldr	r1, [pc, #336]	@ (8006b6c <I2C_Master_ISR_IT+0x230>)
 8006a1c:	4319      	orrs	r1, r3
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a1e:	23ff      	movs	r3, #255	@ 0xff
 8006a20:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8006a22:	6051      	str	r1, [r2, #4]
}
 8006a24:	e7a9      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006a26:	0628      	lsls	r0, r5, #24
 8006a28:	d5a7      	bpl.n	800697a <I2C_Master_ISR_IT+0x3e>
 8006a2a:	0671      	lsls	r1, r6, #25
 8006a2c:	d4e2      	bmi.n	80069f4 <I2C_Master_ISR_IT+0xb8>
 8006a2e:	e7a4      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d0a2      	beq.n	800697a <I2C_Master_ISR_IT+0x3e>
    if (hi2c->XferCount == 0U)
 8006a34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d136      	bne.n	8006aaa <I2C_Master_ISR_IT+0x16e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006a3c:	6822      	ldr	r2, [r4, #0]
 8006a3e:	6853      	ldr	r3, [r2, #4]
 8006a40:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8006a44:	d199      	bne.n	800697a <I2C_Master_ISR_IT+0x3e>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006a46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006a48:	f511 3f80 	cmn.w	r1, #65536	@ 0x10000
 8006a4c:	d162      	bne.n	8006b14 <I2C_Master_ISR_IT+0x1d8>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a4e:	6853      	ldr	r3, [r2, #4]
 8006a50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a54:	6053      	str	r3, [r2, #4]
 8006a56:	e790      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a58:	699a      	ldr	r2, [r3, #24]
 8006a5a:	f042 0201 	orr.w	r2, r2, #1
 8006a5e:	619a      	str	r2, [r3, #24]
 8006a60:	e78b      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006a62:	6853      	ldr	r3, [r2, #4]
 8006a64:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8006a68:	d11f      	bne.n	8006aaa <I2C_Master_ISR_IT+0x16e>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a6a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a6e:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
    hi2c->XferISR       = NULL;
 8006a72:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a74:	2921      	cmp	r1, #33	@ 0x21
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a76:	f04f 0120 	mov.w	r1, #32
 8006a7a:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006a7e:	d020      	beq.n	8006ac2 <I2C_Master_ISR_IT+0x186>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a80:	2112      	movs	r1, #18
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006a82:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a84:	6321      	str	r1, [r4, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a86:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006a8a:	6817      	ldr	r7, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a8c:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8006a90:	2928      	cmp	r1, #40	@ 0x28
 8006a92:	bf14      	ite	ne
 8006a94:	f06f 01f4 	mvnne.w	r1, #244	@ 0xf4
 8006a98:	f06f 0144 	mvneq.w	r1, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006a9c:	4039      	ands	r1, r7
 8006a9e:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006aa0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006aa4:	f7f9 fece 	bl	8000844 <HAL_I2C_MasterRxCpltCallback>
 8006aa8:	e767      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006aaa:	2140      	movs	r1, #64	@ 0x40
 8006aac:	4620      	mov	r0, r4
 8006aae:	f7ff fdf9 	bl	80066a4 <I2C_ITError>
 8006ab2:	e762      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f7ff feaa 	bl	8006810 <I2C_ITMasterCplt>
 8006abc:	e762      	b.n	8006984 <I2C_Master_ISR_IT+0x48>
  __HAL_LOCK(hi2c);
 8006abe:	2002      	movs	r0, #2
}
 8006ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ac2:	2111      	movs	r1, #17
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006ac4:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ac6:	6321      	str	r1, [r4, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ac8:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006acc:	6817      	ldr	r7, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ace:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8006ad2:	2928      	cmp	r1, #40	@ 0x28
 8006ad4:	bf14      	ite	ne
 8006ad6:	f06f 01f2 	mvnne.w	r1, #242	@ 0xf2
 8006ada:	f06f 0142 	mvneq.w	r1, #66	@ 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006ade:	4039      	ands	r1, r7
 8006ae0:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006ae2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006ae6:	f7f9 fe9f 	bl	8000828 <HAL_I2C_MasterTxCpltCallback>
}
 8006aea:	e746      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
        hi2c->XferSize = hi2c->XferCount;
 8006aec:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006aee:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8006af0:	b29b      	uxth	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006af2:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
        hi2c->XferSize = hi2c->XferCount;
 8006af6:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006af8:	b2db      	uxtb	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006afa:	d02b      	beq.n	8006b54 <I2C_Master_ISR_IT+0x218>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8006afc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006afe:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b02:	4819      	ldr	r0, [pc, #100]	@ (8006b68 <I2C_Master_ISR_IT+0x22c>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b04:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b06:	6851      	ldr	r1, [r2, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b0c:	4001      	ands	r1, r0
 8006b0e:	430b      	orrs	r3, r1
 8006b10:	6053      	str	r3, [r2, #4]
}
 8006b12:	e732      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b18:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
    hi2c->XferISR       = NULL;
 8006b1c:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b1e:	2921      	cmp	r1, #33	@ 0x21
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b20:	f04f 0120 	mov.w	r1, #32
 8006b24:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b28:	d0cb      	beq.n	8006ac2 <I2C_Master_ISR_IT+0x186>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006b2a:	2112      	movs	r1, #18
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006b2c:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006b2e:	6321      	str	r1, [r4, #48]	@ 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b30:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
 8006b34:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8006b38:	2928      	cmp	r1, #40	@ 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006b3a:	6811      	ldr	r1, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b3c:	bf14      	ite	ne
 8006b3e:	f06f 07f4 	mvnne.w	r7, #244	@ 0xf4
 8006b42:	f06f 0744 	mvneq.w	r7, #68	@ 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006b46:	4039      	ands	r1, r7
 8006b48:	6011      	str	r1, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8006b4a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006b4e:	f7f9 fe79 	bl	8000844 <HAL_I2C_MasterRxCpltCallback>
 8006b52:	e712      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b54:	6850      	ldr	r0, [r2, #4]
 8006b56:	4f04      	ldr	r7, [pc, #16]	@ (8006b68 <I2C_Master_ISR_IT+0x22c>)
 8006b58:	4038      	ands	r0, r7
 8006b5a:	4301      	orrs	r1, r0
 8006b5c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006b60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b64:	6053      	str	r3, [r2, #4]
}
 8006b66:	e708      	b.n	800697a <I2C_Master_ISR_IT+0x3e>
 8006b68:	fc009c00 	.word	0xfc009c00
 8006b6c:	01ff0000 	.word	0x01ff0000

08006b70 <I2C_ITSlaveCplt.constprop.0>:
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006b74:	6803      	ldr	r3, [r0, #0]
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8006b76:	460d      	mov	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b78:	2120      	movs	r1, #32
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006b7a:	6818      	ldr	r0, [r3, #0]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006b7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006b7e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b82:	61d9      	str	r1, [r3, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006b84:	f002 01f7 	and.w	r1, r2, #247	@ 0xf7
 8006b88:	2921      	cmp	r1, #33	@ 0x21
 8006b8a:	f040 8085 	bne.w	8006c98 <I2C_ITSlaveCplt.constprop.0+0x128>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b8e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	f022 02fa 	bic.w	r2, r2, #250	@ 0xfa
 8006b98:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b9a:	6321      	str	r1, [r4, #48]	@ 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006b9c:	685a      	ldr	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8006b9e:	4998      	ldr	r1, [pc, #608]	@ (8006e00 <I2C_ITSlaveCplt.constprop.0+0x290>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006ba0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ba4:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	400a      	ands	r2, r1
 8006baa:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006bac:	699a      	ldr	r2, [r3, #24]
 8006bae:	0791      	lsls	r1, r2, #30
 8006bb0:	d501      	bpl.n	8006bb6 <I2C_ITSlaveCplt.constprop.0+0x46>
    hi2c->Instance->TXDR = 0x00U;
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006bb6:	699a      	ldr	r2, [r3, #24]
 8006bb8:	07d2      	lsls	r2, r2, #31
 8006bba:	d403      	bmi.n	8006bc4 <I2C_ITSlaveCplt.constprop.0+0x54>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006bbc:	699a      	ldr	r2, [r3, #24]
 8006bbe:	f042 0201 	orr.w	r2, r2, #1
 8006bc2:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006bc4:	0447      	lsls	r7, r0, #17
 8006bc6:	d571      	bpl.n	8006cac <I2C_ITSlaveCplt.constprop.0+0x13c>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bce:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8006bd0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006bd2:	b11a      	cbz	r2, 8006bdc <I2C_ITSlaveCplt.constprop.0+0x6c>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006bd4:	6811      	ldr	r1, [r2, #0]
 8006bd6:	684a      	ldr	r2, [r1, #4]
 8006bd8:	b292      	uxth	r2, r2
 8006bda:	8562      	strh	r2, [r4, #42]	@ 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006bdc:	076a      	lsls	r2, r5, #29
 8006bde:	d50f      	bpl.n	8006c00 <I2C_ITSlaveCplt.constprop.0+0x90>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006be2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006be4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006be6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006be8:	3301      	adds	r3, #1
 8006bea:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006bec:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8006bee:	b12b      	cbz	r3, 8006bfc <I2C_ITSlaveCplt.constprop.0+0x8c>
      hi2c->XferSize--;
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006bf4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	8563      	strh	r3, [r4, #42]	@ 0x2a
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006bfc:	f025 0504 	bic.w	r5, r5, #4
  if (hi2c->XferCount != 0U)
 8006c00:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	b11b      	cbz	r3, 8006c0e <I2C_ITSlaveCplt.constprop.0+0x9e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c06:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006c08:	f043 0304 	orr.w	r3, r3, #4
 8006c0c:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006c0e:	06eb      	lsls	r3, r5, #27
 8006c10:	d501      	bpl.n	8006c16 <I2C_ITSlaveCplt.constprop.0+0xa6>
 8006c12:	06c7      	lsls	r7, r0, #27
 8006c14:	d428      	bmi.n	8006c68 <I2C_ITSlaveCplt.constprop.0+0xf8>
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c16:	2700      	movs	r7, #0
 8006c18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c1c:	6c66      	ldr	r6, [r4, #68]	@ 0x44
  hi2c->XferISR = NULL;
 8006c1e:	6367      	str	r7, [r4, #52]	@ 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c20:	2e00      	cmp	r6, #0
 8006c22:	d14d      	bne.n	8006cc0 <I2C_ITSlaveCplt.constprop.0+0x150>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006c24:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006c26:	4d77      	ldr	r5, [pc, #476]	@ (8006e04 <I2C_ITSlaveCplt.constprop.0+0x294>)
 8006c28:	42ab      	cmp	r3, r5
 8006c2a:	d10f      	bne.n	8006c4c <I2C_ITSlaveCplt.constprop.0+0xdc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c2c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c30:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 8006c32:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c36:	2b22      	cmp	r3, #34	@ 0x22
    hi2c->State = HAL_I2C_STATE_READY;
 8006c38:	f04f 0320 	mov.w	r3, #32
 8006c3c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c40:	6326      	str	r6, [r4, #48]	@ 0x30
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c42:	f000 808a 	beq.w	8006d5a <I2C_ITSlaveCplt.constprop.0+0x1ea>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006c46:	f7ff fc79 	bl	800653c <HAL_I2C_SlaveTxCpltCallback>
}
 8006c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveSeqCplt(hi2c);
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f7ff fc79 	bl	8006544 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c52:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c54:	62e5      	str	r5, [r4, #44]	@ 0x2c
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c56:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8006c58:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8006c5c:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c60:	6326      	str	r6, [r4, #48]	@ 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c62:	f7ff fcf5 	bl	8006650 <HAL_I2C_ListenCpltCallback>
}
 8006c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hi2c->XferCount == 0U)
 8006c68:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c6a:	6822      	ldr	r2, [r4, #0]
    if (hi2c->XferCount == 0U)
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d164      	bne.n	8006d3c <I2C_ITSlaveCplt.constprop.0+0x1cc>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006c72:	f894 1041 	ldrb.w	r1, [r4, #65]	@ 0x41
 8006c76:	2928      	cmp	r1, #40	@ 0x28
 8006c78:	d103      	bne.n	8006c82 <I2C_ITSlaveCplt.constprop.0+0x112>
 8006c7a:	f1b6 7f00 	cmp.w	r6, #33554432	@ 0x2000000
 8006c7e:	f000 808d 	beq.w	8006d9c <I2C_ITSlaveCplt.constprop.0+0x22c>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006c82:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006c86:	f516 3f80 	cmn.w	r6, #65536	@ 0x10000
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	d001      	beq.n	8006c92 <I2C_ITSlaveCplt.constprop.0+0x122>
 8006c8e:	2b29      	cmp	r3, #41	@ 0x29
 8006c90:	d066      	beq.n	8006d60 <I2C_ITSlaveCplt.constprop.0+0x1f0>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c92:	2310      	movs	r3, #16
 8006c94:	61d3      	str	r3, [r2, #28]
 8006c96:	e7be      	b.n	8006c16 <I2C_ITSlaveCplt.constprop.0+0xa6>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006c98:	2922      	cmp	r1, #34	@ 0x22
 8006c9a:	d140      	bne.n	8006d1e <I2C_ITSlaveCplt.constprop.0+0x1ae>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c9c:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
 8006ca6:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006ca8:	6321      	str	r1, [r4, #48]	@ 0x30
 8006caa:	e777      	b.n	8006b9c <I2C_ITSlaveCplt.constprop.0+0x2c>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006cac:	0401      	lsls	r1, r0, #16
 8006cae:	d595      	bpl.n	8006bdc <I2C_ITSlaveCplt.constprop.0+0x6c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006cb6:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8006cb8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006cba:	2a00      	cmp	r2, #0
 8006cbc:	d18a      	bne.n	8006bd4 <I2C_ITSlaveCplt.constprop.0+0x64>
 8006cbe:	e78d      	b.n	8006bdc <I2C_ITSlaveCplt.constprop.0+0x6c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006cc0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	f7ff fcee 	bl	80066a4 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006cc8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006ccc:	2b28      	cmp	r3, #40	@ 0x28
 8006cce:	d1bc      	bne.n	8006c4a <I2C_ITSlaveCplt.constprop.0+0xda>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cd0:	4a4c      	ldr	r2, [pc, #304]	@ (8006e04 <I2C_ITSlaveCplt.constprop.0+0x294>)
  hi2c->State = HAL_I2C_STATE_READY;
 8006cd2:	2320      	movs	r3, #32
  hi2c->XferISR = NULL;
 8006cd4:	6367      	str	r7, [r4, #52]	@ 0x34
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cd6:	62e2      	str	r2, [r4, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cd8:	6327      	str	r7, [r4, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006cda:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006cde:	076b      	lsls	r3, r5, #29
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ce0:	6822      	ldr	r2, [r4, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ce2:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006ce6:	d509      	bpl.n	8006cfc <I2C_ITSlaveCplt.constprop.0+0x18c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ce8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006cea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006cec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006cee:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006cf0:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->pBuffPtr++;
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006cf6:	2a00      	cmp	r2, #0
 8006cf8:	d144      	bne.n	8006d84 <I2C_ITSlaveCplt.constprop.0+0x214>
 8006cfa:	6822      	ldr	r2, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006cfc:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d00:	2010      	movs	r0, #16
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d02:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hi2c);
 8006d06:	2100      	movs	r1, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006d08:	6813      	ldr	r3, [r2, #0]
 8006d0a:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8006d0e:	6013      	str	r3, [r2, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d10:	61d0      	str	r0, [r2, #28]
  HAL_I2C_ListenCpltCallback(hi2c);
 8006d12:	4620      	mov	r0, r4
  __HAL_UNLOCK(hi2c);
 8006d14:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8006d18:	f7ff fc9a 	bl	8006650 <HAL_I2C_ListenCpltCallback>
}
 8006d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d1e:	b2d2      	uxtb	r2, r2
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006d20:	2a28      	cmp	r2, #40	@ 0x28
 8006d22:	f47f af3b 	bne.w	8006b9c <I2C_ITSlaveCplt.constprop.0+0x2c>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d26:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d2a:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	f022 02fe 	bic.w	r2, r2, #254	@ 0xfe
 8006d34:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d36:	2200      	movs	r2, #0
 8006d38:	6322      	str	r2, [r4, #48]	@ 0x30
 8006d3a:	e72f      	b.n	8006b9c <I2C_ITSlaveCplt.constprop.0+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d3c:	2310      	movs	r3, #16
 8006d3e:	61d3      	str	r3, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d40:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006d42:	f043 0304 	orr.w	r3, r3, #4
 8006d46:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006d48:	f036 7380 	bics.w	r3, r6, #16777216	@ 0x1000000
 8006d4c:	f47f af63 	bne.w	8006c16 <I2C_ITSlaveCplt.constprop.0+0xa6>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006d50:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006d52:	4620      	mov	r0, r4
 8006d54:	f7ff fca6 	bl	80066a4 <I2C_ITError>
 8006d58:	e75d      	b.n	8006c16 <I2C_ITSlaveCplt.constprop.0+0xa6>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006d5a:	f7ff fbf1 	bl	8006540 <HAL_I2C_SlaveRxCpltCallback>
}
 8006d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d60:	2310      	movs	r3, #16
 8006d62:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006d64:	6993      	ldr	r3, [r2, #24]
 8006d66:	0798      	lsls	r0, r3, #30
 8006d68:	d501      	bpl.n	8006d6e <I2C_ITSlaveCplt.constprop.0+0x1fe>
    hi2c->Instance->TXDR = 0x00U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	6293      	str	r3, [r2, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d6e:	6993      	ldr	r3, [r2, #24]
 8006d70:	07d9      	lsls	r1, r3, #31
 8006d72:	d403      	bmi.n	8006d7c <I2C_ITSlaveCplt.constprop.0+0x20c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006d74:	6993      	ldr	r3, [r2, #24]
 8006d76:	f043 0301 	orr.w	r3, r3, #1
 8006d7a:	6193      	str	r3, [r2, #24]
        I2C_ITSlaveSeqCplt(hi2c);
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	f7ff fbe1 	bl	8006544 <I2C_ITSlaveSeqCplt>
 8006d82:	e748      	b.n	8006c16 <I2C_ITSlaveCplt.constprop.0+0xa6>
      hi2c->XferCount--;
 8006d84:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006d86:	1e53      	subs	r3, r2, #1
 8006d88:	6822      	ldr	r2, [r4, #0]
      hi2c->XferCount--;
 8006d8a:	3901      	subs	r1, #1
      hi2c->XferSize--;
 8006d8c:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006d8e:	b28b      	uxth	r3, r1
 8006d90:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d92:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006d94:	f043 0304 	orr.w	r3, r3, #4
 8006d98:	6463      	str	r3, [r4, #68]	@ 0x44
 8006d9a:	e7af      	b.n	8006cfc <I2C_ITSlaveCplt.constprop.0+0x18c>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d9c:	4919      	ldr	r1, [pc, #100]	@ (8006e04 <I2C_ITSlaveCplt.constprop.0+0x294>)
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006d9e:	076e      	lsls	r6, r5, #29
  hi2c->XferISR = NULL;
 8006da0:	6363      	str	r3, [r4, #52]	@ 0x34
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006da2:	62e1      	str	r1, [r4, #44]	@ 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 8006da4:	f04f 0120 	mov.w	r1, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 8006da8:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006daa:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dae:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006db2:	d508      	bpl.n	8006dc6 <I2C_ITSlaveCplt.constprop.0+0x256>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006db4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006db6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006db8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006dba:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006dbc:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->pBuffPtr++;
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006dc2:	b98a      	cbnz	r2, 8006de8 <I2C_ITSlaveCplt.constprop.0+0x278>
 8006dc4:	6822      	ldr	r2, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dc6:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dca:	2110      	movs	r1, #16
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dcc:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  HAL_I2C_ListenCpltCallback(hi2c);
 8006dd0:	4620      	mov	r0, r4
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006dd2:	6813      	ldr	r3, [r2, #0]
 8006dd4:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8006dd8:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hi2c);
 8006dda:	2300      	movs	r3, #0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ddc:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(hi2c);
 8006dde:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8006de2:	f7ff fc35 	bl	8006650 <HAL_I2C_ListenCpltCallback>
}
 8006de6:	e716      	b.n	8006c16 <I2C_ITSlaveCplt.constprop.0+0xa6>
      hi2c->XferCount--;
 8006de8:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006dea:	1e53      	subs	r3, r2, #1
 8006dec:	6822      	ldr	r2, [r4, #0]
      hi2c->XferCount--;
 8006dee:	3901      	subs	r1, #1
      hi2c->XferSize--;
 8006df0:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006df2:	b28b      	uxth	r3, r1
 8006df4:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006df6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006df8:	f043 0304 	orr.w	r3, r3, #4
 8006dfc:	6463      	str	r3, [r4, #68]	@ 0x44
 8006dfe:	e7e2      	b.n	8006dc6 <I2C_ITSlaveCplt.constprop.0+0x256>
 8006e00:	fe00e800 	.word	0xfe00e800
 8006e04:	ffff0000 	.word	0xffff0000

08006e08 <I2C_Slave_ISR_IT>:
{
 8006e08:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hi2c);
 8006e0a:	f890 c040 	ldrb.w	ip, [r0, #64]	@ 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 8006e0e:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hi2c);
 8006e10:	f1bc 0f01 	cmp.w	ip, #1
 8006e14:	f000 80a0 	beq.w	8006f58 <I2C_Slave_ISR_IT+0x150>
 8006e18:	f04f 0c01 	mov.w	ip, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006e1c:	f011 0f20 	tst.w	r1, #32
 8006e20:	460b      	mov	r3, r1
 8006e22:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 8006e24:	f880 c040 	strb.w	ip, [r0, #64]	@ 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006e28:	d003      	beq.n	8006e32 <I2C_Slave_ISR_IT+0x2a>
 8006e2a:	f012 0f20 	tst.w	r2, #32
 8006e2e:	f040 8081 	bne.w	8006f34 <I2C_Slave_ISR_IT+0x12c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006e32:	06d8      	lsls	r0, r3, #27
 8006e34:	d53b      	bpl.n	8006eae <I2C_Slave_ISR_IT+0xa6>
 8006e36:	06d1      	lsls	r1, r2, #27
 8006e38:	d539      	bpl.n	8006eae <I2C_Slave_ISR_IT+0xa6>
    if (hi2c->XferCount == 0U)
 8006e3a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e3c:	6821      	ldr	r1, [r4, #0]
    if (hi2c->XferCount == 0U)
 8006e3e:	b292      	uxth	r2, r2
 8006e40:	2a00      	cmp	r2, #0
 8006e42:	f040 808b 	bne.w	8006f5c <I2C_Slave_ISR_IT+0x154>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006e46:	f894 0041 	ldrb.w	r0, [r4, #65]	@ 0x41
 8006e4a:	f1b5 7f00 	cmp.w	r5, #33554432	@ 0x2000000
 8006e4e:	b2c0      	uxtb	r0, r0
 8006e50:	d177      	bne.n	8006f42 <I2C_Slave_ISR_IT+0x13a>
 8006e52:	2828      	cmp	r0, #40	@ 0x28
 8006e54:	d175      	bne.n	8006f42 <I2C_Slave_ISR_IT+0x13a>
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e56:	485a      	ldr	r0, [pc, #360]	@ (8006fc0 <I2C_Slave_ISR_IT+0x1b8>)
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006e58:	075b      	lsls	r3, r3, #29
  hi2c->XferISR = NULL;
 8006e5a:	6362      	str	r2, [r4, #52]	@ 0x34
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e5c:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hi2c->State = HAL_I2C_STATE_READY;
 8006e5e:	f04f 0020 	mov.w	r0, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e62:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006e64:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e68:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006e6c:	d50a      	bpl.n	8006e84 <I2C_Slave_ISR_IT+0x7c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e6e:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8006e70:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006e72:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006e74:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006e76:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
    hi2c->pBuffPtr++;
 8006e78:	3301      	adds	r3, #1
 8006e7a:	6263      	str	r3, [r4, #36]	@ 0x24
    if ((hi2c->XferSize > 0U))
 8006e7c:	2a00      	cmp	r2, #0
 8006e7e:	f040 8092 	bne.w	8006fa6 <I2C_Slave_ISR_IT+0x19e>
 8006e82:	6821      	ldr	r1, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e84:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e88:	2010      	movs	r0, #16
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e8a:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
  __HAL_UNLOCK(hi2c);
 8006e8e:	2200      	movs	r2, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006e90:	680b      	ldr	r3, [r1, #0]
 8006e92:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8006e96:	600b      	str	r3, [r1, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e98:	61c8      	str	r0, [r1, #28]
  HAL_I2C_ListenCpltCallback(hi2c);
 8006e9a:	4620      	mov	r0, r4
  __HAL_UNLOCK(hi2c);
 8006e9c:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8006ea0:	f7ff fbd6 	bl	8006650 <HAL_I2C_ListenCpltCallback>
  __HAL_UNLOCK(hi2c);
 8006ea4:	2300      	movs	r3, #0
  return HAL_OK;
 8006ea6:	4618      	mov	r0, r3
  __HAL_UNLOCK(hi2c);
 8006ea8:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8006eac:	bd38      	pop	{r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006eae:	0759      	lsls	r1, r3, #29
 8006eb0:	d40d      	bmi.n	8006ece <I2C_Slave_ISR_IT+0xc6>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006eb2:	0719      	lsls	r1, r3, #28
 8006eb4:	d529      	bpl.n	8006f0a <I2C_Slave_ISR_IT+0x102>
 8006eb6:	0710      	lsls	r0, r2, #28
 8006eb8:	d527      	bpl.n	8006f0a <I2C_Slave_ISR_IT+0x102>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006eba:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006ebe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ec2:	2b28      	cmp	r3, #40	@ 0x28
 8006ec4:	d06b      	beq.n	8006f9e <I2C_Slave_ISR_IT+0x196>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ec6:	6823      	ldr	r3, [r4, #0]
 8006ec8:	2208      	movs	r2, #8
 8006eca:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006ecc:	e7ea      	b.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006ece:	0750      	lsls	r0, r2, #29
 8006ed0:	d5ef      	bpl.n	8006eb2 <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount > 0U)
 8006ed2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	b16b      	cbz	r3, 8006ef4 <I2C_Slave_ISR_IT+0xec>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ed8:	6822      	ldr	r2, [r4, #0]
 8006eda:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006edc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ede:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8006ee0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8006ee2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006ee4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006ee6:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8006ee8:	3101      	adds	r1, #1
      hi2c->XferSize--;
 8006eea:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8006eec:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8006eee:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006ef0:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006ef2:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && \
 8006ef4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1d3      	bne.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
 8006efc:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 8006f00:	d0d0      	beq.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
        I2C_ITSlaveSeqCplt(hi2c);
 8006f02:	4620      	mov	r0, r4
 8006f04:	f7ff fb1e 	bl	8006544 <I2C_ITSlaveSeqCplt>
 8006f08:	e7cc      	b.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006f0a:	0799      	lsls	r1, r3, #30
 8006f0c:	d5ca      	bpl.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
 8006f0e:	0793      	lsls	r3, r2, #30
 8006f10:	d5c8      	bpl.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
    if (hi2c->XferCount > 0U)
 8006f12:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	b37b      	cbz	r3, 8006f78 <I2C_Slave_ISR_IT+0x170>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006f18:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	f811 0b01 	ldrb.w	r0, [r1], #1
      hi2c->XferSize--;
 8006f20:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006f22:	6298      	str	r0, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006f24:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006f26:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8006f28:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006f2a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8006f2c:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006f32:	e7b7      	b.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006f34:	f7ff fe1c 	bl	8006b70 <I2C_ITSlaveCplt.constprop.0>
  __HAL_UNLOCK(hi2c);
 8006f38:	2300      	movs	r3, #0
  return HAL_OK;
 8006f3a:	4618      	mov	r0, r3
  __HAL_UNLOCK(hi2c);
 8006f3c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  return HAL_OK;
 8006f40:	e7b4      	b.n	8006eac <I2C_Slave_ISR_IT+0xa4>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006f42:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006f46:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	d001      	beq.n	8006f52 <I2C_Slave_ISR_IT+0x14a>
 8006f4e:	2b29      	cmp	r3, #41	@ 0x29
 8006f50:	d016      	beq.n	8006f80 <I2C_Slave_ISR_IT+0x178>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f52:	2310      	movs	r3, #16
 8006f54:	61cb      	str	r3, [r1, #28]
 8006f56:	e7a5      	b.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
  __HAL_LOCK(hi2c);
 8006f58:	2002      	movs	r0, #2
}
 8006f5a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f5c:	2310      	movs	r3, #16
 8006f5e:	61cb      	str	r3, [r1, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f60:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006f62:	f043 0304 	orr.w	r3, r3, #4
 8006f66:	6463      	str	r3, [r4, #68]	@ 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006f68:	f035 7380 	bics.w	r3, r5, #16777216	@ 0x1000000
 8006f6c:	d19a      	bne.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006f6e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006f70:	4620      	mov	r0, r4
 8006f72:	f7ff fb97 	bl	80066a4 <I2C_ITError>
 8006f76:	e795      	b.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006f78:	f035 7380 	bics.w	r3, r5, #16777216	@ 0x1000000
 8006f7c:	d192      	bne.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
 8006f7e:	e7c0      	b.n	8006f02 <I2C_Slave_ISR_IT+0xfa>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f80:	2310      	movs	r3, #16
 8006f82:	61cb      	str	r3, [r1, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f84:	698b      	ldr	r3, [r1, #24]
 8006f86:	079d      	lsls	r5, r3, #30
 8006f88:	d501      	bpl.n	8006f8e <I2C_Slave_ISR_IT+0x186>
    hi2c->Instance->TXDR = 0x00U;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	628b      	str	r3, [r1, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f8e:	698b      	ldr	r3, [r1, #24]
 8006f90:	07d8      	lsls	r0, r3, #31
 8006f92:	d4b6      	bmi.n	8006f02 <I2C_Slave_ISR_IT+0xfa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f94:	698b      	ldr	r3, [r1, #24]
 8006f96:	f043 0301 	orr.w	r3, r3, #1
 8006f9a:	618b      	str	r3, [r1, #24]
 8006f9c:	e7b1      	b.n	8006f02 <I2C_Slave_ISR_IT+0xfa>
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f7ff fb24 	bl	80065ec <I2C_ITAddrCplt.part.0.constprop.0>
 8006fa4:	e77e      	b.n	8006ea4 <I2C_Slave_ISR_IT+0x9c>
      hi2c->XferCount--;
 8006fa6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006fa8:	3a01      	subs	r2, #1
 8006faa:	6821      	ldr	r1, [r4, #0]
      hi2c->XferCount--;
 8006fac:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8006fae:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006fb4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006fb6:	f043 0304 	orr.w	r3, r3, #4
 8006fba:	6463      	str	r3, [r4, #68]	@ 0x44
 8006fbc:	e762      	b.n	8006e84 <I2C_Slave_ISR_IT+0x7c>
 8006fbe:	bf00      	nop
 8006fc0:	ffff0000 	.word	0xffff0000

08006fc4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fc4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006fc8:	2a20      	cmp	r2, #32
 8006fca:	d123      	bne.n	8007014 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8006fcc:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fd0:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2a01      	cmp	r2, #1
 8006fd8:	d01c      	beq.n	8007014 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006fda:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006fdc:	2024      	movs	r0, #36	@ 0x24
{
 8006fde:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006fe0:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fe4:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_DISABLE(hi2c);
 8006fe8:	6810      	ldr	r0, [r2, #0]
 8006fea:	f020 0001 	bic.w	r0, r0, #1
 8006fee:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006ff0:	6810      	ldr	r0, [r2, #0]
 8006ff2:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8006ff6:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ff8:	6810      	ldr	r0, [r2, #0]
 8006ffa:	4301      	orrs	r1, r0

    return HAL_OK;
 8006ffc:	4670      	mov	r0, lr
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ffe:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007000:	6811      	ldr	r1, [r2, #0]
 8007002:	f041 0101 	orr.w	r1, r1, #1
 8007006:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8007008:	f883 c041 	strb.w	ip, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800700c:	f883 e040 	strb.w	lr, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007010:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8007014:	2002      	movs	r0, #2
}
 8007016:	4770      	bx	lr

08007018 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007018:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800701c:	2a20      	cmp	r2, #32
 800701e:	d122      	bne.n	8007066 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 8007020:	4603      	mov	r3, r0
{
 8007022:	b500      	push	{lr}
 8007024:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007028:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800702c:	2a01      	cmp	r2, #1
 800702e:	d01c      	beq.n	800706a <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007030:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007032:	2024      	movs	r0, #36	@ 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007034:	f04f 0c00 	mov.w	ip, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007038:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 800703c:	6810      	ldr	r0, [r2, #0]
 800703e:	f020 0001 	bic.w	r0, r0, #1
 8007042:	6010      	str	r0, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8007044:	6810      	ldr	r0, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8007046:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00
    tmpreg |= DigitalFilter << 8U;
 800704a:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    return HAL_OK;
 800704e:	4660      	mov	r0, ip
    hi2c->Instance->CR1 = tmpreg;
 8007050:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007052:	6811      	ldr	r1, [r2, #0]
 8007054:	f041 0101 	orr.w	r1, r1, #1
 8007058:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800705a:	f883 e041 	strb.w	lr, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800705e:	f883 c040 	strb.w	ip, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007062:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8007066:	2002      	movs	r0, #2
}
 8007068:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800706a:	2002      	movs	r0, #2
}
 800706c:	f85d fb04 	ldr.w	pc, [sp], #4

08007070 <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 8007070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007074:	4699      	mov	r9, r3
 8007076:	4680      	mov	r8, r0
 8007078:	460d      	mov	r5, r1
 800707a:	4614      	mov	r4, r2

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
  for (l = 0; l < 16UL; l++)
  {
    i = (uint32_t)Bits[l];
 800707c:	7803      	ldrb	r3, [r0, #0]
 800707e:	2601      	movs	r6, #1
  p = 0;
 8007080:	2700      	movs	r7, #0
 8007082:	e005      	b.n	8007090 <JPEG_Bits_To_SizeCodes+0x20>
    i = (uint32_t)Bits[l];
 8007084:	f818 3f01 	ldrb.w	r3, [r8, #1]!
    if ((p + i) > 256UL)
 8007088:	19da      	adds	r2, r3, r7
 800708a:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800708e:	d83a      	bhi.n	8007106 <JPEG_Bits_To_SizeCodes+0x96>
      /* check for table overflow */
      return HAL_ERROR;
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 8007090:	19e8      	adds	r0, r5, r7
 8007092:	461a      	mov	r2, r3
 8007094:	4631      	mov	r1, r6
    while (i != 0UL)
 8007096:	b113      	cbz	r3, 800709e <JPEG_Bits_To_SizeCodes+0x2e>
      p++;
 8007098:	441f      	add	r7, r3
      Huffsize[p] = (uint8_t) l + 1U;
 800709a:	f008 fbd3 	bl	800f844 <memset>
  for (l = 0; l < 16UL; l++)
 800709e:	2e10      	cmp	r6, #16
    if ((p + i) > 256UL)
 80070a0:	f106 0601 	add.w	r6, r6, #1
  for (l = 0; l < 16UL; l++)
 80070a4:	d1ee      	bne.n	8007084 <JPEG_Bits_To_SizeCodes+0x14>
      i--;
    }
  }
  Huffsize[p] = 0;
 80070a6:	2300      	movs	r3, #0
 80070a8:	55eb      	strb	r3, [r5, r7]
  *LastK = p;
 80070aa:	f8c9 7000 	str.w	r7, [r9]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
  si = Huffsize[0];
 80070ae:	7829      	ldrb	r1, [r5, #0]
 80070b0:	460a      	mov	r2, r1
  p = 0;
  while (Huffsize[p] != 0U)
 80070b2:	b329      	cbz	r1, 8007100 <JPEG_Bits_To_SizeCodes+0x90>
  code = 0;
 80070b4:	4699      	mov	r9, r3
 80070b6:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
    {
      return HAL_ERROR;
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 80070ba:	2701      	movs	r7, #1
  p = 0;
 80070bc:	461e      	mov	r6, r3
    while (((uint32_t) Huffsize[p]) == si)
 80070be:	4291      	cmp	r1, r2
 80070c0:	d124      	bne.n	800710c <JPEG_Bits_To_SizeCodes+0x9c>
 80070c2:	eb06 0008 	add.w	r0, r6, r8
 80070c6:	eb05 0c06 	add.w	ip, r5, r6
 80070ca:	464b      	mov	r3, r9
 80070cc:	eb04 0080 	add.w	r0, r4, r0, lsl #2
      Huffcode[p] = code;
 80070d0:	f840 3f04 	str.w	r3, [r0, #4]!
      code++;
 80070d4:	4619      	mov	r1, r3
    while (((uint32_t) Huffsize[p]) == si)
 80070d6:	f81c ef01 	ldrb.w	lr, [ip, #1]!
      code++;
 80070da:	3301      	adds	r3, #1
    while (((uint32_t) Huffsize[p]) == si)
 80070dc:	4596      	cmp	lr, r2
 80070de:	d0f7      	beq.n	80070d0 <JPEG_Bits_To_SizeCodes+0x60>
 80070e0:	3601      	adds	r6, #1
 80070e2:	eba6 0609 	sub.w	r6, r6, r9
      p++;
 80070e6:	440e      	add	r6, r1
    if(si > 31UL)
 80070e8:	2a1f      	cmp	r2, #31
 80070ea:	d80c      	bhi.n	8007106 <JPEG_Bits_To_SizeCodes+0x96>
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 80070ec:	fa07 f102 	lsl.w	r1, r7, r2
 80070f0:	4299      	cmp	r1, r3
 80070f2:	d908      	bls.n	8007106 <JPEG_Bits_To_SizeCodes+0x96>
  while (Huffsize[p] != 0U)
 80070f4:	5da9      	ldrb	r1, [r5, r6]
    {
      return HAL_ERROR;
    }
    code <<= 1;
 80070f6:	ea4f 0943 	mov.w	r9, r3, lsl #1
    si++;
 80070fa:	3201      	adds	r2, #1
  while (Huffsize[p] != 0U)
 80070fc:	2900      	cmp	r1, #0
 80070fe:	d1de      	bne.n	80070be <JPEG_Bits_To_SizeCodes+0x4e>
  }
  /* Return function status */
  return HAL_OK;
 8007100:	2000      	movs	r0, #0
}
 8007102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8007106:	2001      	movs	r0, #1
}
 8007108:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((uint32_t) Huffsize[p]) == si)
 800710c:	464b      	mov	r3, r9
 800710e:	e7eb      	b.n	80070e8 <JPEG_Bits_To_SizeCodes+0x78>

08007110 <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8007110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007112:	f2ad 5d14 	subw	sp, sp, #1300	@ 0x514
 8007116:	460d      	mov	r5, r1
 8007118:	4604      	mov	r4, r0
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 800711a:	ab01      	add	r3, sp, #4
 800711c:	aa43      	add	r2, sp, #268	@ 0x10c
 800711e:	a902      	add	r1, sp, #8
 8007120:	f7ff ffa6 	bl	8007070 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 8007124:	b9d0      	cbnz	r0, 800715c <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
    return  error;
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;

  while (k < lastK)
 8007126:	9f01      	ldr	r7, [sp, #4]
 8007128:	b1c7      	cbz	r7, 800715c <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
 800712a:	370f      	adds	r7, #15
 800712c:	f50d 7e86 	add.w	lr, sp, #268	@ 0x10c
 8007130:	a902      	add	r1, sp, #8
 8007132:	f104 0c0f 	add.w	ip, r4, #15
 8007136:	4427      	add	r7, r4
 8007138:	e009      	b.n	800714e <JPEG_DCHuff_BitsVals_To_SizeCodes+0x3e>
      return HAL_ERROR; /* Huffman Table overflow error*/
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800713a:	f811 2b01 	ldrb.w	r2, [r1], #1
  while (k < lastK)
 800713e:	45bc      	cmp	ip, r7
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007140:	f85e 6b04 	ldr.w	r6, [lr], #4
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8007144:	f102 32ff 	add.w	r2, r2, #4294967295
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007148:	60e6      	str	r6, [r4, #12]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800714a:	54ea      	strb	r2, [r5, r3]
  while (k < lastK)
 800714c:	d006      	beq.n	800715c <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
    l = DC_BitsValsTable->HuffVal[k];
 800714e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8007152:	2b0b      	cmp	r3, #11
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007154:	eb05 0483 	add.w	r4, r5, r3, lsl #2
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8007158:	d9ef      	bls.n	800713a <JPEG_DCHuff_BitsVals_To_SizeCodes+0x2a>
      return HAL_ERROR; /* Huffman Table overflow error*/
 800715a:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800715c:	f20d 5d14 	addw	sp, sp, #1300	@ 0x514
 8007160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007162:	bf00      	nop

08007164 <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8007164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t i;
  uint32_t lsb;
  uint32_t msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8007168:	6804      	ldr	r4, [r0, #0]
{
 800716a:	b093      	sub	sp, #76	@ 0x4c
 800716c:	4608      	mov	r0, r1
  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 800716e:	f504 63f8 	add.w	r3, r4, #1984	@ 0x7c0
 8007172:	429a      	cmp	r2, r3
 8007174:	f000 809d 	beq.w	80072b2 <JPEG_Set_HuffDC_Mem+0x14e>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8007178:	f504 63fc 	add.w	r3, r4, #2016	@ 0x7e0
 800717c:	429a      	cmp	r2, r3
 800717e:	d003      	beq.n	8007188 <JPEG_Set_HuffDC_Mem+0x24>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 8007180:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8007182:	b013      	add	sp, #76	@ 0x4c
 8007184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8007188:	f504 64ff 	add.w	r4, r4, #2040	@ 0x7f8
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 800718c:	a903      	add	r1, sp, #12
 800718e:	f7ff ffbf 	bl	8007110 <JPEG_DCHuff_BitsVals_To_SizeCodes>
    if (error != HAL_OK)
 8007192:	2800      	cmp	r0, #0
 8007194:	d1f5      	bne.n	8007182 <JPEG_Set_HuffDC_Mem+0x1e>
    *addressDef = 0x0FFF0FFF;
 8007196:	f06f 23f0 	mvn.w	r3, #4026593280	@ 0xf000f000
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800719a:	f89d a017 	ldrb.w	sl, [sp, #23]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800719e:	f89d e016 	ldrb.w	lr, [sp, #22]
    *addressDef = 0x0FFF0FFF;
 80071a2:	6023      	str	r3, [r4, #0]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071a4:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
    *addressDef = 0x0FFF0FFF;
 80071a8:	6063      	str	r3, [r4, #4]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071aa:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 80071ae:	f89d 300e 	ldrb.w	r3, [sp, #14]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071b2:	f40a 6a70 	and.w	sl, sl, #3840	@ 0xf00
 80071b6:	f89d 2044 	ldrb.w	r2, [sp, #68]	@ 0x44
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071ba:	f40e 6e70 	and.w	lr, lr, #3840	@ 0xf00
 80071be:	021b      	lsls	r3, r3, #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071c0:	f89d 9015 	ldrb.w	r9, [sp, #21]
 80071c4:	ea4a 0a02 	orr.w	sl, sl, r2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071c8:	f89d c014 	ldrb.w	ip, [sp, #20]
 80071cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071d0:	ea4f 2909 	mov.w	r9, r9, lsl #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071d4:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071d8:	f89d 8013 	ldrb.w	r8, [sp, #19]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071dc:	9301      	str	r3, [sp, #4]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071de:	f409 6970 	and.w	r9, r9, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071e2:	f89d 3040 	ldrb.w	r3, [sp, #64]	@ 0x40
 80071e6:	f40c 6c70 	and.w	ip, ip, #3840	@ 0xf00
 80071ea:	f89d 1012 	ldrb.w	r1, [sp, #18]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071ee:	ea4f 2808 	mov.w	r8, r8, lsl #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071f2:	ea4e 0e03 	orr.w	lr, lr, r3
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071f6:	f89d 7011 	ldrb.w	r7, [sp, #17]
 80071fa:	f408 6870 	and.w	r8, r8, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 80071fe:	0209      	lsls	r1, r1, #8
      *address = lsb | (msb << 16);
 8007200:	ea4e 4e0a 	orr.w	lr, lr, sl, lsl #16
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007204:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8007208:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800720c:	023f      	lsls	r7, r7, #8
      *address = lsb | (msb << 16);
 800720e:	f844 ec04 	str.w	lr, [r4, #-4]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007212:	0212      	lsls	r2, r2, #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007214:	f89d e03c 	ldrb.w	lr, [sp, #60]	@ 0x3c
 8007218:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800721c:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007220:	f89d 600f 	ldrb.w	r6, [sp, #15]
 8007224:	ea49 090e 	orr.w	r9, r9, lr
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007228:	f89d e038 	ldrb.w	lr, [sp, #56]	@ 0x38
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800722c:	0236      	lsls	r6, r6, #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800722e:	9b01      	ldr	r3, [sp, #4]
 8007230:	ea4c 0c0e 	orr.w	ip, ip, lr
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007234:	f89d 500d 	ldrb.w	r5, [sp, #13]
 8007238:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800723c:	f89d b00c 	ldrb.w	fp, [sp, #12]
      *address = lsb | (msb << 16);
 8007240:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007244:	022d      	lsls	r5, r5, #8
      *address = lsb | (msb << 16);
 8007246:	f844 cc08 	str.w	ip, [r4, #-8]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800724a:	ea4f 2b0b 	mov.w	fp, fp, lsl #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800724e:	f89d c034 	ldrb.w	ip, [sp, #52]	@ 0x34
 8007252:	f405 6570 	and.w	r5, r5, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007256:	f40b 6b70 	and.w	fp, fp, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800725a:	ea48 080c 	orr.w	r8, r8, ip
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800725e:	f89d c030 	ldrb.w	ip, [sp, #48]	@ 0x30
 8007262:	ea41 010c 	orr.w	r1, r1, ip
      *address = lsb | (msb << 16);
 8007266:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800726a:	f844 1c0c 	str.w	r1, [r4, #-12]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800726e:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 8007272:	430f      	orrs	r7, r1
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007274:	f89d 1028 	ldrb.w	r1, [sp, #40]	@ 0x28
 8007278:	430a      	orrs	r2, r1
      *address = lsb | (msb << 16);
 800727a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800727e:	f844 2c10 	str.w	r2, [r4, #-16]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007282:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 8007286:	4316      	orrs	r6, r2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007288:	f89d 2020 	ldrb.w	r2, [sp, #32]
 800728c:	4313      	orrs	r3, r2
      *address = lsb | (msb << 16);
 800728e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8007292:	f844 3c14 	str.w	r3, [r4, #-20]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8007296:	f89d 301c 	ldrb.w	r3, [sp, #28]
 800729a:	431d      	orrs	r5, r3
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 800729c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80072a0:	ea4b 0303 	orr.w	r3, fp, r3
      *address = lsb | (msb << 16);
 80072a4:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80072a8:	f844 3c18 	str.w	r3, [r4, #-24]
}
 80072ac:	b013      	add	sp, #76	@ 0x4c
 80072ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 80072b2:	f504 64fb 	add.w	r4, r4, #2008	@ 0x7d8
  if (HuffTableDC != NULL)
 80072b6:	e769      	b.n	800718c <JPEG_Set_HuffDC_Mem+0x28>

080072b8 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 80072b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 80072bc:	6804      	ldr	r4, [r0, #0]
{
 80072be:	f6ad 0d3c 	subw	sp, sp, #2108	@ 0x83c
 80072c2:	460d      	mov	r5, r1
  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 80072c4:	f504 63a0 	add.w	r3, r4, #1280	@ 0x500
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d041      	beq.n	8007350 <JPEG_Set_HuffAC_Mem+0x98>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 80072cc:	f504 63cc 	add.w	r3, r4, #1632	@ 0x660
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d004      	beq.n	80072de <JPEG_Set_HuffAC_Mem+0x26>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 80072d4:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 80072d6:	f60d 0d3c 	addw	sp, sp, #2108	@ 0x83c
 80072da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 80072de:	f204 74a4 	addw	r4, r4, #1956	@ 0x7a4
  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 80072e2:	4628      	mov	r0, r5
 80072e4:	466b      	mov	r3, sp
 80072e6:	f20d 4234 	addw	r2, sp, #1076	@ 0x434
 80072ea:	a901      	add	r1, sp, #4
 80072ec:	f7ff fec0 	bl	8007070 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 80072f0:	2800      	cmp	r0, #0
 80072f2:	d1f0      	bne.n	80072d6 <JPEG_Set_HuffAC_Mem+0x1e>
  while (k < lastK)
 80072f4:	9b00      	ldr	r3, [sp, #0]
 80072f6:	b373      	cbz	r3, 8007356 <JPEG_Set_HuffAC_Mem+0x9e>
 80072f8:	330f      	adds	r3, #15
 80072fa:	f20d 4c34 	addw	ip, sp, #1076	@ 0x434
 80072fe:	af01      	add	r7, sp, #4
 8007300:	f105 020f 	add.w	r2, r5, #15
 8007304:	eb05 0e03 	add.w	lr, r5, r3
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007308:	ae42      	add	r6, sp, #264	@ 0x108
 800730a:	e011      	b.n	8007330 <JPEG_Set_HuffAC_Mem+0x78>
      l = (msb * 10UL) + lsb - 1UL;
 800730c:	eb03 0345 	add.w	r3, r3, r5, lsl #1
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8007310:	2ba1      	cmp	r3, #161	@ 0xa1
 8007312:	d8df      	bhi.n	80072d4 <JPEG_Set_HuffAC_Mem+0x1c>
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8007314:	f817 5b01 	ldrb.w	r5, [r7], #1
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007318:	eb06 0883 	add.w	r8, r6, r3, lsl #2
 800731c:	f85c 1b04 	ldr.w	r1, [ip], #4
  while (k < lastK)
 8007320:	4572      	cmp	r2, lr
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8007322:	f105 35ff 	add.w	r5, r5, #4294967295
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8007326:	46b1      	mov	r9, r6
 8007328:	f8c8 10a4 	str.w	r1, [r8, #164]	@ 0xa4
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 800732c:	54f5      	strb	r5, [r6, r3]
  while (k < lastK)
 800732e:	d014      	beq.n	800735a <JPEG_Set_HuffAC_Mem+0xa2>
    l = AC_BitsValsTable->HuffVal[k];
 8007330:	f812 1f01 	ldrb.w	r1, [r2, #1]!
      l = 160; /*l = 0x00 EOB code*/
 8007334:	23a0      	movs	r3, #160	@ 0xa0
    if (l == 0UL)
 8007336:	2900      	cmp	r1, #0
 8007338:	d0ec      	beq.n	8007314 <JPEG_Set_HuffAC_Mem+0x5c>
      msb = (l & 0xF0UL) >> 4;
 800733a:	090d      	lsrs	r5, r1, #4
      lsb = (l & 0x0FUL);
 800733c:	f001 030f 	and.w	r3, r1, #15
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8007340:	29f0      	cmp	r1, #240	@ 0xf0
      l = (msb * 10UL) + lsb - 1UL;
 8007342:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8007346:	f103 33ff 	add.w	r3, r3, #4294967295
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 800734a:	d1df      	bne.n	800730c <JPEG_Set_HuffAC_Mem+0x54>
      l = 161;
 800734c:	23a1      	movs	r3, #161	@ 0xa1
 800734e:	e7e1      	b.n	8007314 <JPEG_Set_HuffAC_Mem+0x5c>
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8007350:	f204 6444 	addw	r4, r4, #1604	@ 0x644
  if (HuffTableAC != NULL)
 8007354:	e7c5      	b.n	80072e2 <JPEG_Set_HuffAC_Mem+0x2a>
 8007356:	f50d 7984 	add.w	r9, sp, #264	@ 0x108
      *addressDef = 0x0FFF0FFF;
 800735a:	f06f 23f0 	mvn.w	r3, #4026593280	@ 0xf000f000
    *addressDef = 0x0FD10FD0;
 800735e:	4a1a      	ldr	r2, [pc, #104]	@ (80073c8 <JPEG_Set_HuffAC_Mem+0x110>)
 8007360:	eba9 0c89 	sub.w	ip, r9, r9, lsl #2
 8007364:	4649      	mov	r1, r9
      *addressDef = 0x0FFF0FFF;
 8007366:	6023      	str	r3, [r4, #0]
 8007368:	f10d 0566 	add.w	r5, sp, #102	@ 0x66
 800736c:	6063      	str	r3, [r4, #4]
 800736e:	f50c 7e4a 	add.w	lr, ip, #808	@ 0x328
 8007372:	60a3      	str	r3, [r4, #8]
    *addressDef = 0x0FD30FD2;
 8007374:	f103 33d3 	add.w	r3, r3, #3553874899	@ 0xd3d3d3d3
    *addressDef = 0x0FD10FD0;
 8007378:	60e2      	str	r2, [r4, #12]
    *addressDef = 0x0FD30FD2;
 800737a:	f50c 7c49 	add.w	ip, ip, #804	@ 0x324
 800737e:	f103 232c 	add.w	r3, r3, #738208768	@ 0x2c002c00
 8007382:	6123      	str	r3, [r4, #16]
    *addressDef = 0x0FD50FD4;
 8007384:	f103 1302 	add.w	r3, r3, #131074	@ 0x20002
 8007388:	6163      	str	r3, [r4, #20]
    *addressDef = 0x0FD70FD6;
 800738a:	f103 1302 	add.w	r3, r3, #131074	@ 0x20002
 800738e:	61a3      	str	r3, [r4, #24]
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8007390:	f891 20a1 	ldrb.w	r2, [r1, #161]	@ 0xa1
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8007394:	f891 30a0 	ldrb.w	r3, [r1, #160]	@ 0xa0
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8007398:	0212      	lsls	r2, r2, #8
 800739a:	f81e 7021 	ldrb.w	r7, [lr, r1, lsl #2]
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 800739e:	021b      	lsls	r3, r3, #8
 80073a0:	f81c 6021 	ldrb.w	r6, [ip, r1, lsl #2]
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80073a4:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
    while (i > 1UL)
 80073a8:	3902      	subs	r1, #2
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80073aa:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80073ae:	433a      	orrs	r2, r7
    while (i > 1UL)
 80073b0:	42a9      	cmp	r1, r5
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 80073b2:	ea43 0306 	orr.w	r3, r3, r6
      *address = lsb | (msb << 16);
 80073b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073ba:	f844 3d04 	str.w	r3, [r4, #-4]!
    while (i > 1UL)
 80073be:	d1e7      	bne.n	8007390 <JPEG_Set_HuffAC_Mem+0xd8>
}
 80073c0:	f60d 0d3c 	addw	sp, sp, #2108	@ 0x83c
 80073c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073c8:	0fd10fd0 	.word	0x0fd10fd0

080073cc <JPEG_Init_Process>:
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 80073cc:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
  {
    /*Set JPEG Codec to Decoding mode */
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 80073ce:	6803      	ldr	r3, [r0, #0]
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 80073d0:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80073d4:	6542      	str	r2, [r0, #84]	@ 0x54
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80073d6:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 80073d8:	f002 0203 	and.w	r2, r2, #3
 80073dc:	2a02      	cmp	r2, #2
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	bf0c      	ite	eq
 80073e2:	f042 0208 	orreq.w	r2, r2, #8
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 80073e6:	f022 0208 	bicne.w	r2, r2, #8
 80073ea:	605a      	str	r2, [r3, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	f022 0201 	bic.w	r2, r2, #1
 80073f2:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80073f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073f6:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80073fa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 80073fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007402:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8007404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007406:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800740a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800740c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800740e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007412:	639a      	str	r2, [r3, #56]	@ 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	f042 0201 	orr.w	r2, r2, #1
 800741a:	601a      	str	r2, [r3, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800741c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 800741e:	f002 020c 	and.w	r2, r2, #12
 8007422:	2a08      	cmp	r2, #8
 8007424:	d00a      	beq.n	800743c <JPEG_Init_Process+0x70>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
  }
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8007426:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8007428:	f002 020c 	and.w	r2, r2, #12
 800742c:	2a0c      	cmp	r2, #12
 800742e:	d000      	beq.n	8007432 <JPEG_Init_Process+0x66>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007430:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007432:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007434:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007438:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800743a:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 800743c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800743e:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 8007442:	631a      	str	r2, [r3, #48]	@ 0x30
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop

08007448 <JPEG_DMA_StartProcess>:
  /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
    else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
    */
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8007448:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    else (MDMA Out is triggred with JPEG Out FIFO not empty flag)
      then MDMA buffer size is 4 bytes
    */
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;

  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800744a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
{
 800744c:	b5f0      	push	{r4, r5, r6, r7, lr}
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800744e:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
{
 8007450:	b083      	sub	sp, #12
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 8007452:	42aa      	cmp	r2, r5
 8007454:	d32a      	bcc.n	80074ac <JPEG_DMA_StartProcess+0x64>
 8007456:	4604      	mov	r4, r0
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 8007458:	6b40      	ldr	r0, [r0, #52]	@ 0x34
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800745a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 800745c:	6a86      	ldr	r6, [r0, #40]	@ 0x28
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800745e:	42b3      	cmp	r3, r6
 8007460:	d324      	bcc.n	80074ac <JPEG_DMA_StartProcess+0x64>
    return HAL_ERROR;
  }
  /* Set the JPEG MDMA In transfer complete callback */
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
  /* Set the MDMA In error callback */
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 8007462:	4f19      	ldr	r7, [pc, #100]	@ (80074c8 <JPEG_DMA_StartProcess+0x80>)
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 8007464:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 80074d4 <JPEG_DMA_StartProcess+0x8c>
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 8007468:	654f      	str	r7, [r1, #84]	@ 0x54
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 800746a:	f8c1 c044 	str.w	ip, [r1, #68]	@ 0x44

  /* Set the JPEG MDMA Out transfer complete callback */
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 800746e:	4917      	ldr	r1, [pc, #92]	@ (80074cc <JPEG_DMA_StartProcess+0x84>)
  /* Set the MDMA In error callback */
  hjpeg->hdmaout->XferErrorCallback = JPEG_MDMAErrorCallback;
 8007470:	6547      	str	r7, [r0, #84]	@ 0x54
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 8007472:	6441      	str	r1, [r0, #68]	@ 0x44
  /* Set the MDMA Out Abort callback */
  hjpeg->hdmaout->XferAbortCallback = JPEG_MDMAOutAbortCallback;
 8007474:	4916      	ldr	r1, [pc, #88]	@ (80074d0 <JPEG_DMA_StartProcess+0x88>)
 8007476:	6581      	str	r1, [r0, #88]	@ 0x58

  if ((inXfrSize == 0UL) || (outXfrSize == 0UL))
 8007478:	b1a5      	cbz	r5, 80074a4 <JPEG_DMA_StartProcess+0x5c>
 800747a:	b19e      	cbz	r6, 80074a4 <JPEG_DMA_StartProcess+0x5c>
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
    return HAL_ERROR;
  }
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800747c:	fbb2 f1f5 	udiv	r1, r2, r5
 8007480:	fb05 2111 	mls	r1, r5, r1, r2
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);


  /* Start MDMA FIFO Out transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8007484:	2501      	movs	r5, #1
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 8007486:	1a52      	subs	r2, r2, r1
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8007488:	6821      	ldr	r1, [r4, #0]
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800748a:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800748c:	3144      	adds	r1, #68	@ 0x44
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);
 800748e:	fbb3 f2f6 	udiv	r2, r3, r6
 8007492:	fb06 3212 	mls	r2, r6, r2, r3
 8007496:	1a9b      	subs	r3, r3, r2
 8007498:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800749a:	9500      	str	r5, [sp, #0]
 800749c:	69e2      	ldr	r2, [r4, #28]
 800749e:	f001 f915 	bl	80086cc <HAL_MDMA_Start_IT>
 80074a2:	b130      	cbz	r0, 80074b2 <JPEG_DMA_StartProcess+0x6a>
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80074a4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80074a6:	f043 0304 	orr.w	r3, r3, #4
 80074aa:	6523      	str	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 80074ac:	2001      	movs	r0, #1
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80074ae:	b003      	add	sp, #12
 80074b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 80074b2:	6822      	ldr	r2, [r4, #0]
 80074b4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80074b6:	69a1      	ldr	r1, [r4, #24]
 80074b8:	3240      	adds	r2, #64	@ 0x40
 80074ba:	9500      	str	r5, [sp, #0]
 80074bc:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80074be:	f001 f905 	bl	80086cc <HAL_MDMA_Start_IT>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d0f3      	beq.n	80074ae <JPEG_DMA_StartProcess+0x66>
 80074c6:	e7ed      	b.n	80074a4 <JPEG_DMA_StartProcess+0x5c>
 80074c8:	08007979 	.word	0x08007979
 80074cc:	08007b01 	.word	0x08007b01
 80074d0:	08007b81 	.word	0x08007b81
 80074d4:	080079a5 	.word	0x080079a5

080074d8 <HAL_JPEG_GetInfo.part.0>:
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 80074d8:	6803      	ldr	r3, [r0, #0]
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	f002 0203 	and.w	r2, r2, #3
 80074e0:	2a02      	cmp	r2, #2
HAL_StatusTypeDef HAL_JPEG_GetInfo(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
 80074e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80074e6:	4689      	mov	r9, r1
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 80074e8:	d018      	beq.n	800751c <HAL_JPEG_GetInfo.part.0+0x44>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 80074ea:	685a      	ldr	r2, [r3, #4]
 80074ec:	f012 0203 	ands.w	r2, r2, #3
 80074f0:	d10b      	bne.n	800750a <HAL_JPEG_GetInfo.part.0+0x32>
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 80074f2:	6859      	ldr	r1, [r3, #4]
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 80074f4:	f8c9 2000 	str.w	r2, [r9]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 80074f8:	68da      	ldr	r2, [r3, #12]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 80074fa:	0c09      	lsrs	r1, r1, #16
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 80074fc:	0c12      	lsrs	r2, r2, #16
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 80074fe:	f8c9 1008 	str.w	r1, [r9, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007502:	f8c9 200c 	str.w	r2, [r9, #12]
  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 8007506:	2100      	movs	r1, #0
 8007508:	e02f      	b.n	800756a <HAL_JPEG_GetInfo.part.0+0x92>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 800750a:	685a      	ldr	r2, [r3, #4]
 800750c:	f002 0203 	and.w	r2, r2, #3
 8007510:	2a03      	cmp	r2, #3
 8007512:	f000 8097 	beq.w	8007644 <HAL_JPEG_GetInfo.part.0+0x16c>
    return HAL_ERROR;
 8007516:	2001      	movs	r0, #1
}
 8007518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800751c:	2110      	movs	r1, #16
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 800751e:	685a      	ldr	r2, [r3, #4]
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8007520:	f8c9 1000 	str.w	r1, [r9]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8007524:	0c12      	lsrs	r2, r2, #16
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007526:	68d9      	ldr	r1, [r3, #12]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8007528:	f8c9 2008 	str.w	r2, [r9, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 800752c:	0c09      	lsrs	r1, r1, #16
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 800752e:	691a      	ldr	r2, [r3, #16]
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8007530:	695c      	ldr	r4, [r3, #20]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8007532:	f8c9 100c 	str.w	r1, [r9, #12]
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8007536:	0916      	lsrs	r6, r2, #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8007538:	6999      	ldr	r1, [r3, #24]
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800753a:	f014 0ff0 	tst.w	r4, #240	@ 0xf0
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 800753e:	f3c2 1203 	ubfx	r2, r2, #4, #4
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8007542:	ea4f 1714 	mov.w	r7, r4, lsr #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8007546:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800754a:	d105      	bne.n	8007558 <HAL_JPEG_GetInfo.part.0+0x80>
 800754c:	2a01      	cmp	r2, #1
 800754e:	d103      	bne.n	8007558 <HAL_JPEG_GetInfo.part.0+0x80>
 8007550:	070d      	lsls	r5, r1, #28
 8007552:	d1d8      	bne.n	8007506 <HAL_JPEG_GetInfo.part.0+0x2e>
 8007554:	2102      	movs	r1, #2
 8007556:	e008      	b.n	800756a <HAL_JPEG_GetInfo.part.0+0x92>
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8007558:	433e      	orrs	r6, r7
 800755a:	0734      	lsls	r4, r6, #28
 800755c:	d0d3      	beq.n	8007506 <HAL_JPEG_GetInfo.part.0+0x2e>
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 800755e:	430f      	orrs	r7, r1
 8007560:	0739      	lsls	r1, r7, #28
 8007562:	d1d0      	bne.n	8007506 <HAL_JPEG_GetInfo.part.0+0x2e>
 8007564:	2a03      	cmp	r2, #3
 8007566:	d1ce      	bne.n	8007506 <HAL_JPEG_GetInfo.part.0+0x2e>
 8007568:	2101      	movs	r1, #1
 800756a:	4a42      	ldr	r2, [pc, #264]	@ (8007674 <HAL_JPEG_GetInfo.part.0+0x19c>)
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
  uint32_t quality = 0;
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 800756c:	f103 0c50 	add.w	ip, r3, #80	@ 0x50
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 8007570:	f8c9 1004 	str.w	r1, [r9, #4]
  uint32_t quality = 0;
 8007574:	2600      	movs	r6, #0
 8007576:	f102 0440 	add.w	r4, r2, #64	@ 0x40
        quality += 100UL;
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 800757a:	f04f 0e64 	mov.w	lr, #100	@ 0x64
        {
          quality += (200UL - scale) / 2UL;
        }
        else
        {
          quality += 5000UL / scale;
 800757e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007582:	e033      	b.n	80075ec <HAL_JPEG_GetInfo.part.0+0x114>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8007584:	f892 8001 	ldrb.w	r8, [r2, #1]
 8007588:	fb0e f707 	mul.w	r7, lr, r7
 800758c:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 800758e:	f815 8008 	ldrb.w	r8, [r5, r8]
 8007592:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 8007596:	2f64      	cmp	r7, #100	@ 0x64
 8007598:	d958      	bls.n	800764c <HAL_JPEG_GetInfo.part.0+0x174>
          quality += 5000UL / scale;
 800759a:	fbb1 f7f7 	udiv	r7, r1, r7
 800759e:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 80075a0:	f3c3 4707 	ubfx	r7, r3, #16, #8
      if (quantVal == 1UL)
 80075a4:	2f01      	cmp	r7, #1
 80075a6:	d03d      	beq.n	8007624 <HAL_JPEG_GetInfo.part.0+0x14c>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 80075a8:	f892 8002 	ldrb.w	r8, [r2, #2]
 80075ac:	fb0e f707 	mul.w	r7, lr, r7
 80075b0:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80075b2:	f815 8008 	ldrb.w	r8, [r5, r8]
 80075b6:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 80075ba:	2f64      	cmp	r7, #100	@ 0x64
 80075bc:	d955      	bls.n	800766a <HAL_JPEG_GetInfo.part.0+0x192>
          quality += 5000UL / scale;
 80075be:	fbb1 f7f7 	udiv	r7, r1, r7
 80075c2:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 80075c4:	0e1b      	lsrs	r3, r3, #24
      if (quantVal == 1UL)
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d030      	beq.n	800762c <HAL_JPEG_GetInfo.part.0+0x154>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 80075ca:	78d7      	ldrb	r7, [r2, #3]
 80075cc:	fb0e f303 	mul.w	r3, lr, r3
 80075d0:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80075d2:	5def      	ldrb	r7, [r5, r7]
 80075d4:	fbb3 f3f7 	udiv	r3, r3, r7
        if (scale <= 100UL)
 80075d8:	2b64      	cmp	r3, #100	@ 0x64
 80075da:	d93c      	bls.n	8007656 <HAL_JPEG_GetInfo.part.0+0x17e>
          quality += 5000UL / scale;
 80075dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80075e0:	441e      	add	r6, r3
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 80075e2:	3204      	adds	r2, #4
        }
      }
    }

    i += 4UL;
    tableAddress ++;
 80075e4:	f10c 0c04 	add.w	ip, ip, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 80075e8:	4294      	cmp	r4, r2
 80075ea:	d025      	beq.n	8007638 <HAL_JPEG_GetInfo.part.0+0x160>
    quantRow = *tableAddress;
 80075ec:	f8dc 3000 	ldr.w	r3, [ip]
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 80075f0:	b2df      	uxtb	r7, r3
      if (quantVal == 1UL)
 80075f2:	2f01      	cmp	r7, #1
 80075f4:	d028      	beq.n	8007648 <HAL_JPEG_GetInfo.part.0+0x170>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 80075f6:	f892 8000 	ldrb.w	r8, [r2]
 80075fa:	fb0e f707 	mul.w	r7, lr, r7
 80075fe:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8007600:	f815 8008 	ldrb.w	r8, [r5, r8]
 8007604:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 8007608:	2f64      	cmp	r7, #100	@ 0x64
 800760a:	d929      	bls.n	8007660 <HAL_JPEG_GetInfo.part.0+0x188>
          quality += 5000UL / scale;
 800760c:	fbb1 f7f7 	udiv	r7, r1, r7
 8007610:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8007612:	f3c3 2707 	ubfx	r7, r3, #8, #8
      if (quantVal == 1UL)
 8007616:	2f01      	cmp	r7, #1
 8007618:	d1b4      	bne.n	8007584 <HAL_JPEG_GetInfo.part.0+0xac>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 800761a:	f3c3 4707 	ubfx	r7, r3, #16, #8
        quality += 100UL;
 800761e:	3664      	adds	r6, #100	@ 0x64
      if (quantVal == 1UL)
 8007620:	2f01      	cmp	r7, #1
 8007622:	d1c1      	bne.n	80075a8 <HAL_JPEG_GetInfo.part.0+0xd0>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8007624:	0e1b      	lsrs	r3, r3, #24
        quality += 100UL;
 8007626:	3664      	adds	r6, #100	@ 0x64
      if (quantVal == 1UL)
 8007628:	2b01      	cmp	r3, #1
 800762a:	d1ce      	bne.n	80075ca <HAL_JPEG_GetInfo.part.0+0xf2>
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800762c:	3204      	adds	r2, #4
        quality += 100UL;
 800762e:	3664      	adds	r6, #100	@ 0x64
    tableAddress ++;
 8007630:	f10c 0c04 	add.w	ip, ip, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8007634:	4294      	cmp	r4, r2
 8007636:	d1d9      	bne.n	80075ec <HAL_JPEG_GetInfo.part.0+0x114>
  }

  return (quality / 64UL);
 8007638:	09b6      	lsrs	r6, r6, #6
  return HAL_OK;
 800763a:	2000      	movs	r0, #0
  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 800763c:	f8c9 6010 	str.w	r6, [r9, #16]
}
 8007640:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007644:	2130      	movs	r1, #48	@ 0x30
 8007646:	e76a      	b.n	800751e <HAL_JPEG_GetInfo.part.0+0x46>
        quality += 100UL;
 8007648:	3664      	adds	r6, #100	@ 0x64
 800764a:	e7e2      	b.n	8007612 <HAL_JPEG_GetInfo.part.0+0x13a>
          quality += (200UL - scale) / 2UL;
 800764c:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 8007650:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8007654:	e7a4      	b.n	80075a0 <HAL_JPEG_GetInfo.part.0+0xc8>
 8007656:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 800765a:	eb06 0653 	add.w	r6, r6, r3, lsr #1
 800765e:	e7c0      	b.n	80075e2 <HAL_JPEG_GetInfo.part.0+0x10a>
 8007660:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 8007664:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8007668:	e7d3      	b.n	8007612 <HAL_JPEG_GetInfo.part.0+0x13a>
 800766a:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 800766e:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8007672:	e7a7      	b.n	80075c4 <HAL_JPEG_GetInfo.part.0+0xec>
 8007674:	08010230 	.word	0x08010230

08007678 <HAL_JPEG_Init>:
  if (hjpeg == NULL)
 8007678:	2800      	cmp	r0, #0
 800767a:	f000 8107 	beq.w	800788c <HAL_JPEG_Init+0x214>
{
 800767e:	b570      	push	{r4, r5, r6, lr}
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 8007680:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 8007684:	4605      	mov	r5, r0
 8007686:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 80f9 	beq.w	8007882 <HAL_JPEG_Init+0x20a>
  __HAL_JPEG_ENABLE(hjpeg);
 8007690:	682c      	ldr	r4, [r5, #0]
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8007692:	2202      	movs	r2, #2
  hjpeg->QuantTable2 = NULL;
 8007694:	2300      	movs	r3, #0
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 8007696:	497e      	ldr	r1, [pc, #504]	@ (8007890 <HAL_JPEG_Init+0x218>)
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8007698:	f885 204d 	strb.w	r2, [r5, #77]	@ 0x4d
  __HAL_JPEG_ENABLE(hjpeg);
 800769c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800769e:	f042 0201 	orr.w	r2, r2, #1
 80076a2:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80076a4:	6822      	ldr	r2, [r4, #0]
 80076a6:	f022 0201 	bic.w	r2, r2, #1
 80076aa:	6022      	str	r2, [r4, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80076ac:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80076ae:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80076b2:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 80076b4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80076b6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076ba:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 80076bc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80076be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076c2:	6322      	str	r2, [r4, #48]	@ 0x30
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80076c4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80076c6:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80076ca:	63a2      	str	r2, [r4, #56]	@ 0x38
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80076cc:	4a71      	ldr	r2, [pc, #452]	@ (8007894 <HAL_JPEG_Init+0x21c>)
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 80076ce:	63e9      	str	r1, [r5, #60]	@ 0x3c
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80076d0:	2101      	movs	r1, #1
  hjpeg->QuantTable2 = NULL;
 80076d2:	64ab      	str	r3, [r5, #72]	@ 0x48
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 80076d4:	e9c5 2310 	strd	r2, r3, [r5, #64]	@ 0x40
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80076d8:	f8c4 336c 	str.w	r3, [r4, #876]	@ 0x36c
 80076dc:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80076e0:	4b6d      	ldr	r3, [pc, #436]	@ (8007898 <HAL_JPEG_Init+0x220>)
 80076e2:	f8c4 1368 	str.w	r1, [r4, #872]	@ 0x368
 80076e6:	f8c4 2364 	str.w	r2, [r4, #868]	@ 0x364
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80076ea:	496c      	ldr	r1, [pc, #432]	@ (800789c <HAL_JPEG_Init+0x224>)
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80076ec:	f8c4 3360 	str.w	r3, [r4, #864]	@ 0x360
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80076f0:	4b6b      	ldr	r3, [pc, #428]	@ (80078a0 <HAL_JPEG_Init+0x228>)
 80076f2:	f8c4 1378 	str.w	r1, [r4, #888]	@ 0x378
 80076f6:	4a6b      	ldr	r2, [pc, #428]	@ (80078a4 <HAL_JPEG_Init+0x22c>)
 80076f8:	f8c4 3374 	str.w	r3, [r4, #884]	@ 0x374
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80076fc:	4b6a      	ldr	r3, [pc, #424]	@ (80078a8 <HAL_JPEG_Init+0x230>)
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80076fe:	f8c4 2370 	str.w	r2, [r4, #880]	@ 0x370
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8007702:	496a      	ldr	r1, [pc, #424]	@ (80078ac <HAL_JPEG_Init+0x234>)
 8007704:	f8c4 3388 	str.w	r3, [r4, #904]	@ 0x388
 8007708:	4a69      	ldr	r2, [pc, #420]	@ (80078b0 <HAL_JPEG_Init+0x238>)
 800770a:	4b6a      	ldr	r3, [pc, #424]	@ (80078b4 <HAL_JPEG_Init+0x23c>)
 800770c:	f8c4 1384 	str.w	r1, [r4, #900]	@ 0x384
 8007710:	f8c4 2380 	str.w	r2, [r4, #896]	@ 0x380
 8007714:	f8c4 337c 	str.w	r3, [r4, #892]	@ 0x37c
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 8007718:	f64f 23f9 	movw	r3, #64249	@ 0xfaf9
  value = *address & 0xFFFF0000U;
 800771c:	f8d4 142c 	ldr.w	r1, [r4, #1068]	@ 0x42c
 8007720:	4a65      	ldr	r2, [pc, #404]	@ (80078b8 <HAL_JPEG_Init+0x240>)
 8007722:	400a      	ands	r2, r1
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 8007724:	f504 6185 	add.w	r1, r4, #1064	@ 0x428
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 8007728:	4313      	orrs	r3, r2
  *address = value;
 800772a:	4a64      	ldr	r2, [pc, #400]	@ (80078bc <HAL_JPEG_Init+0x244>)
 800772c:	f1a2 06a0 	sub.w	r6, r2, #160	@ 0xa0
 8007730:	f8c4 342c 	str.w	r3, [r4, #1068]	@ 0x42c
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8007734:	f892 30ae 	ldrb.w	r3, [r2, #174]	@ 0xae
  while (index > 3UL)
 8007738:	3a04      	subs	r2, #4
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800773a:	f892 e0b3 	ldrb.w	lr, [r2, #179]	@ 0xb3
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800773e:	041b      	lsls	r3, r3, #16
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 8007740:	f892 c0b0 	ldrb.w	ip, [r2, #176]	@ 0xb0
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8007744:	f892 00b1 	ldrb.w	r0, [r2, #177]	@ 0xb1
  while (index > 3UL)
 8007748:	4296      	cmp	r6, r2
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800774a:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800774e:	ea43 030c 	orr.w	r3, r3, ip
 8007752:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8007756:	f841 3904 	str.w	r3, [r1], #-4
  while (index > 3UL)
 800775a:	d1eb      	bne.n	8007734 <HAL_JPEG_Init+0xbc>
  value = *address & 0x0000FFFFU;
 800775c:	f8d4 342c 	ldr.w	r3, [r4, #1068]	@ 0x42c
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007760:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
  value = *address & 0xFFFF0000U;
 8007764:	4954      	ldr	r1, [pc, #336]	@ (80078b8 <HAL_JPEG_Init+0x240>)
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8007766:	2001      	movs	r0, #1
  value = *address & 0x0000FFFFU;
 8007768:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 800776a:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
  *address = value;
 800776e:	f8c4 342c 	str.w	r3, [r4, #1068]	@ 0x42c
  value = *address & 0xFFFF0000U;
 8007772:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 8007776:	400b      	ands	r3, r1
  *address = value;
 8007778:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800777c:	f8c4 0438 	str.w	r0, [r4, #1080]	@ 0x438
 8007780:	f8c4 2434 	str.w	r2, [r4, #1076]	@ 0x434
 8007784:	f8c4 2430 	str.w	r2, [r4, #1072]	@ 0x430
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8007788:	f640 320a 	movw	r2, #2826	@ 0xb0a
  value = *address & 0x0000FFFFUL;
 800778c:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 8007790:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 8007792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
  *address = value;
 8007796:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
  value = *address & 0xFFFF0000UL;
 800779a:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 800779e:	400b      	ands	r3, r1
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 80077a0:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 80077a2:	4b47      	ldr	r3, [pc, #284]	@ (80078c0 <HAL_JPEG_Init+0x248>)
  *address = value;
 80077a4:	f8c4 2448 	str.w	r2, [r4, #1096]	@ 0x448
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 80077a8:	f247 7202 	movw	r2, #30466	@ 0x7702
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 80077ac:	f8c4 3444 	str.w	r3, [r4, #1092]	@ 0x444
 80077b0:	f1a3 3304 	sub.w	r3, r3, #67372036	@ 0x4040404
 80077b4:	f8c4 3440 	str.w	r3, [r4, #1088]	@ 0x440
  value = *address & 0x0000FFFFU;
 80077b8:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 80077bc:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 80077be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
  *address = value;
 80077c2:	f8c4 3448 	str.w	r3, [r4, #1096]	@ 0x448
  value = *address & 0xFFFF0000U;
 80077c6:	f8d4 3458 	ldr.w	r3, [r4, #1112]	@ 0x458
 80077ca:	400b      	ands	r3, r1
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80077cc:	493d      	ldr	r1, [pc, #244]	@ (80078c4 <HAL_JPEG_Init+0x24c>)
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 80077ce:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80077d0:	4b3d      	ldr	r3, [pc, #244]	@ (80078c8 <HAL_JPEG_Init+0x250>)
  *address = value;
 80077d2:	f8c4 2458 	str.w	r2, [r4, #1112]	@ 0x458
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80077d6:	4a3d      	ldr	r2, [pc, #244]	@ (80078cc <HAL_JPEG_Init+0x254>)
 80077d8:	f8c4 1454 	str.w	r1, [r4, #1108]	@ 0x454
  address = (hjpeg->Instance->DHTMEM + 102);
 80077dc:	f504 619f 	add.w	r1, r4, #1272	@ 0x4f8
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80077e0:	f8c4 2450 	str.w	r2, [r4, #1104]	@ 0x450
 80077e4:	f8c4 344c 	str.w	r3, [r4, #1100]	@ 0x44c
  value = *address & 0x0000FFFFUL;
 80077e8:	f8d4 3458 	ldr.w	r3, [r4, #1112]	@ 0x458
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 80077ec:	4a38      	ldr	r2, [pc, #224]	@ (80078d0 <HAL_JPEG_Init+0x258>)
  value = *address & 0x0000FFFFUL;
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	f1a2 06a0 	sub.w	r6, r2, #160	@ 0xa0
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 80077f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
  *address = value;
 80077f8:	f8c4 3458 	str.w	r3, [r4, #1112]	@ 0x458
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 80077fc:	f892 30b0 	ldrb.w	r3, [r2, #176]	@ 0xb0
  while (index > 3UL)
 8007800:	3a04      	subs	r2, #4
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8007802:	f892 e0b5 	ldrb.w	lr, [r2, #181]	@ 0xb5
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 8007806:	041b      	lsls	r3, r3, #16
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 8007808:	f892 c0b2 	ldrb.w	ip, [r2, #178]	@ 0xb2
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800780c:	f892 00b3 	ldrb.w	r0, [r2, #179]	@ 0xb3
  while (index > 3UL)
 8007810:	4296      	cmp	r6, r2
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 8007812:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
 8007816:	ea43 030c 	orr.w	r3, r3, ip
 800781a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800781e:	f841 3904 	str.w	r3, [r1], #-4
  while (index > 3UL)
 8007822:	d1eb      	bne.n	80077fc <HAL_JPEG_Init+0x184>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 8007824:	f504 62a0 	add.w	r2, r4, #1280	@ 0x500
 8007828:	4924      	ldr	r1, [pc, #144]	@ (80078bc <HAL_JPEG_Init+0x244>)
 800782a:	4628      	mov	r0, r5
 800782c:	f7ff fd44 	bl	80072b8 <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 8007830:	b118      	cbz	r0, 800783a <HAL_JPEG_Init+0x1c2>
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 8007832:	2301      	movs	r3, #1
    return HAL_ERROR;
 8007834:	2001      	movs	r0, #1
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 8007836:	652b      	str	r3, [r5, #80]	@ 0x50
}
 8007838:	bd70      	pop	{r4, r5, r6, pc}
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 800783a:	f504 62cc 	add.w	r2, r4, #1632	@ 0x660
 800783e:	4924      	ldr	r1, [pc, #144]	@ (80078d0 <HAL_JPEG_Init+0x258>)
 8007840:	4628      	mov	r0, r5
 8007842:	f7ff fd39 	bl	80072b8 <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 8007846:	2800      	cmp	r0, #0
 8007848:	d1f3      	bne.n	8007832 <HAL_JPEG_Init+0x1ba>
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 800784a:	f504 62f8 	add.w	r2, r4, #1984	@ 0x7c0
 800784e:	4921      	ldr	r1, [pc, #132]	@ (80078d4 <HAL_JPEG_Init+0x25c>)
 8007850:	4628      	mov	r0, r5
 8007852:	f7ff fc87 	bl	8007164 <JPEG_Set_HuffDC_Mem>
  if (error != HAL_OK)
 8007856:	2800      	cmp	r0, #0
 8007858:	d1eb      	bne.n	8007832 <HAL_JPEG_Init+0x1ba>
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 800785a:	f504 62fc 	add.w	r2, r4, #2016	@ 0x7e0
 800785e:	491e      	ldr	r1, [pc, #120]	@ (80078d8 <HAL_JPEG_Init+0x260>)
 8007860:	4628      	mov	r0, r5
 8007862:	f7ff fc7f 	bl	8007164 <JPEG_Set_HuffDC_Mem>
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 8007866:	2800      	cmp	r0, #0
 8007868:	d1e3      	bne.n	8007832 <HAL_JPEG_Init+0x1ba>
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 800786a:	6863      	ldr	r3, [r4, #4]
  hjpeg->State = HAL_JPEG_STATE_READY;
 800786c:	2201      	movs	r2, #1
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 800786e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007872:	6063      	str	r3, [r4, #4]
  hjpeg->JpegInCount = 0;
 8007874:	6228      	str	r0, [r5, #32]
  hjpeg->JpegOutCount = 0;
 8007876:	6268      	str	r0, [r5, #36]	@ 0x24
  hjpeg->State = HAL_JPEG_STATE_READY;
 8007878:	f885 204d 	strb.w	r2, [r5, #77]	@ 0x4d
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 800787c:	6528      	str	r0, [r5, #80]	@ 0x50
  hjpeg->Context = 0;
 800787e:	6568      	str	r0, [r5, #84]	@ 0x54
}
 8007880:	bd70      	pop	{r4, r5, r6, pc}
    hjpeg->Lock = HAL_UNLOCKED;
 8007882:	f880 204c 	strb.w	r2, [r0, #76]	@ 0x4c
    HAL_JPEG_MspInit(hjpeg);
 8007886:	f7fb f8d5 	bl	8002a34 <HAL_JPEG_MspInit>
 800788a:	e701      	b.n	8007690 <HAL_JPEG_Init+0x18>
    return HAL_ERROR;
 800788c:	2001      	movs	r0, #1
}
 800788e:	4770      	bx	lr
 8007890:	080101f0 	.word	0x080101f0
 8007894:	080101b0 	.word	0x080101b0
 8007898:	01050100 	.word	0x01050100
 800789c:	0b0a0908 	.word	0x0b0a0908
 80078a0:	07060504 	.word	0x07060504
 80078a4:	03020100 	.word	0x03020100
 80078a8:	7d010000 	.word	0x7d010000
 80078ac:	04040505 	.word	0x04040505
 80078b0:	03040203 	.word	0x03040203
 80078b4:	03010200 	.word	0x03010200
 80078b8:	ffff0000 	.word	0xffff0000
 80078bc:	08010324 	.word	0x08010324
 80078c0:	09080706 	.word	0x09080706
 80078c4:	01000404 	.word	0x01000404
 80078c8:	04040201 	.word	0x04040201
 80078cc:	05070403 	.word	0x05070403
 80078d0:	08010270 	.word	0x08010270
 80078d4:	080103f4 	.word	0x080103f4
 80078d8:	080103d8 	.word	0x080103d8

080078dc <HAL_JPEG_GetInfo>:
  if ((hjpeg == NULL) || (pInfo == NULL))
 80078dc:	b110      	cbz	r0, 80078e4 <HAL_JPEG_GetInfo+0x8>
 80078de:	b109      	cbz	r1, 80078e4 <HAL_JPEG_GetInfo+0x8>
 80078e0:	f7ff bdfa 	b.w	80074d8 <HAL_JPEG_GetInfo.part.0>
}
 80078e4:	2001      	movs	r0, #1
 80078e6:	4770      	bx	lr

080078e8 <HAL_JPEG_Decode_DMA>:
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	bf18      	it	ne
 80078ec:	2900      	cmpne	r1, #0
 80078ee:	d036      	beq.n	800795e <HAL_JPEG_Decode_DMA+0x76>
{
 80078f0:	b538      	push	{r3, r4, r5, lr}
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 80078f2:	fab0 f580 	clz	r5, r0
 80078f6:	4604      	mov	r4, r0
 80078f8:	096d      	lsrs	r5, r5, #5
 80078fa:	b370      	cbz	r0, 800795a <HAL_JPEG_Decode_DMA+0x72>
  __HAL_LOCK(hjpeg);
 80078fc:	f890 c04c 	ldrb.w	ip, [r0, #76]	@ 0x4c
 8007900:	f1bc 0f01 	cmp.w	ip, #1
 8007904:	d022      	beq.n	800794c <HAL_JPEG_Decode_DMA+0x64>
 8007906:	f04f 0c01 	mov.w	ip, #1
 800790a:	f880 c04c 	strb.w	ip, [r0, #76]	@ 0x4c
  if (hjpeg->State == HAL_JPEG_STATE_READY)
 800790e:	f890 c04d 	ldrb.w	ip, [r0, #77]	@ 0x4d
 8007912:	f1bc 0f01 	cmp.w	ip, #1
 8007916:	d117      	bne.n	8007948 <HAL_JPEG_Decode_DMA+0x60>
    hjpeg->InDataLength = InDataLength;
 8007918:	6282      	str	r2, [r0, #40]	@ 0x28
    hjpeg->pJpegOutBuffPtr = pDataOutMCU;
 800791a:	e9c0 1306 	strd	r1, r3, [r0, #24]
    hjpeg->OutDataLength = OutDataLength;
 800791e:	9b04      	ldr	r3, [sp, #16]
 8007920:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hjpeg->State = HAL_JPEG_STATE_BUSY_DECODING;
 8007922:	2304      	movs	r3, #4
 8007924:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
    hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 8007928:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800792a:	f023 030f 	bic.w	r3, r3, #15
 800792e:	6543      	str	r3, [r0, #84]	@ 0x54
    hjpeg->Context |= (JPEG_CONTEXT_DECODE | JPEG_CONTEXT_DMA);
 8007930:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007932:	f043 030e 	orr.w	r3, r3, #14
 8007936:	6543      	str	r3, [r0, #84]	@ 0x54
    hjpeg->JpegInCount = 0;
 8007938:	6205      	str	r5, [r0, #32]
    hjpeg->JpegOutCount = 0;
 800793a:	6245      	str	r5, [r0, #36]	@ 0x24
    JPEG_Init_Process(hjpeg);
 800793c:	f7ff fd46 	bl	80073cc <JPEG_Init_Process>
    if (JPEG_DMA_StartProcess(hjpeg) != HAL_OK)
 8007940:	f7ff fd82 	bl	8007448 <JPEG_DMA_StartProcess>
 8007944:	b920      	cbnz	r0, 8007950 <HAL_JPEG_Decode_DMA+0x68>
}
 8007946:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UNLOCK(hjpeg);
 8007948:	f880 504c 	strb.w	r5, [r0, #76]	@ 0x4c
  __HAL_LOCK(hjpeg);
 800794c:	2002      	movs	r0, #2
}
 800794e:	bd38      	pop	{r3, r4, r5, pc}
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007950:	2306      	movs	r3, #6
      __HAL_UNLOCK(hjpeg);
 8007952:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007956:	f884 304d 	strb.w	r3, [r4, #77]	@ 0x4d
    return HAL_ERROR;
 800795a:	2001      	movs	r0, #1
}
 800795c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800795e:	2001      	movs	r0, #1
}
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop

08007964 <HAL_JPEG_ConfigInputBuffer>:
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 8007964:	6181      	str	r1, [r0, #24]
  hjpeg->InDataLength = InDataLength;
 8007966:	6282      	str	r2, [r0, #40]	@ 0x28
}
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop

0800796c <HAL_JPEG_ConfigOutputBuffer>:
  hjpeg->pJpegOutBuffPtr = pNewOutputBuffer;
 800796c:	61c1      	str	r1, [r0, #28]
  hjpeg->OutDataLength = OutDataLength;
 800796e:	62c2      	str	r2, [r0, #44]	@ 0x2c
}
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop

08007974 <HAL_JPEG_EncodeCpltCallback>:
__weak void HAL_JPEG_EncodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop

08007978 <JPEG_MDMAErrorCallback>:
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007978:	6c00      	ldr	r0, [r0, #64]	@ 0x40
  hjpeg->State = HAL_JPEG_STATE_READY;
 800797a:	2101      	movs	r1, #1
{
 800797c:	b508      	push	{r3, lr}
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800797e:	6803      	ldr	r3, [r0, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	f022 0201 	bic.w	r2, r2, #1
 8007986:	601a      	str	r2, [r3, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8007988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800798a:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800798e:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->State = HAL_JPEG_STATE_READY;
 8007990:	f880 104d 	strb.w	r1, [r0, #77]	@ 0x4d
  hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007994:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8007996:	f043 0304 	orr.w	r3, r3, #4
 800799a:	6503      	str	r3, [r0, #80]	@ 0x50
  HAL_JPEG_ErrorCallback(hjpeg);
 800799c:	f7f9 fdb8 	bl	8001510 <HAL_JPEG_ErrorCallback>
}
 80079a0:	bd08      	pop	{r3, pc}
 80079a2:	bf00      	nop

080079a4 <JPEG_MDMAInCpltCallback>:
{
 80079a4:	b530      	push	{r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 80079a6:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 80079a8:	f248 010c 	movw	r1, #32780	@ 0x800c
{
 80079ac:	b083      	sub	sp, #12
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80079ae:	6822      	ldr	r2, [r4, #0]
 80079b0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80079b2:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 80079b6:	6313      	str	r3, [r2, #48]	@ 0x30
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 80079b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80079ba:	400b      	ands	r3, r1
 80079bc:	2b0c      	cmp	r3, #12
 80079be:	d001      	beq.n	80079c4 <JPEG_MDMAInCpltCallback+0x20>
}
 80079c0:	b003      	add	sp, #12
 80079c2:	bd30      	pop	{r4, r5, pc}
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80079c4:	6802      	ldr	r2, [r0, #0]
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 80079c6:	4620      	mov	r0, r4
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80079c8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80079ca:	6952      	ldr	r2, [r2, #20]
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 80079cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80079ce:	f3c2 0210 	ubfx	r2, r2, #0, #17
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 80079d2:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80079d4:	1a9b      	subs	r3, r3, r2
 80079d6:	6223      	str	r3, [r4, #32]
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 80079d8:	6a21      	ldr	r1, [r4, #32]
 80079da:	f7f9 fd67 	bl	80014ac <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength >= inXfrSize)
 80079de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80079e0:	42ab      	cmp	r3, r5
 80079e2:	d311      	bcc.n	8007a08 <JPEG_MDMAInCpltCallback+0x64>
      if (inXfrSize == 0UL)
 80079e4:	b305      	cbz	r5, 8007a28 <JPEG_MDMAInCpltCallback+0x84>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80079e6:	fbb3 f2f5 	udiv	r2, r3, r5
 80079ea:	fb05 3212 	mls	r2, r5, r2, r3
 80079ee:	1a9b      	subs	r3, r3, r2
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 80079f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80079f2:	62a3      	str	r3, [r4, #40]	@ 0x28
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 80079f4:	04d1      	lsls	r1, r2, #19
 80079f6:	d400      	bmi.n	80079fa <JPEG_MDMAInCpltCallback+0x56>
 80079f8:	b963      	cbnz	r3, 8007a14 <JPEG_MDMAInCpltCallback+0x70>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 80079fa:	6822      	ldr	r2, [r4, #0]
 80079fc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80079fe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007a02:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8007a04:	b003      	add	sp, #12
 8007a06:	bd30      	pop	{r4, r5, pc}
    else if (hjpeg->InDataLength > 0UL)
 8007a08:	b1cb      	cbz	r3, 8007a3e <JPEG_MDMAInCpltCallback+0x9a>
      if ((hjpeg->InDataLength % 4UL) != 0UL)
 8007a0a:	0798      	lsls	r0, r3, #30
 8007a0c:	d119      	bne.n	8007a42 <JPEG_MDMAInCpltCallback+0x9e>
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8007a0e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a10:	04d2      	lsls	r2, r2, #19
 8007a12:	d4f2      	bmi.n	80079fa <JPEG_MDMAInCpltCallback+0x56>
      if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 8007a14:	6822      	ldr	r2, [r4, #0]
 8007a16:	2501      	movs	r5, #1
 8007a18:	69a1      	ldr	r1, [r4, #24]
 8007a1a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007a1c:	3240      	adds	r2, #64	@ 0x40
 8007a1e:	9500      	str	r5, [sp, #0]
 8007a20:	f000 fe54 	bl	80086cc <HAL_MDMA_Start_IT>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	d0e8      	beq.n	80079fa <JPEG_MDMAInCpltCallback+0x56>
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007a28:	6d23      	ldr	r3, [r4, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007a2a:	2206      	movs	r2, #6
        HAL_JPEG_ErrorCallback(hjpeg);
 8007a2c:	4620      	mov	r0, r4
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007a2e:	f043 0304 	orr.w	r3, r3, #4
 8007a32:	6523      	str	r3, [r4, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007a34:	f884 204d 	strb.w	r2, [r4, #77]	@ 0x4d
        HAL_JPEG_ErrorCallback(hjpeg);
 8007a38:	f7f9 fd6a 	bl	8001510 <HAL_JPEG_ErrorCallback>
        return;
 8007a3c:	e7c0      	b.n	80079c0 <JPEG_MDMAInCpltCallback+0x1c>
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8007a3e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007a40:	e7db      	b.n	80079fa <JPEG_MDMAInCpltCallback+0x56>
        hjpeg->InDataLength = ((hjpeg->InDataLength / 4UL) + 1UL) * 4UL;
 8007a42:	f023 0303 	bic.w	r3, r3, #3
 8007a46:	3304      	adds	r3, #4
 8007a48:	e7d2      	b.n	80079f0 <JPEG_MDMAInCpltCallback+0x4c>
 8007a4a:	bf00      	nop

08007a4c <JPEG_DMA_PollResidualData>:
{
 8007a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8007a4e:	6802      	ldr	r2, [r0, #0]
 8007a50:	2610      	movs	r6, #16
{
 8007a52:	4604      	mov	r4, r0
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007a54:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8007a56:	f415 5500 	ands.w	r5, r5, #8192	@ 0x2000
 8007a5a:	d11d      	bne.n	8007a98 <JPEG_DMA_PollResidualData+0x4c>
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8007a5c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8007a5e:	06df      	lsls	r7, r3, #27
 8007a60:	d51a      	bpl.n	8007a98 <JPEG_DMA_PollResidualData+0x4c>
        dataOut = hjpeg->Instance->DOR;
 8007a62:	6c53      	ldr	r3, [r2, #68]	@ 0x44
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 8007a64:	69e7      	ldr	r7, [r4, #28]
 8007a66:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8007a68:	0a18      	lsrs	r0, r3, #8
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8007a6a:	0c19      	lsrs	r1, r3, #16
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 8007a6c:	54bb      	strb	r3, [r7, r2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 8007a6e:	0e1b      	lsrs	r3, r3, #24
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8007a70:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 8007a72:	69e2      	ldr	r2, [r4, #28]
 8007a74:	443a      	add	r2, r7
 8007a76:	7050      	strb	r0, [r2, #1]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8007a78:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8007a7a:	69e2      	ldr	r2, [r4, #28]
 8007a7c:	4402      	add	r2, r0
 8007a7e:	7091      	strb	r1, [r2, #2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 8007a80:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007a82:	69e2      	ldr	r2, [r4, #28]
 8007a84:	440a      	add	r2, r1
 8007a86:	70d3      	strb	r3, [r2, #3]
        hjpeg->JpegOutCount += 4UL;
 8007a88:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8007a8a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        hjpeg->JpegOutCount += 4UL;
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	6263      	str	r3, [r4, #36]	@ 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8007a90:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d021      	beq.n	8007ada <JPEG_DMA_PollResidualData+0x8e>
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8007a96:	6822      	ldr	r2, [r4, #0]
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8007a98:	3e01      	subs	r6, #1
 8007a9a:	d1db      	bne.n	8007a54 <JPEG_DMA_PollResidualData+0x8>
  tmpContext = hjpeg->Context;
 8007a9c:	6d61      	ldr	r1, [r4, #84]	@ 0x54
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8007a9e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8007aa0:	06d8      	lsls	r0, r3, #27
 8007aa2:	d501      	bpl.n	8007aa8 <JPEG_DMA_PollResidualData+0x5c>
 8007aa4:	048b      	lsls	r3, r1, #18
 8007aa6:	d417      	bmi.n	8007ad8 <JPEG_DMA_PollResidualData+0x8c>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007aa8:	6813      	ldr	r3, [r2, #0]
 8007aaa:	f023 0301 	bic.w	r3, r3, #1
 8007aae:	6013      	str	r3, [r2, #0]
    if (hjpeg->JpegOutCount > 0UL)
 8007ab0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007ab2:	b9eb      	cbnz	r3, 8007af0 <JPEG_DMA_PollResidualData+0xa4>
    tmpContext = hjpeg->Context;
 8007ab4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hjpeg);
 8007ab6:	2000      	movs	r0, #0
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007ab8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007aba:	2101      	movs	r1, #1
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007abc:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8007ac0:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007ac4:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007ac8:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007aca:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007acc:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007ace:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007ad2:	d00a      	beq.n	8007aea <JPEG_DMA_PollResidualData+0x9e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8007ad4:	f7ff ff4e 	bl	8007974 <HAL_JPEG_EncodeCpltCallback>
}
 8007ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007ada:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007adc:	4620      	mov	r0, r4
 8007ade:	69e1      	ldr	r1, [r4, #28]
 8007ae0:	f7f9 fd08 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8007ae4:	6822      	ldr	r2, [r4, #0]
          hjpeg->JpegOutCount = 0;
 8007ae6:	6265      	str	r5, [r4, #36]	@ 0x24
 8007ae8:	e7d6      	b.n	8007a98 <JPEG_DMA_PollResidualData+0x4c>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007aea:	f7f9 fd13 	bl	8001514 <HAL_JPEG_DecodeCpltCallback>
}
 8007aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007af0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007af2:	4620      	mov	r0, r4
 8007af4:	69e1      	ldr	r1, [r4, #28]
 8007af6:	f7f9 fcfd 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8007afa:	2300      	movs	r3, #0
 8007afc:	6263      	str	r3, [r4, #36]	@ 0x24
 8007afe:	e7d9      	b.n	8007ab4 <JPEG_DMA_PollResidualData+0x68>

08007b00 <JPEG_MDMAOutCpltCallback>:
{
 8007b00:	b530      	push	{r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007b02:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 8007b04:	f248 010c 	movw	r1, #32780	@ 0x800c
{
 8007b08:	b083      	sub	sp, #12
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8007b0a:	6823      	ldr	r3, [r4, #0]
 8007b0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b0e:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8007b12:	631a      	str	r2, [r3, #48]	@ 0x30
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 8007b14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b16:	400a      	ands	r2, r1
 8007b18:	2a0c      	cmp	r2, #12
 8007b1a:	d001      	beq.n	8007b20 <JPEG_MDMAOutCpltCallback+0x20>
}
 8007b1c:	b003      	add	sp, #12
 8007b1e:	bd30      	pop	{r4, r5, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) == 0UL)
 8007b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b22:	0692      	lsls	r2, r2, #26
 8007b24:	d505      	bpl.n	8007b32 <JPEG_MDMAOutCpltCallback+0x32>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007b26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b28:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007b2c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b2e:	b003      	add	sp, #12
 8007b30:	bd30      	pop	{r4, r5, pc}
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007b32:	6802      	ldr	r2, [r0, #0]
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007b34:	4620      	mov	r0, r4
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007b36:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007b38:	6952      	ldr	r2, [r2, #20]
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007b3a:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007b3c:	f3c2 0210 	ubfx	r2, r2, #0, #17
 8007b40:	1a9b      	subs	r3, r3, r2
 8007b42:	6263      	str	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007b44:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007b46:	f7f9 fcd5 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
      if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007b4a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007b4c:	049b      	lsls	r3, r3, #18
 8007b4e:	d501      	bpl.n	8007b54 <JPEG_MDMAOutCpltCallback+0x54>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	e7e8      	b.n	8007b26 <JPEG_MDMAOutCpltCallback+0x26>
        if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8007b54:	6821      	ldr	r1, [r4, #0]
 8007b56:	2501      	movs	r5, #1
 8007b58:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007b5a:	69e2      	ldr	r2, [r4, #28]
 8007b5c:	3144      	adds	r1, #68	@ 0x44
 8007b5e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8007b60:	9500      	str	r5, [sp, #0]
 8007b62:	f000 fdb3 	bl	80086cc <HAL_MDMA_Start_IT>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	d0f2      	beq.n	8007b50 <JPEG_MDMAOutCpltCallback+0x50>
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007b6a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007b6c:	2206      	movs	r2, #6
          HAL_JPEG_ErrorCallback(hjpeg);
 8007b6e:	4620      	mov	r0, r4
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8007b70:	f043 0304 	orr.w	r3, r3, #4
 8007b74:	6523      	str	r3, [r4, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 8007b76:	f884 204d 	strb.w	r2, [r4, #77]	@ 0x4d
          HAL_JPEG_ErrorCallback(hjpeg);
 8007b7a:	f7f9 fcc9 	bl	8001510 <HAL_JPEG_ErrorCallback>
          return;
 8007b7e:	e7cd      	b.n	8007b1c <JPEG_MDMAOutCpltCallback+0x1c>

08007b80 <JPEG_MDMAOutAbortCallback>:
{
 8007b80:	b538      	push	{r3, r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8007b82:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & JPEG_CONTEXT_ENDING_DMA) != 0UL)
 8007b84:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007b86:	041a      	lsls	r2, r3, #16
 8007b88:	d400      	bmi.n	8007b8c <JPEG_MDMAOutAbortCallback+0xc>
}
 8007b8a:	bd38      	pop	{r3, r4, r5, pc}
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8007b8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b8e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	695b      	ldr	r3, [r3, #20]
 8007b94:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	6263      	str	r3, [r4, #36]	@ 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8007b9c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d025      	beq.n	8007bee <JPEG_MDMAOutAbortCallback+0x6e>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 8007ba2:	6822      	ldr	r2, [r4, #0]
 8007ba4:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8007ba6:	f015 0510 	ands.w	r5, r5, #16
 8007baa:	d118      	bne.n	8007bde <JPEG_MDMAOutAbortCallback+0x5e>
    if (hjpeg->JpegOutCount > 0UL)
 8007bac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007bae:	bb4b      	cbnz	r3, 8007c04 <JPEG_MDMAOutAbortCallback+0x84>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007bb0:	6813      	ldr	r3, [r2, #0]
    __HAL_UNLOCK(hjpeg);
 8007bb2:	2000      	movs	r0, #0
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007bb4:	2101      	movs	r1, #1
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007bb6:	f023 0301 	bic.w	r3, r3, #1
 8007bba:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 8007bbc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007bbe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007bc0:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8007bc4:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007bc8:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007bcc:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007bce:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007bd0:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007bd2:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007bd6:	d012      	beq.n	8007bfe <JPEG_MDMAOutAbortCallback+0x7e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8007bd8:	f7ff fecc 	bl	8007974 <HAL_JPEG_EncodeCpltCallback>
}
 8007bdc:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007bde:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007be0:	049b      	lsls	r3, r3, #18
 8007be2:	d4d2      	bmi.n	8007b8a <JPEG_MDMAOutAbortCallback+0xa>
    JPEG_DMA_PollResidualData(hjpeg);
 8007be4:	4620      	mov	r0, r4
}
 8007be6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    JPEG_DMA_PollResidualData(hjpeg);
 8007bea:	f7ff bf2f 	b.w	8007a4c <JPEG_DMA_PollResidualData>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007bee:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	69e1      	ldr	r1, [r4, #28]
 8007bf4:	f7f9 fc7e 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	6263      	str	r3, [r4, #36]	@ 0x24
 8007bfc:	e7d1      	b.n	8007ba2 <JPEG_MDMAOutAbortCallback+0x22>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007bfe:	f7f9 fc89 	bl	8001514 <HAL_JPEG_DecodeCpltCallback>
}
 8007c02:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8007c04:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007c06:	4620      	mov	r0, r4
 8007c08:	69e1      	ldr	r1, [r4, #28]
 8007c0a:	f7f9 fc73 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007c0e:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8007c10:	6265      	str	r5, [r4, #36]	@ 0x24
 8007c12:	e7cd      	b.n	8007bb0 <JPEG_MDMAOutAbortCallback+0x30>

08007c14 <JPEG_Process>:
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007c14:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8007c16:	6803      	ldr	r3, [r0, #0]
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007c18:	f002 0203 	and.w	r2, r2, #3
 8007c1c:	2a02      	cmp	r2, #2
{
 8007c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c22:	4604      	mov	r4, r0
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007c24:	d01e      	beq.n	8007c64 <JPEG_Process+0x50>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL)
 8007c26:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c28:	04d7      	lsls	r7, r2, #19
 8007c2a:	d407      	bmi.n	8007c3c <JPEG_Process+0x28>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFTF) != 0UL)
 8007c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c2e:	0796      	lsls	r6, r2, #30
 8007c30:	f100 811b 	bmi.w	8007e6a <JPEG_Process+0x256>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFNFF) != 0UL)
 8007c34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c36:	0750      	lsls	r0, r2, #29
 8007c38:	f100 81cc 	bmi.w	8007fd4 <JPEG_Process+0x3c0>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8007c3c:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8007c3e:	f415 5500 	ands.w	r5, r5, #8192	@ 0x2000
 8007c42:	d107      	bne.n	8007c54 <JPEG_Process+0x40>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFTF) != 0UL)
 8007c44:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 8007c46:	f016 0608 	ands.w	r6, r6, #8
 8007c4a:	d14a      	bne.n	8007ce2 <JPEG_Process+0xce>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8007c4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c4e:	06d2      	lsls	r2, r2, #27
 8007c50:	f100 81fe 	bmi.w	8008050 <JPEG_Process+0x43c>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007c54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c56:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8007c5a:	2a20      	cmp	r2, #32
 8007c5c:	d019      	beq.n	8007c92 <JPEG_Process+0x7e>
  return JPEG_PROCESS_ONGOING;
 8007c5e:	2000      	movs	r0, #0
}
 8007c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8007c64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c66:	0652      	lsls	r2, r2, #25
 8007c68:	d5dd      	bpl.n	8007c26 <JPEG_Process+0x12>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8007c6a:	1d05      	adds	r5, r0, #4
  if ((hjpeg == NULL) || (pInfo == NULL))
 8007c6c:	4629      	mov	r1, r5
 8007c6e:	f7ff fc33 	bl	80074d8 <HAL_JPEG_GetInfo.part.0>
      hjpeg->Conf.ImageQuality = 0;
 8007c72:	2300      	movs	r3, #0
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8007c74:	4629      	mov	r1, r5
 8007c76:	4620      	mov	r0, r4
      hjpeg->Conf.ImageQuality = 0;
 8007c78:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8007c7a:	f7f9 fc15 	bl	80014a8 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8007c7e:	6823      	ldr	r3, [r4, #0]
 8007c80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c86:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8007c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007c90:	e7c9      	b.n	8007c26 <JPEG_Process+0x12>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	f022 0201 	bic.w	r2, r2, #1
 8007c98:	601a      	str	r2, [r3, #0]
    if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8007c9a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c9c:	f002 020c 	and.w	r2, r2, #12
 8007ca0:	2a08      	cmp	r2, #8
 8007ca2:	f000 8201 	beq.w	80080a8 <JPEG_Process+0x494>
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8007ca6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ca8:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8007cac:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hjpeg->JpegOutCount > 0UL)
 8007cae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f040 81fe 	bne.w	80080b2 <JPEG_Process+0x49e>
    tmpContext = hjpeg->Context;
 8007cb6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hjpeg);
 8007cb8:	2000      	movs	r0, #0
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007cba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007cbc:	2101      	movs	r1, #1
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007cbe:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8007cc2:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007cc6:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8007cca:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007ccc:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8007cce:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8007cd0:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8007cd4:	f000 81e5 	beq.w	80080a2 <JPEG_Process+0x48e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8007cd8:	f7ff fe4c 	bl	8007974 <HAL_JPEG_EncodeCpltCallback>
    return JPEG_PROCESS_DONE;
 8007cdc:	2001      	movs	r0, #1
}
 8007cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 8007ce2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007ce4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ce6:	3220      	adds	r2, #32
 8007ce8:	4296      	cmp	r6, r2
 8007cea:	f0c0 8200 	bcc.w	80080ee <JPEG_Process+0x4da>
      dataword = hjpeg->Instance->DOR;
 8007cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007cf0:	69e1      	ldr	r1, [r4, #28]
 8007cf2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007cf4:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007cf6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007cf8:	69e2      	ldr	r2, [r4, #28]
 8007cfa:	440a      	add	r2, r1
 8007cfc:	0a19      	lsrs	r1, r3, #8
 8007cfe:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d00:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d02:	69e2      	ldr	r2, [r4, #28]
 8007d04:	440a      	add	r2, r1
 8007d06:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d08:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d0a:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d0c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d0e:	69e2      	ldr	r2, [r4, #28]
 8007d10:	440a      	add	r2, r1
 8007d12:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007d14:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007d16:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007d18:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007d1a:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8007d1c:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007d1e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007d20:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007d22:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007d24:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d26:	69e2      	ldr	r2, [r4, #28]
 8007d28:	440a      	add	r2, r1
 8007d2a:	0a19      	lsrs	r1, r3, #8
 8007d2c:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d2e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d30:	69e2      	ldr	r2, [r4, #28]
 8007d32:	440a      	add	r2, r1
 8007d34:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d36:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d38:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d3a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d3c:	69e2      	ldr	r2, [r4, #28]
 8007d3e:	440a      	add	r2, r1
 8007d40:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007d42:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007d44:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007d46:	3304      	adds	r3, #4
 8007d48:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007d4a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007d4c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007d4e:	69e1      	ldr	r1, [r4, #28]
 8007d50:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007d52:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d54:	69e2      	ldr	r2, [r4, #28]
 8007d56:	440a      	add	r2, r1
 8007d58:	0a19      	lsrs	r1, r3, #8
 8007d5a:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d5c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d5e:	69e2      	ldr	r2, [r4, #28]
 8007d60:	440a      	add	r2, r1
 8007d62:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d64:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d66:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d68:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d6a:	69e2      	ldr	r2, [r4, #28]
 8007d6c:	440a      	add	r2, r1
 8007d6e:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007d70:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007d72:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007d74:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007d76:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8007d78:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007d7a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007d7c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007d7e:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007d80:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d82:	69e2      	ldr	r2, [r4, #28]
 8007d84:	440a      	add	r2, r1
 8007d86:	0a19      	lsrs	r1, r3, #8
 8007d88:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d8a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d8c:	69e2      	ldr	r2, [r4, #28]
 8007d8e:	440a      	add	r2, r1
 8007d90:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d92:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007d94:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007d96:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007d98:	69e2      	ldr	r2, [r4, #28]
 8007d9a:	440a      	add	r2, r1
 8007d9c:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007d9e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007da0:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007da2:	3304      	adds	r3, #4
 8007da4:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007da6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007da8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007daa:	69e1      	ldr	r1, [r4, #28]
 8007dac:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007dae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007db0:	69e2      	ldr	r2, [r4, #28]
 8007db2:	440a      	add	r2, r1
 8007db4:	0a19      	lsrs	r1, r3, #8
 8007db6:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007db8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007dba:	69e2      	ldr	r2, [r4, #28]
 8007dbc:	440a      	add	r2, r1
 8007dbe:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007dc0:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007dc2:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007dc4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007dc6:	69e2      	ldr	r2, [r4, #28]
 8007dc8:	440a      	add	r2, r1
 8007dca:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007dcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007dce:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007dd0:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007dd2:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8007dd4:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007dd6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007dd8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007dda:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007ddc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007dde:	69e2      	ldr	r2, [r4, #28]
 8007de0:	440a      	add	r2, r1
 8007de2:	0a19      	lsrs	r1, r3, #8
 8007de4:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007de6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007de8:	69e2      	ldr	r2, [r4, #28]
 8007dea:	440a      	add	r2, r1
 8007dec:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007dee:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007df0:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007df2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007df4:	69e2      	ldr	r2, [r4, #28]
 8007df6:	440a      	add	r2, r1
 8007df8:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007dfa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007dfc:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007dfe:	3304      	adds	r3, #4
 8007e00:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007e02:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007e04:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007e06:	69e1      	ldr	r1, [r4, #28]
 8007e08:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007e0a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007e0c:	69e2      	ldr	r2, [r4, #28]
 8007e0e:	440a      	add	r2, r1
 8007e10:	0a19      	lsrs	r1, r3, #8
 8007e12:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007e14:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007e16:	69e2      	ldr	r2, [r4, #28]
 8007e18:	440a      	add	r2, r1
 8007e1a:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007e1c:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007e1e:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007e20:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007e22:	69e2      	ldr	r2, [r4, #28]
 8007e24:	440a      	add	r2, r1
 8007e26:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007e28:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007e2a:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8007e2c:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007e2e:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8007e30:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8007e32:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8007e34:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007e36:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8007e38:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007e3a:	69e2      	ldr	r2, [r4, #28]
 8007e3c:	440a      	add	r2, r1
 8007e3e:	0a19      	lsrs	r1, r3, #8
 8007e40:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007e42:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007e44:	69e2      	ldr	r2, [r4, #28]
 8007e46:	440a      	add	r2, r1
 8007e48:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007e4a:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8007e4c:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8007e4e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8007e50:	69e2      	ldr	r2, [r4, #28]
 8007e52:	440a      	add	r2, r1
 8007e54:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8007e56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007e58:	3304      	adds	r3, #4
 8007e5a:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8007e5c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007e5e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007e60:	429a      	cmp	r2, r3
 8007e62:	f000 8258 	beq.w	8008316 <JPEG_Process+0x702>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8007e66:	6823      	ldr	r3, [r4, #0]
 8007e68:	e6f4      	b.n	8007c54 <JPEG_Process+0x40>
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 8007e6a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8007e6c:	2a00      	cmp	r2, #0
 8007e6e:	f000 8128 	beq.w	80080c2 <JPEG_Process+0x4ae>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8007e72:	6a21      	ldr	r1, [r4, #32]
 8007e74:	428a      	cmp	r2, r1
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8007e76:	6a21      	ldr	r1, [r4, #32]
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8007e78:	f240 81b9 	bls.w	80081ee <JPEG_Process+0x5da>
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8007e7c:	1a52      	subs	r2, r2, r1
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8007e7e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8007e80:	04cd      	lsls	r5, r1, #19
 8007e82:	f53f aedb 	bmi.w	8007c3c <JPEG_Process+0x28>
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	f43f aed8 	beq.w	8007c3c <JPEG_Process+0x28>
    if (nb_words >= nbRequestWords)
 8007e8c:	2a1f      	cmp	r2, #31
    nb_words = nb_bytes / 4UL;
 8007e8e:	ea4f 0092 	mov.w	r0, r2, lsr #2
    if (nb_words >= nbRequestWords)
 8007e92:	f200 8248 	bhi.w	8008326 <JPEG_Process+0x712>
      if (nb_words > 0UL)
 8007e96:	2a03      	cmp	r2, #3
 8007e98:	f240 82c0 	bls.w	800841c <JPEG_Process+0x808>
          input_count = hjpeg->JpegInCount;
 8007e9c:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007e9e:	2801      	cmp	r0, #1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007ea0:	69a2      	ldr	r2, [r4, #24]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007ea2:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007ea6:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007ea8:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007eaa:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007eac:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007eb0:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007eb2:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8007eb6:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007eba:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007ebe:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8007ec0:	6a21      	ldr	r1, [r4, #32]
 8007ec2:	f101 0104 	add.w	r1, r1, #4
 8007ec6:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007ec8:	f43f aeb8 	beq.w	8007c3c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8007ecc:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007ece:	2802      	cmp	r0, #2
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007ed0:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007ed4:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007ed6:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007ed8:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007eda:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007ede:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007ee0:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8007ee4:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007ee8:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007eec:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8007eee:	6a21      	ldr	r1, [r4, #32]
 8007ef0:	f101 0104 	add.w	r1, r1, #4
 8007ef4:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007ef6:	f43f aea1 	beq.w	8007c3c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8007efa:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007efc:	2803      	cmp	r0, #3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007efe:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f02:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f04:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f06:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f08:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007f0c:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f0e:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8007f12:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f16:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f1a:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8007f1c:	6a21      	ldr	r1, [r4, #32]
 8007f1e:	f101 0104 	add.w	r1, r1, #4
 8007f22:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007f24:	f43f ae8a 	beq.w	8007c3c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8007f28:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007f2a:	2804      	cmp	r0, #4
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f2c:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f30:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f32:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f34:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f36:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007f3a:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f3c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8007f40:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f44:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f48:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8007f4a:	6a21      	ldr	r1, [r4, #32]
 8007f4c:	f101 0104 	add.w	r1, r1, #4
 8007f50:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007f52:	f43f ae73 	beq.w	8007c3c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8007f56:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007f58:	2805      	cmp	r0, #5
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f5a:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f5e:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f60:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f62:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f64:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007f68:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f6a:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8007f6e:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f72:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f76:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8007f78:	6a21      	ldr	r1, [r4, #32]
 8007f7a:	f101 0104 	add.w	r1, r1, #4
 8007f7e:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007f80:	f43f ae5c 	beq.w	8007c3c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8007f84:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007f86:	2807      	cmp	r0, #7
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f88:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007f8c:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f8e:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f90:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007f92:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007f96:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007f98:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8007f9c:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007fa0:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007fa4:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8007fa6:	6a21      	ldr	r1, [r4, #32]
 8007fa8:	f101 0104 	add.w	r1, r1, #4
 8007fac:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8007fae:	f47f ae45 	bne.w	8007c3c <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8007fb2:	6a20      	ldr	r0, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007fb4:	1881      	adds	r1, r0, r2
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007fb6:	5c85      	ldrb	r5, [r0, r2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007fb8:	788a      	ldrb	r2, [r1, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8007fba:	78c8      	ldrb	r0, [r1, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007fbc:	0412      	lsls	r2, r2, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8007fbe:	7849      	ldrb	r1, [r1, #1]
 8007fc0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007fc4:	432a      	orrs	r2, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8007fc6:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8007fca:	641a      	str	r2, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8007fcc:	6a22      	ldr	r2, [r4, #32]
 8007fce:	3204      	adds	r2, #4
 8007fd0:	6222      	str	r2, [r4, #32]
      for (index = 0; index < nbRequestWords; index++)
 8007fd2:	e633      	b.n	8007c3c <JPEG_Process+0x28>
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 8007fd4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8007fd6:	2a00      	cmp	r2, #0
 8007fd8:	d073      	beq.n	80080c2 <JPEG_Process+0x4ae>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8007fda:	6a21      	ldr	r1, [r4, #32]
 8007fdc:	428a      	cmp	r2, r1
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8007fde:	6a21      	ldr	r1, [r4, #32]
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8007fe0:	f200 8182 	bhi.w	80082e8 <JPEG_Process+0x6d4>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 8007fe4:	428a      	cmp	r2, r1
 8007fe6:	f040 8104 	bne.w	80081f2 <JPEG_Process+0x5de>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 8007fea:	6a21      	ldr	r1, [r4, #32]
 8007fec:	4620      	mov	r0, r4
 8007fee:	f7f9 fa5d 	bl	80014ac <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 8007ff2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8007ff4:	2a04      	cmp	r2, #4
 8007ff6:	d902      	bls.n	8007ffe <JPEG_Process+0x3ea>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 8007ff8:	f022 0203 	bic.w	r2, r2, #3
 8007ffc:	62a2      	str	r2, [r4, #40]	@ 0x28
    hjpeg->JpegInCount = 0;
 8007ffe:	2100      	movs	r1, #0
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008000:	6823      	ldr	r3, [r4, #0]
    hjpeg->JpegInCount = 0;
 8008002:	6221      	str	r1, [r4, #32]
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8008004:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8008006:	04c9      	lsls	r1, r1, #19
 8008008:	f53f ae18 	bmi.w	8007c3c <JPEG_Process+0x28>
 800800c:	2a00      	cmp	r2, #0
 800800e:	f43f ae15 	beq.w	8007c3c <JPEG_Process+0x28>
    if (nb_words >= nbRequestWords)
 8008012:	0891      	lsrs	r1, r2, #2
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008014:	69a0      	ldr	r0, [r4, #24]
    if (nb_words >= nbRequestWords)
 8008016:	f040 8177 	bne.w	8008308 <JPEG_Process+0x6f4>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800801a:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800801c:	2a01      	cmp	r2, #1
          hjpeg->JpegInCount++;
 800801e:	6a25      	ldr	r5, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008020:	5c41      	ldrb	r1, [r0, r1]
          hjpeg->JpegInCount++;
 8008022:	f105 0501 	add.w	r5, r5, #1
 8008026:	6225      	str	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8008028:	d010      	beq.n	800804c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800802a:	6a25      	ldr	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800802c:	2a03      	cmp	r2, #3
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800802e:	5d45      	ldrb	r5, [r0, r5]
 8008030:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
          hjpeg->JpegInCount++;
 8008034:	6a25      	ldr	r5, [r4, #32]
 8008036:	f105 0501 	add.w	r5, r5, #1
 800803a:	6225      	str	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800803c:	d106      	bne.n	800804c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800803e:	6a22      	ldr	r2, [r4, #32]
 8008040:	5c80      	ldrb	r0, [r0, r2]
          hjpeg->JpegInCount++;
 8008042:	6a22      	ldr	r2, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008044:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
          hjpeg->JpegInCount++;
 8008048:	3201      	adds	r2, #1
 800804a:	6222      	str	r2, [r4, #32]
        hjpeg->Instance->DIR = dataword;
 800804c:	6419      	str	r1, [r3, #64]	@ 0x40
 800804e:	e5f5      	b.n	8007c3c <JPEG_Process+0x28>
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 8008050:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008052:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8008054:	3204      	adds	r2, #4
 8008056:	4295      	cmp	r5, r2
 8008058:	f0c0 80cd 	bcc.w	80081f6 <JPEG_Process+0x5e2>
      dataword = hjpeg->Instance->DOR;
 800805c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800805e:	69e1      	ldr	r1, [r4, #28]
 8008060:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008062:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008064:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008066:	69e2      	ldr	r2, [r4, #28]
 8008068:	440a      	add	r2, r1
 800806a:	0a19      	lsrs	r1, r3, #8
 800806c:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800806e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008070:	69e2      	ldr	r2, [r4, #28]
 8008072:	440a      	add	r2, r1
 8008074:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008076:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008078:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800807a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800807c:	69e2      	ldr	r2, [r4, #28]
 800807e:	440a      	add	r2, r1
 8008080:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008082:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8008084:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      hjpeg->JpegOutCount += 4UL;
 8008086:	3304      	adds	r3, #4
 8008088:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800808a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800808c:	429a      	cmp	r2, r3
 800808e:	f47f aeea 	bne.w	8007e66 <JPEG_Process+0x252>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008092:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008094:	4620      	mov	r0, r4
 8008096:	69e1      	ldr	r1, [r4, #28]
 8008098:	f7f9 fa2c 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800809c:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 800809e:	6266      	str	r6, [r4, #36]	@ 0x24
 80080a0:	e5d8      	b.n	8007c54 <JPEG_Process+0x40>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 80080a2:	f7f9 fa37 	bl	8001514 <HAL_JPEG_DecodeCpltCallback>
 80080a6:	e619      	b.n	8007cdc <JPEG_Process+0xc8>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80080a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080aa:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80080ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80080b0:	e5f9      	b.n	8007ca6 <JPEG_Process+0x92>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80080b2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80080b4:	4620      	mov	r0, r4
 80080b6:	69e1      	ldr	r1, [r4, #28]
 80080b8:	f7f9 fa1c 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 80080bc:	2300      	movs	r3, #0
 80080be:	6263      	str	r3, [r4, #36]	@ 0x24
 80080c0:	e5f9      	b.n	8007cb6 <JPEG_Process+0xa2>
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 80080c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080c4:	f002 020c 	and.w	r2, r2, #12
 80080c8:	2a0c      	cmp	r2, #12
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80080ca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 80080cc:	f000 811e 	beq.w	800830c <JPEG_Process+0x6f8>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 80080d0:	f002 020c 	and.w	r2, r2, #12
 80080d4:	2a08      	cmp	r2, #8
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80080d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 80080d8:	f47f adb0 	bne.w	8007c3c <JPEG_Process+0x28>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 80080dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80080e0:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_JPEG_DISABLE_IT(hjpeg, mask);
 80080e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080e4:	f022 0206 	bic.w	r2, r2, #6
 80080e8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 80080ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080ec:	e5a6      	b.n	8007c3c <JPEG_Process+0x28>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 80080ee:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80080f0:	4296      	cmp	r6, r2
 80080f2:	f67f adaf 	bls.w	8007c54 <JPEG_Process+0x40>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 80080f6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80080f8:	1a30      	subs	r0, r6, r0
    for (index = 0; index < nb_words; index++)
 80080fa:	0880      	lsrs	r0, r0, #2
 80080fc:	d020      	beq.n	8008140 <JPEG_Process+0x52c>
 80080fe:	4629      	mov	r1, r5
 8008100:	e000      	b.n	8008104 <JPEG_Process+0x4f0>
      dataword = hjpeg->Instance->DOR;
 8008102:	6823      	ldr	r3, [r4, #0]
 8008104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    for (index = 0; index < nb_words; index++)
 8008106:	3101      	adds	r1, #1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008108:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800810a:	69e6      	ldr	r6, [r4, #28]
    for (index = 0; index < nb_words; index++)
 800810c:	4288      	cmp	r0, r1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800810e:	54b3      	strb	r3, [r6, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008110:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8008112:	69e2      	ldr	r2, [r4, #28]
 8008114:	4432      	add	r2, r6
 8008116:	ea4f 2613 	mov.w	r6, r3, lsr #8
 800811a:	7056      	strb	r6, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800811c:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800811e:	69e2      	ldr	r2, [r4, #28]
 8008120:	4432      	add	r2, r6
 8008122:	ea4f 4613 	mov.w	r6, r3, lsr #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008126:	ea4f 6313 	mov.w	r3, r3, lsr #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800812a:	7096      	strb	r6, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800812c:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800812e:	69e2      	ldr	r2, [r4, #28]
 8008130:	4432      	add	r2, r6
 8008132:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8008134:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008136:	f103 0304 	add.w	r3, r3, #4
 800813a:	6263      	str	r3, [r4, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 800813c:	d1e1      	bne.n	8008102 <JPEG_Process+0x4ee>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800813e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008140:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008142:	69e1      	ldr	r1, [r4, #28]
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8008144:	429e      	cmp	r6, r3
 8008146:	f000 8161 	beq.w	800840c <JPEG_Process+0x7f8>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 800814a:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800814e:	6823      	ldr	r3, [r4, #0]
      for (index = 0; index < nb_bytes; index++)
 8008150:	ebb6 0008 	subs.w	r0, r6, r8
      dataword = hjpeg->Instance->DOR;
 8008154:	6c5f      	ldr	r7, [r3, #68]	@ 0x44
      for (index = 0; index < nb_bytes; index++)
 8008156:	d00e      	beq.n	8008176 <JPEG_Process+0x562>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008158:	f005 0303 	and.w	r3, r5, #3
 800815c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 800815e:	3501      	adds	r5, #1
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008160:	00db      	lsls	r3, r3, #3
      for (index = 0; index < nb_bytes; index++)
 8008162:	42a8      	cmp	r0, r5
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008164:	fa27 f303 	lsr.w	r3, r7, r3
 8008168:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 800816a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800816c:	69e1      	ldr	r1, [r4, #28]
 800816e:	f103 0301 	add.w	r3, r3, #1
 8008172:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8008174:	d1f0      	bne.n	8008158 <JPEG_Process+0x544>
      nb_bytes = 4UL - nb_bytes;
 8008176:	f108 0804 	add.w	r8, r8, #4
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800817a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800817c:	4620      	mov	r0, r4
      nb_bytes = 4UL - nb_bytes;
 800817e:	eba8 0606 	sub.w	r6, r8, r6
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008182:	f7f9 f9b7 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8008186:	2200      	movs	r2, #0
      for (index = nb_bytes; index < 4UL; index++)
 8008188:	2e03      	cmp	r6, #3
      hjpeg->JpegOutCount = 0;
 800818a:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 800818c:	f63f ae6b 	bhi.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8008190:	ea4f 02c6 	mov.w	r2, r6, lsl #3
 8008194:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8008196:	69e0      	ldr	r0, [r4, #28]
 8008198:	fa27 f502 	lsr.w	r5, r7, r2
 800819c:	5445      	strb	r5, [r0, r1]
        hjpeg->JpegOutCount++;
 800819e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80081a0:	f101 0101 	add.w	r1, r1, #1
 80081a4:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80081a6:	f43f ae5e 	beq.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80081aa:	f102 0108 	add.w	r1, r2, #8
 80081ae:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80081b0:	69e5      	ldr	r5, [r4, #28]
      for (index = nb_bytes; index < 4UL; index++)
 80081b2:	2e02      	cmp	r6, #2
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80081b4:	fa27 f101 	lsr.w	r1, r7, r1
 80081b8:	5429      	strb	r1, [r5, r0]
        hjpeg->JpegOutCount++;
 80081ba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80081bc:	f101 0101 	add.w	r1, r1, #1
 80081c0:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80081c2:	f43f ae50 	beq.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80081c6:	3210      	adds	r2, #16
 80081c8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80081ca:	69e0      	ldr	r0, [r4, #28]
 80081cc:	fa27 f202 	lsr.w	r2, r7, r2
 80081d0:	5442      	strb	r2, [r0, r1]
        hjpeg->JpegOutCount++;
 80081d2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80081d4:	3201      	adds	r2, #1
 80081d6:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80081d8:	2e00      	cmp	r6, #0
 80081da:	f47f ae44 	bne.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80081de:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081e0:	0e3f      	lsrs	r7, r7, #24
 80081e2:	69e2      	ldr	r2, [r4, #28]
 80081e4:	54d7      	strb	r7, [r2, r3]
        hjpeg->JpegOutCount++;
 80081e6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081e8:	3301      	adds	r3, #1
 80081ea:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80081ec:	e63b      	b.n	8007e66 <JPEG_Process+0x252>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 80081ee:	428a      	cmp	r2, r1
 80081f0:	d07c      	beq.n	80082ec <JPEG_Process+0x6d8>
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 80081f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081f4:	e522      	b.n	8007c3c <JPEG_Process+0x28>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 80081f6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80081f8:	4295      	cmp	r5, r2
 80081fa:	f67f ad2b 	bls.w	8007c54 <JPEG_Process+0x40>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 80081fe:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008200:	1a28      	subs	r0, r5, r0
    for (index = 0; index < nb_words; index++)
 8008202:	0880      	lsrs	r0, r0, #2
 8008204:	d020      	beq.n	8008248 <JPEG_Process+0x634>
 8008206:	4631      	mov	r1, r6
 8008208:	e000      	b.n	800820c <JPEG_Process+0x5f8>
      dataword = hjpeg->Instance->DOR;
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    for (index = 0; index < nb_words; index++)
 800820e:	3101      	adds	r1, #1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008210:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008212:	69e5      	ldr	r5, [r4, #28]
    for (index = 0; index < nb_words; index++)
 8008214:	4288      	cmp	r0, r1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8008216:	54ab      	strb	r3, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8008218:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800821a:	69e2      	ldr	r2, [r4, #28]
 800821c:	442a      	add	r2, r5
 800821e:	ea4f 2513 	mov.w	r5, r3, lsr #8
 8008222:	7055      	strb	r5, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008224:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008226:	69e2      	ldr	r2, [r4, #28]
 8008228:	442a      	add	r2, r5
 800822a:	ea4f 4513 	mov.w	r5, r3, lsr #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800822e:	ea4f 6313 	mov.w	r3, r3, lsr #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8008232:	7095      	strb	r5, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8008234:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008236:	69e2      	ldr	r2, [r4, #28]
 8008238:	442a      	add	r2, r5
 800823a:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 800823c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800823e:	f103 0304 	add.w	r3, r3, #4
 8008242:	6263      	str	r3, [r4, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 8008244:	d1e1      	bne.n	800820a <JPEG_Process+0x5f6>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8008246:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8008248:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800824a:	69e1      	ldr	r1, [r4, #28]
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800824c:	429d      	cmp	r5, r3
 800824e:	f000 80dd 	beq.w	800840c <JPEG_Process+0x7f8>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 8008252:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8008256:	6823      	ldr	r3, [r4, #0]
      for (index = 0; index < nb_bytes; index++)
 8008258:	ebb5 0008 	subs.w	r0, r5, r8
      dataword = hjpeg->Instance->DOR;
 800825c:	6c5f      	ldr	r7, [r3, #68]	@ 0x44
      for (index = 0; index < nb_bytes; index++)
 800825e:	d00e      	beq.n	800827e <JPEG_Process+0x66a>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008260:	f006 0303 	and.w	r3, r6, #3
 8008264:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8008266:	3601      	adds	r6, #1
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8008268:	00db      	lsls	r3, r3, #3
      for (index = 0; index < nb_bytes; index++)
 800826a:	42b0      	cmp	r0, r6
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 800826c:	fa27 f303 	lsr.w	r3, r7, r3
 8008270:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 8008272:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008274:	69e1      	ldr	r1, [r4, #28]
 8008276:	f103 0301 	add.w	r3, r3, #1
 800827a:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 800827c:	d1f0      	bne.n	8008260 <JPEG_Process+0x64c>
      nb_bytes = 4UL - nb_bytes;
 800827e:	f108 0804 	add.w	r8, r8, #4
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008282:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008284:	4620      	mov	r0, r4
 8008286:	f7f9 f935 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
      nb_bytes = 4UL - nb_bytes;
 800828a:	eba8 0305 	sub.w	r3, r8, r5
      hjpeg->JpegOutCount = 0;
 800828e:	2200      	movs	r2, #0
      for (index = nb_bytes; index < 4UL; index++)
 8008290:	2b03      	cmp	r3, #3
      hjpeg->JpegOutCount = 0;
 8008292:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8008294:	f63f ade7 	bhi.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8008298:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 800829c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800829e:	69e0      	ldr	r0, [r4, #28]
 80082a0:	fa27 f502 	lsr.w	r5, r7, r2
 80082a4:	5445      	strb	r5, [r0, r1]
        hjpeg->JpegOutCount++;
 80082a6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80082a8:	f101 0101 	add.w	r1, r1, #1
 80082ac:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80082ae:	f43f adda 	beq.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80082b2:	f102 0108 	add.w	r1, r2, #8
 80082b6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80082b8:	69e5      	ldr	r5, [r4, #28]
      for (index = nb_bytes; index < 4UL; index++)
 80082ba:	2b02      	cmp	r3, #2
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80082bc:	fa27 f101 	lsr.w	r1, r7, r1
 80082c0:	5429      	strb	r1, [r5, r0]
        hjpeg->JpegOutCount++;
 80082c2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80082c4:	f101 0101 	add.w	r1, r1, #1
 80082c8:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80082ca:	f43f adcc 	beq.w	8007e66 <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 80082ce:	3210      	adds	r2, #16
 80082d0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80082d2:	69e0      	ldr	r0, [r4, #28]
 80082d4:	fa27 f202 	lsr.w	r2, r7, r2
 80082d8:	5442      	strb	r2, [r0, r1]
        hjpeg->JpegOutCount++;
 80082da:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80082dc:	3201      	adds	r2, #1
 80082de:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f43f af7c 	beq.w	80081de <JPEG_Process+0x5ca>
 80082e6:	e5be      	b.n	8007e66 <JPEG_Process+0x252>
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 80082e8:	1a52      	subs	r2, r2, r1
 80082ea:	e68b      	b.n	8008004 <JPEG_Process+0x3f0>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 80082ec:	6a21      	ldr	r1, [r4, #32]
 80082ee:	4620      	mov	r0, r4
 80082f0:	f7f9 f8dc 	bl	80014ac <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 80082f4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80082f6:	2a04      	cmp	r2, #4
 80082f8:	d902      	bls.n	8008300 <JPEG_Process+0x6ec>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 80082fa:	f022 0203 	bic.w	r2, r2, #3
 80082fe:	62a2      	str	r2, [r4, #40]	@ 0x28
    hjpeg->JpegInCount = 0;
 8008300:	2100      	movs	r1, #0
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008302:	6823      	ldr	r3, [r4, #0]
    hjpeg->JpegInCount = 0;
 8008304:	6221      	str	r1, [r4, #32]
    nb_bytes = hjpeg->InDataLength;
 8008306:	e5ba      	b.n	8007e7e <JPEG_Process+0x26a>
        input_count = hjpeg->JpegInCount;
 8008308:	6a22      	ldr	r2, [r4, #32]
 800830a:	e653      	b.n	8007fb4 <JPEG_Process+0x3a0>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 800830c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008310:	6562      	str	r2, [r4, #84]	@ 0x54
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8008312:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008314:	e492      	b.n	8007c3c <JPEG_Process+0x28>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008316:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008318:	4620      	mov	r0, r4
 800831a:	69e1      	ldr	r1, [r4, #28]
 800831c:	f7f9 f8ea 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008320:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8008322:	6265      	str	r5, [r4, #36]	@ 0x24
 8008324:	e496      	b.n	8007c54 <JPEG_Process+0x40>
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008326:	69a2      	ldr	r2, [r4, #24]
        input_count = hjpeg->JpegInCount;
 8008328:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800832a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800832c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800832e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008330:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008332:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008334:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008336:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800833a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800833c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008340:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008342:	6a21      	ldr	r1, [r4, #32]
 8008344:	3104      	adds	r1, #4
 8008346:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008348:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800834a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800834c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800834e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008350:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008352:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008354:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008356:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800835a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800835c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008360:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008362:	6a21      	ldr	r1, [r4, #32]
 8008364:	3104      	adds	r1, #4
 8008366:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008368:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800836a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800836c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800836e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008370:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008372:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008374:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008376:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800837a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800837c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008380:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008382:	6a21      	ldr	r1, [r4, #32]
 8008384:	3104      	adds	r1, #4
 8008386:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008388:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800838a:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800838c:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800838e:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008390:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8008392:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8008394:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8008396:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 800839a:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800839c:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80083a0:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80083a2:	6a21      	ldr	r1, [r4, #32]
 80083a4:	3104      	adds	r1, #4
 80083a6:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 80083a8:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083aa:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80083ac:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083ae:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083b0:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083b2:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80083b4:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083b6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 80083ba:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083bc:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80083c0:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80083c2:	6a21      	ldr	r1, [r4, #32]
 80083c4:	3104      	adds	r1, #4
 80083c6:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 80083c8:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083ca:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80083cc:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083ce:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083d0:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083d2:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80083d4:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083d6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 80083da:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083dc:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80083e0:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 80083e2:	6a21      	ldr	r1, [r4, #32]
 80083e4:	3104      	adds	r1, #4
 80083e6:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 80083e8:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083ea:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80083ec:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083ee:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083f0:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083f2:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80083f4:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80083f6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 80083fa:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80083fc:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8008400:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8008402:	6a21      	ldr	r1, [r4, #32]
 8008404:	3104      	adds	r1, #4
 8008406:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8008408:	6a20      	ldr	r0, [r4, #32]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800840a:	e5d3      	b.n	8007fb4 <JPEG_Process+0x3a0>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800840c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800840e:	4620      	mov	r0, r4
 8008410:	f7f9 f870 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8008414:	2200      	movs	r2, #0
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8008416:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8008418:	6262      	str	r2, [r4, #36]	@ 0x24
 800841a:	e41b      	b.n	8007c54 <JPEG_Process+0x40>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800841c:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800841e:	2a01      	cmp	r2, #1
          hjpeg->JpegInCount++;
 8008420:	6a20      	ldr	r0, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008422:	69a5      	ldr	r5, [r4, #24]
          hjpeg->JpegInCount++;
 8008424:	f100 0001 	add.w	r0, r0, #1
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008428:	5c69      	ldrb	r1, [r5, r1]
          hjpeg->JpegInCount++;
 800842a:	6220      	str	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 800842c:	f43f ae0e 	beq.w	800804c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008430:	6a20      	ldr	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8008432:	2a03      	cmp	r2, #3
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008434:	5c28      	ldrb	r0, [r5, r0]
 8008436:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
          hjpeg->JpegInCount++;
 800843a:	6a20      	ldr	r0, [r4, #32]
 800843c:	f100 0001 	add.w	r0, r0, #1
 8008440:	6220      	str	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8008442:	f47f ae03 	bne.w	800804c <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8008446:	6a22      	ldr	r2, [r4, #32]
 8008448:	5ca8      	ldrb	r0, [r5, r2]
          hjpeg->JpegInCount++;
 800844a:	6a22      	ldr	r2, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800844c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
          hjpeg->JpegInCount++;
 8008450:	3201      	adds	r2, #1
 8008452:	6222      	str	r2, [r4, #32]
        hjpeg->Instance->DIR = dataword;
 8008454:	e5fa      	b.n	800804c <JPEG_Process+0x438>
 8008456:	bf00      	nop

08008458 <HAL_JPEG_IRQHandler>:
{
 8008458:	b538      	push	{r3, r4, r5, lr}
  switch (hjpeg->State)
 800845a:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 800845e:	3b03      	subs	r3, #3
 8008460:	2b01      	cmp	r3, #1
 8008462:	d900      	bls.n	8008466 <HAL_JPEG_IRQHandler+0xe>
}
 8008464:	bd38      	pop	{r3, r4, r5, pc}
      if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8008466:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8008468:	4604      	mov	r4, r0
 800846a:	f003 030c 	and.w	r3, r3, #12
 800846e:	2b08      	cmp	r3, #8
 8008470:	d050      	beq.n	8008514 <HAL_JPEG_IRQHandler+0xbc>
      else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8008472:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8008474:	f003 030c 	and.w	r3, r3, #12
 8008478:	2b0c      	cmp	r3, #12
 800847a:	d1f3      	bne.n	8008464 <HAL_JPEG_IRQHandler+0xc>
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800847c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800847e:	6803      	ldr	r3, [r0, #0]
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8008480:	f002 0203 	and.w	r2, r2, #3
 8008484:	2a02      	cmp	r2, #2
 8008486:	d049      	beq.n	800851c <HAL_JPEG_IRQHandler+0xc4>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) != 0UL)
 8008488:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800848a:	0692      	lsls	r2, r2, #26
 800848c:	d5ea      	bpl.n	8008464 <HAL_JPEG_IRQHandler+0xc>
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 800848e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 8008490:	6b20      	ldr	r0, [r4, #48]	@ 0x30
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 8008492:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008496:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	f022 0201 	bic.w	r2, r2, #1
 800849e:	601a      	str	r2, [r3, #0]
    __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80084a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084a2:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80084a6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 80084a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084aa:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80084ae:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 80084b0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	d054      	beq.n	8008562 <HAL_JPEG_IRQHandler+0x10a>
    if (hjpeg->hdmaout->State == HAL_MDMA_STATE_BUSY)
 80084b8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80084ba:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80084be:	2b02      	cmp	r3, #2
 80084c0:	d043      	beq.n	800854a <HAL_JPEG_IRQHandler+0xf2>
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80084c2:	6803      	ldr	r3, [r0, #0]
 80084c4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80084c6:	695b      	ldr	r3, [r3, #20]
 80084c8:	f3c3 0310 	ubfx	r3, r3, #0, #17
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	6263      	str	r3, [r4, #36]	@ 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 80084d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d048      	beq.n	8008568 <HAL_JPEG_IRQHandler+0x110>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 80084d6:	6822      	ldr	r2, [r4, #0]
 80084d8:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 80084da:	f015 0510 	ands.w	r5, r5, #16
 80084de:	d138      	bne.n	8008552 <HAL_JPEG_IRQHandler+0xfa>
    if (hjpeg->JpegOutCount > 0UL)
 80084e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d14b      	bne.n	800857e <HAL_JPEG_IRQHandler+0x126>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80084e6:	6813      	ldr	r3, [r2, #0]
    __HAL_UNLOCK(hjpeg);
 80084e8:	2000      	movs	r0, #0
    hjpeg->State = HAL_JPEG_STATE_READY;
 80084ea:	2101      	movs	r1, #1
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80084ec:	f023 0301 	bic.w	r3, r3, #1
 80084f0:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 80084f2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 80084f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80084f6:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 80084fa:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 80084fe:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8008502:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8008504:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8008506:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8008508:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800850c:	d034      	beq.n	8008578 <HAL_JPEG_IRQHandler+0x120>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800850e:	f7ff fa31 	bl	8007974 <HAL_JPEG_EncodeCpltCallback>
}
 8008512:	bd38      	pop	{r3, r4, r5, pc}
 8008514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        (void) JPEG_Process(hjpeg);
 8008518:	f7ff bb7c 	b.w	8007c14 <JPEG_Process>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800851c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800851e:	0651      	lsls	r1, r2, #25
 8008520:	d5b2      	bpl.n	8008488 <HAL_JPEG_IRQHandler+0x30>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8008522:	1d05      	adds	r5, r0, #4
  if ((hjpeg == NULL) || (pInfo == NULL))
 8008524:	4629      	mov	r1, r5
 8008526:	f7fe ffd7 	bl	80074d8 <HAL_JPEG_GetInfo.part.0>
      hjpeg->Conf.ImageQuality = 0;
 800852a:	2300      	movs	r3, #0
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800852c:	4629      	mov	r1, r5
 800852e:	4620      	mov	r0, r4
      hjpeg->Conf.ImageQuality = 0;
 8008530:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8008532:	f7f8 ffb9 	bl	80014a8 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800853a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800853e:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8008540:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008542:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008546:	639a      	str	r2, [r3, #56]	@ 0x38
 8008548:	e79e      	b.n	8008488 <HAL_JPEG_IRQHandler+0x30>
}
 800854a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmaout);
 800854e:	f000 b92f 	b.w	80087b0 <HAL_MDMA_Abort_IT>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8008552:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008554:	049b      	lsls	r3, r3, #18
 8008556:	d485      	bmi.n	8008464 <HAL_JPEG_IRQHandler+0xc>
    JPEG_DMA_PollResidualData(hjpeg);
 8008558:	4620      	mov	r0, r4
}
 800855a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    JPEG_DMA_PollResidualData(hjpeg);
 800855e:	f7ff ba75 	b.w	8007a4c <JPEG_DMA_PollResidualData>
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmain);
 8008562:	f000 f925 	bl	80087b0 <HAL_MDMA_Abort_IT>
 8008566:	e7a7      	b.n	80084b8 <HAL_JPEG_IRQHandler+0x60>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8008568:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800856a:	4620      	mov	r0, r4
 800856c:	69e1      	ldr	r1, [r4, #28]
 800856e:	f7f8 ffc1 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 8008572:	2300      	movs	r3, #0
 8008574:	6263      	str	r3, [r4, #36]	@ 0x24
 8008576:	e7ae      	b.n	80084d6 <HAL_JPEG_IRQHandler+0x7e>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8008578:	f7f8 ffcc 	bl	8001514 <HAL_JPEG_DecodeCpltCallback>
}
 800857c:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800857e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008580:	4620      	mov	r0, r4
 8008582:	69e1      	ldr	r1, [r4, #28]
 8008584:	f7f8 ffb6 	bl	80014f4 <HAL_JPEG_DataReadyCallback>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8008588:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount = 0;
 800858a:	6265      	str	r5, [r4, #36]	@ 0x24
 800858c:	e7ab      	b.n	80084e6 <HAL_JPEG_IRQHandler+0x8e>
 800858e:	bf00      	nop

08008590 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8008590:	b538      	push	{r3, r4, r5, lr}
 8008592:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008594:	f7fa fe18 	bl	80031c8 <HAL_GetTick>

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8008598:	2c00      	cmp	r4, #0
 800859a:	d058      	beq.n	800864e <HAL_MDMA_Init+0xbe>

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 800859c:	6823      	ldr	r3, [r4, #0]
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800859e:	2202      	movs	r2, #2
  __HAL_UNLOCK(hmdma);
 80085a0:	2100      	movs	r1, #0
 80085a2:	4605      	mov	r5, r0
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80085a4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(hmdma);
 80085a8:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
  __HAL_MDMA_DISABLE(hmdma);
 80085ac:	68da      	ldr	r2, [r3, #12]
 80085ae:	f022 0201 	bic.w	r2, r2, #1
 80085b2:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80085b4:	e005      	b.n	80085c2 <HAL_MDMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80085b6:	f7fa fe07 	bl	80031c8 <HAL_GetTick>
 80085ba:	1b43      	subs	r3, r0, r5
 80085bc:	2b05      	cmp	r3, #5
 80085be:	d841      	bhi.n	8008644 <HAL_MDMA_Init+0xb4>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	68da      	ldr	r2, [r3, #12]
 80085c4:	07d2      	lsls	r2, r2, #31
 80085c6:	d4f6      	bmi.n	80085b6 <HAL_MDMA_Init+0x26>
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80085c8:	e9d4 2505 	ldrd	r2, r5, [r4, #20]
 80085cc:	69e0      	ldr	r0, [r4, #28]
 80085ce:	432a      	orrs	r2, r5
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 80085d0:	68e1      	ldr	r1, [r4, #12]
 80085d2:	6925      	ldr	r5, [r4, #16]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80085d4:	4302      	orrs	r2, r0
 80085d6:	6a20      	ldr	r0, [r4, #32]
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 80085d8:	4329      	orrs	r1, r5
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80085da:	4302      	orrs	r2, r0
 80085dc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80085de:	4302      	orrs	r2, r0
 80085e0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80085e2:	4302      	orrs	r2, r0
 80085e4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80085e6:	4302      	orrs	r2, r0
 80085e8:	68a0      	ldr	r0, [r4, #8]
 80085ea:	4302      	orrs	r2, r0
 80085ec:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80085ee:	3801      	subs	r0, #1
 80085f0:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80085f4:	6860      	ldr	r0, [r4, #4]
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 80085f6:	60d9      	str	r1, [r3, #12]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80085f8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80085fc:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80085fe:	d103      	bne.n	8008608 <HAL_MDMA_Init+0x78>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8008600:	691a      	ldr	r2, [r3, #16]
 8008602:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8008606:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8008608:	2100      	movs	r1, #0

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800860a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800860c:	428a      	cmp	r2, r1
  hmdma->Instance->CBNDTR = 0;
 800860e:	6159      	str	r1, [r3, #20]
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8008610:	db1f      	blt.n	8008652 <HAL_MDMA_Init+0xc2>
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8008612:	b292      	uxth	r2, r2
 8008614:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8008616:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008618:	2a00      	cmp	r2, #0
 800861a:	db24      	blt.n	8008666 <HAL_MDMA_Init+0xd6>
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800861c:	6a19      	ldr	r1, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800861e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008622:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8008626:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8008628:	d029      	beq.n	800867e <HAL_MDMA_Init+0xee>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800862a:	b2c0      	uxtb	r0, r0
 800862c:	6298      	str	r0, [r3, #40]	@ 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800862e:	2200      	movs	r2, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 8008630:	2101      	movs	r1, #1
  hmdma->Instance->CLAR =  0;
 8008632:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_OK;
 8008634:	4610      	mov	r0, r2
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8008636:	66a2      	str	r2, [r4, #104]	@ 0x68
  hmdma->LinkedListNodeCounter  = 0;
 8008638:	6662      	str	r2, [r4, #100]	@ 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 800863a:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  hmdma->FirstLinkedListNodeAddress  = 0;
 800863e:	e9c4 2217 	strd	r2, r2, [r4, #92]	@ 0x5c
}
 8008642:	bd38      	pop	{r3, r4, r5, pc}
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8008644:	2240      	movs	r2, #64	@ 0x40
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8008646:	2303      	movs	r3, #3
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8008648:	66a2      	str	r2, [r4, #104]	@ 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800864a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    return HAL_ERROR;
 800864e:	2001      	movs	r0, #1
}
 8008650:	bd38      	pop	{r3, r4, r5, pc}
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8008652:	6959      	ldr	r1, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8008654:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8008656:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800865a:	b292      	uxth	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800865c:	6159      	str	r1, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800865e:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8008660:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008662:	2a00      	cmp	r2, #0
 8008664:	dada      	bge.n	800861c <HAL_MDMA_Init+0x8c>
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8008666:	6959      	ldr	r1, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8008668:	4252      	negs	r2, r2
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800866a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800866e:	f441 2100 	orr.w	r1, r1, #524288	@ 0x80000
 8008672:	6159      	str	r1, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8008674:	6a19      	ldr	r1, [r3, #32]
 8008676:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800867a:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800867c:	d1d5      	bne.n	800862a <HAL_MDMA_Init+0x9a>
    hmdma->Instance->CTBR = 0;
 800867e:	2200      	movs	r2, #0
 8008680:	629a      	str	r2, [r3, #40]	@ 0x28
 8008682:	e7d4      	b.n	800862e <HAL_MDMA_Init+0x9e>

08008684 <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 8008684:	b1f8      	cbz	r0, 80086c6 <HAL_MDMA_DeInit+0x42>
  __HAL_MDMA_DISABLE(hmdma);
 8008686:	6802      	ldr	r2, [r0, #0]
 8008688:	4601      	mov	r1, r0
  hmdma->Instance->CCR  = 0;
 800868a:	2300      	movs	r3, #0
  __HAL_MDMA_DISABLE(hmdma);
 800868c:	68d0      	ldr	r0, [r2, #12]
{
 800868e:	b410      	push	{r4}
  __HAL_MDMA_DISABLE(hmdma);
 8008690:	f020 0001 	bic.w	r0, r0, #1
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8008694:	241f      	movs	r4, #31
  __HAL_MDMA_DISABLE(hmdma);
 8008696:	60d0      	str	r0, [r2, #12]
  return HAL_OK;
 8008698:	4618      	mov	r0, r3
  hmdma->Instance->CCR  = 0;
 800869a:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 800869c:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 800869e:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 80086a0:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 80086a2:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 80086a4:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 80086a6:	6253      	str	r3, [r2, #36]	@ 0x24
  hmdma->Instance->CTBR = 0;
 80086a8:	6293      	str	r3, [r2, #40]	@ 0x28
  hmdma->Instance->CMAR = 0;
 80086aa:	6313      	str	r3, [r2, #48]	@ 0x30
  hmdma->Instance->CMDR = 0;
 80086ac:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 80086ae:	6054      	str	r4, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80086b0:	668b      	str	r3, [r1, #104]	@ 0x68
  __HAL_UNLOCK(hmdma);
 80086b2:	f881 303c 	strb.w	r3, [r1, #60]	@ 0x3c
  hmdma->State = HAL_MDMA_STATE_RESET;
 80086b6:	f881 303d 	strb.w	r3, [r1, #61]	@ 0x3d
}
 80086ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  hmdma->LinkedListNodeCounter  = 0;
 80086be:	664b      	str	r3, [r1, #100]	@ 0x64
  hmdma->FirstLinkedListNodeAddress  = 0;
 80086c0:	e9c1 3317 	strd	r3, r3, [r1, #92]	@ 0x5c
}
 80086c4:	4770      	bx	lr
    return HAL_ERROR;
 80086c6:	2001      	movs	r0, #1
}
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop

080086cc <HAL_MDMA_Start_IT>:
  if(hmdma == NULL)
 80086cc:	2800      	cmp	r0, #0
 80086ce:	d06b      	beq.n	80087a8 <HAL_MDMA_Start_IT+0xdc>
{
 80086d0:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hmdma);
 80086d2:	f890 403c 	ldrb.w	r4, [r0, #60]	@ 0x3c
 80086d6:	2c01      	cmp	r4, #1
 80086d8:	d009      	beq.n	80086ee <HAL_MDMA_Start_IT+0x22>
 80086da:	2401      	movs	r4, #1
 80086dc:	f880 403c 	strb.w	r4, [r0, #60]	@ 0x3c
  if(HAL_MDMA_STATE_READY == hmdma->State)
 80086e0:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 80086e4:	2c01      	cmp	r4, #1
 80086e6:	d005      	beq.n	80086f4 <HAL_MDMA_Start_IT+0x28>
    __HAL_UNLOCK(hmdma);
 80086e8:	2300      	movs	r3, #0
 80086ea:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  __HAL_LOCK(hmdma);
 80086ee:	2002      	movs	r0, #2
}
 80086f0:	bc70      	pop	{r4, r5, r6}
 80086f2:	4770      	bx	lr
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80086f4:	2402      	movs	r4, #2
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 80086f6:	9e03      	ldr	r6, [sp, #12]
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 80086f8:	4d2c      	ldr	r5, [pc, #176]	@ (80087ac <HAL_MDMA_Start_IT+0xe0>)
 80086fa:	f3c3 0310 	ubfx	r3, r3, #0, #17
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80086fe:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8008702:	2400      	movs	r4, #0
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8008704:	f106 3cff 	add.w	ip, r6, #4294967295
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8008708:	f011 4f5f 	tst.w	r1, #3741319168	@ 0xdf000000
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800870c:	6684      	str	r4, [r0, #104]	@ 0x68
    __HAL_MDMA_DISABLE(hmdma);
 800870e:	6804      	ldr	r4, [r0, #0]
 8008710:	68e6      	ldr	r6, [r4, #12]
 8008712:	f026 0601 	bic.w	r6, r6, #1
 8008716:	60e6      	str	r6, [r4, #12]
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8008718:	6966      	ldr	r6, [r4, #20]
 800871a:	ea05 0506 	and.w	r5, r5, r6
 800871e:	ea45 0503 	orr.w	r5, r5, r3
 8008722:	6165      	str	r5, [r4, #20]
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8008724:	6963      	ldr	r3, [r4, #20]
 8008726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800872a:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 800872e:	6163      	str	r3, [r4, #20]
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8008730:	f04f 031f 	mov.w	r3, #31
 8008734:	6063      	str	r3, [r4, #4]
  hmdma->Instance->CDAR = DstAddress;
 8008736:	61e2      	str	r2, [r4, #28]
  hmdma->Instance->CSAR = SrcAddress;
 8008738:	61a1      	str	r1, [r4, #24]
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 800873a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800873c:	bf0c      	ite	eq
 800873e:	f443 3380 	orreq.w	r3, r3, #65536	@ 0x10000
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8008742:	f423 3380 	bicne.w	r3, r3, #65536	@ 0x10000
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8008746:	f012 4f5f 	tst.w	r2, #3741319168	@ 0xdf000000
    if(hmdma->XferBlockCpltCallback != NULL)
 800874a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 800874c:	62a3      	str	r3, [r4, #40]	@ 0x28
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 800874e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008750:	bf0c      	ite	eq
 8008752:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8008756:	f423 3300 	bicne.w	r3, r3, #131072	@ 0x20000
 800875a:	62a3      	str	r3, [r4, #40]	@ 0x28
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 800875c:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 800875e:	6263      	str	r3, [r4, #36]	@ 0x24
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8008760:	68e3      	ldr	r3, [r4, #12]
 8008762:	f043 0306 	orr.w	r3, r3, #6
 8008766:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferBlockCpltCallback != NULL)
 8008768:	b11a      	cbz	r2, 8008772 <HAL_MDMA_Start_IT+0xa6>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 800876a:	68e3      	ldr	r3, [r4, #12]
 800876c:	f043 0310 	orr.w	r3, r3, #16
 8008770:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8008772:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8008774:	b11b      	cbz	r3, 800877e <HAL_MDMA_Start_IT+0xb2>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8008776:	68e3      	ldr	r3, [r4, #12]
 8008778:	f043 0308 	orr.w	r3, r3, #8
 800877c:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferBufferCpltCallback != NULL)
 800877e:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8008780:	b11b      	cbz	r3, 800878a <HAL_MDMA_Start_IT+0xbe>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8008782:	68e3      	ldr	r3, [r4, #12]
 8008784:	f043 0320 	orr.w	r3, r3, #32
 8008788:	60e3      	str	r3, [r4, #12]
    __HAL_MDMA_ENABLE(hmdma);
 800878a:	68e3      	ldr	r3, [r4, #12]
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800878c:	6842      	ldr	r2, [r0, #4]
    __HAL_MDMA_ENABLE(hmdma);
 800878e:	f043 0301 	orr.w	r3, r3, #1
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008792:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
    __HAL_MDMA_ENABLE(hmdma);
 8008796:	60e3      	str	r3, [r4, #12]
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8008798:	d103      	bne.n	80087a2 <HAL_MDMA_Start_IT+0xd6>
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 800879a:	68e3      	ldr	r3, [r4, #12]
 800879c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087a0:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 80087a2:	2000      	movs	r0, #0
}
 80087a4:	bc70      	pop	{r4, r5, r6}
 80087a6:	4770      	bx	lr
    return HAL_ERROR;
 80087a8:	2001      	movs	r0, #1
}
 80087aa:	4770      	bx	lr
 80087ac:	fffe0000 	.word	0xfffe0000

080087b0 <HAL_MDMA_Abort_IT>:
  if(hmdma == NULL)
 80087b0:	4603      	mov	r3, r0
 80087b2:	b128      	cbz	r0, 80087c0 <HAL_MDMA_Abort_IT+0x10>
  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 80087b4:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
 80087b8:	2a02      	cmp	r2, #2
 80087ba:	d003      	beq.n	80087c4 <HAL_MDMA_Abort_IT+0x14>
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 80087bc:	2280      	movs	r2, #128	@ 0x80
 80087be:	6682      	str	r2, [r0, #104]	@ 0x68
    return HAL_ERROR;
 80087c0:	2001      	movs	r0, #1
 80087c2:	4770      	bx	lr
    __HAL_MDMA_DISABLE(hmdma);
 80087c4:	6802      	ldr	r2, [r0, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80087c6:	2104      	movs	r1, #4
  return HAL_OK;
 80087c8:	2000      	movs	r0, #0
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80087ca:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
    __HAL_MDMA_DISABLE(hmdma);
 80087ce:	68d3      	ldr	r3, [r2, #12]
 80087d0:	f023 0301 	bic.w	r3, r3, #1
 80087d4:	60d3      	str	r3, [r2, #12]
}
 80087d6:	4770      	bx	lr

080087d8 <HAL_MDMA_IRQHandler>:
{
 80087d8:	b530      	push	{r4, r5, lr}
  __IO uint32_t count = 0;
 80087da:	2300      	movs	r3, #0
{
 80087dc:	b083      	sub	sp, #12
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80087de:	f04f 45a4 	mov.w	r5, #1375731712	@ 0x52000000
{
 80087e2:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 80087e4:	9301      	str	r3, [sp, #4]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80087e6:	2101      	movs	r1, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80087e8:	4b57      	ldr	r3, [pc, #348]	@ (8008948 <HAL_MDMA_IRQHandler+0x170>)
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80087ea:	6828      	ldr	r0, [r5, #0]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80087ec:	4a57      	ldr	r2, [pc, #348]	@ (800894c <HAL_MDMA_IRQHandler+0x174>)
  uint32_t timeout = SystemCoreClock / 9600U;
 80087ee:	681d      	ldr	r5, [r3, #0]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80087f0:	6823      	ldr	r3, [r4, #0]
 80087f2:	441a      	add	r2, r3
 80087f4:	f3c2 1284 	ubfx	r2, r2, #6, #5
 80087f8:	fa01 f202 	lsl.w	r2, r1, r2
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80087fc:	4202      	tst	r2, r0
 80087fe:	f000 80a0 	beq.w	8008942 <HAL_MDMA_IRQHandler+0x16a>
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	07d1      	lsls	r1, r2, #31
 8008806:	d529      	bpl.n	800885c <HAL_MDMA_IRQHandler+0x84>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8008808:	68da      	ldr	r2, [r3, #12]
 800880a:	0792      	lsls	r2, r2, #30
 800880c:	d526      	bpl.n	800885c <HAL_MDMA_IRQHandler+0x84>
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 800880e:	68da      	ldr	r2, [r3, #12]
 8008810:	f022 0202 	bic.w	r2, r2, #2
 8008814:	60da      	str	r2, [r3, #12]
      errorFlag = hmdma->Instance->CESR;
 8008816:	689a      	ldr	r2, [r3, #8]
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8008818:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TED) == 0U)
 800881a:	0610      	lsls	r0, r2, #24
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 800881c:	bf54      	ite	pl
 800881e:	f041 0101 	orrpl.w	r1, r1, #1
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8008822:	f041 0102 	orrmi.w	r1, r1, #2
 8008826:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8008828:	0591      	lsls	r1, r2, #22
 800882a:	d503      	bpl.n	8008834 <HAL_MDMA_IRQHandler+0x5c>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 800882c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800882e:	f041 0104 	orr.w	r1, r1, #4
 8008832:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8008834:	05d0      	lsls	r0, r2, #23
 8008836:	d503      	bpl.n	8008840 <HAL_MDMA_IRQHandler+0x68>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8008838:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800883a:	f041 0108 	orr.w	r1, r1, #8
 800883e:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8008840:	0551      	lsls	r1, r2, #21
 8008842:	d503      	bpl.n	800884c <HAL_MDMA_IRQHandler+0x74>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8008844:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8008846:	f041 0110 	orr.w	r1, r1, #16
 800884a:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_BSE) != 0U)
 800884c:	0510      	lsls	r0, r2, #20
 800884e:	d503      	bpl.n	8008858 <HAL_MDMA_IRQHandler+0x80>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8008850:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8008852:	f042 0220 	orr.w	r2, r2, #32
 8008856:	66a2      	str	r2, [r4, #104]	@ 0x68
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8008858:	2201      	movs	r2, #1
 800885a:	605a      	str	r2, [r3, #4]
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	06d1      	lsls	r1, r2, #27
 8008860:	d509      	bpl.n	8008876 <HAL_MDMA_IRQHandler+0x9e>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8008862:	68da      	ldr	r2, [r3, #12]
 8008864:	0692      	lsls	r2, r2, #26
 8008866:	d506      	bpl.n	8008876 <HAL_MDMA_IRQHandler+0x9e>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8008868:	2110      	movs	r1, #16
      if(hmdma->XferBufferCpltCallback != NULL)
 800886a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 800886c:	6059      	str	r1, [r3, #4]
      if(hmdma->XferBufferCpltCallback != NULL)
 800886e:	b112      	cbz	r2, 8008876 <HAL_MDMA_IRQHandler+0x9e>
        hmdma->XferBufferCpltCallback(hmdma);
 8008870:	4620      	mov	r0, r4
 8008872:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8008874:	6823      	ldr	r3, [r4, #0]
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	0710      	lsls	r0, r2, #28
 800887a:	d509      	bpl.n	8008890 <HAL_MDMA_IRQHandler+0xb8>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 800887c:	68da      	ldr	r2, [r3, #12]
 800887e:	06d1      	lsls	r1, r2, #27
 8008880:	d506      	bpl.n	8008890 <HAL_MDMA_IRQHandler+0xb8>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8008882:	2108      	movs	r1, #8
      if(hmdma->XferBlockCpltCallback != NULL)
 8008884:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8008886:	6059      	str	r1, [r3, #4]
      if(hmdma->XferBlockCpltCallback != NULL)
 8008888:	b112      	cbz	r2, 8008890 <HAL_MDMA_IRQHandler+0xb8>
        hmdma->XferBlockCpltCallback(hmdma);
 800888a:	4620      	mov	r0, r4
 800888c:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 800888e:	6823      	ldr	r3, [r4, #0]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	0752      	lsls	r2, r2, #29
 8008894:	d509      	bpl.n	80088aa <HAL_MDMA_IRQHandler+0xd2>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8008896:	68da      	ldr	r2, [r3, #12]
 8008898:	0710      	lsls	r0, r2, #28
 800889a:	d506      	bpl.n	80088aa <HAL_MDMA_IRQHandler+0xd2>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 800889c:	2104      	movs	r1, #4
      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800889e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 80088a0:	6059      	str	r1, [r3, #4]
      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 80088a2:	b112      	cbz	r2, 80088aa <HAL_MDMA_IRQHandler+0xd2>
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 80088a4:	4620      	mov	r0, r4
 80088a6:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	0791      	lsls	r1, r2, #30
 80088ae:	d516      	bpl.n	80088de <HAL_MDMA_IRQHandler+0x106>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 80088b0:	68da      	ldr	r2, [r3, #12]
 80088b2:	0752      	lsls	r2, r2, #29
 80088b4:	d513      	bpl.n	80088de <HAL_MDMA_IRQHandler+0x106>
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 80088b6:	68da      	ldr	r2, [r3, #12]
 80088b8:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 80088bc:	60da      	str	r2, [r3, #12]
      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 80088be:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 80088c2:	2a04      	cmp	r2, #4
 80088c4:	d034      	beq.n	8008930 <HAL_MDMA_IRQHandler+0x158>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 80088c6:	2202      	movs	r2, #2
      __HAL_UNLOCK(hmdma);
 80088c8:	2100      	movs	r1, #0
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 80088ca:	605a      	str	r2, [r3, #4]
      hmdma->State = HAL_MDMA_STATE_READY;
 80088cc:	2201      	movs	r2, #1
      if(hmdma->XferCpltCallback != NULL)
 80088ce:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hmdma);
 80088d0:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
      hmdma->State = HAL_MDMA_STATE_READY;
 80088d4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      if(hmdma->XferCpltCallback != NULL)
 80088d8:	b10b      	cbz	r3, 80088de <HAL_MDMA_IRQHandler+0x106>
        hmdma->XferCpltCallback(hmdma);
 80088da:	4620      	mov	r0, r4
 80088dc:	4798      	blx	r3
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 80088de:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d02e      	beq.n	8008942 <HAL_MDMA_IRQHandler+0x16a>
    __HAL_MDMA_DISABLE(hmdma);
 80088e4:	6821      	ldr	r1, [r4, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80088e6:	2004      	movs	r0, #4
  uint32_t timeout = SystemCoreClock / 9600U;
 80088e8:	4b19      	ldr	r3, [pc, #100]	@ (8008950 <HAL_MDMA_IRQHandler+0x178>)
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80088ea:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  uint32_t timeout = SystemCoreClock / 9600U;
 80088ee:	fba3 3205 	umull	r3, r2, r3, r5
    __HAL_MDMA_DISABLE(hmdma);
 80088f2:	68cb      	ldr	r3, [r1, #12]
 80088f4:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80088f8:	0a92      	lsrs	r2, r2, #10
    __HAL_MDMA_DISABLE(hmdma);
 80088fa:	60cb      	str	r3, [r1, #12]
 80088fc:	e002      	b.n	8008904 <HAL_MDMA_IRQHandler+0x12c>
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 80088fe:	68cb      	ldr	r3, [r1, #12]
 8008900:	07d8      	lsls	r0, r3, #31
 8008902:	d504      	bpl.n	800890e <HAL_MDMA_IRQHandler+0x136>
      if (++count > timeout)
 8008904:	9b01      	ldr	r3, [sp, #4]
 8008906:	3301      	adds	r3, #1
 8008908:	4293      	cmp	r3, r2
 800890a:	9301      	str	r3, [sp, #4]
 800890c:	d9f7      	bls.n	80088fe <HAL_MDMA_IRQHandler+0x126>
    __HAL_UNLOCK(hmdma);
 800890e:	2300      	movs	r3, #0
 8008910:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8008914:	68cb      	ldr	r3, [r1, #12]
 8008916:	07db      	lsls	r3, r3, #31
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8008918:	bf4c      	ite	mi
 800891a:	2303      	movmi	r3, #3
      hmdma->State = HAL_MDMA_STATE_READY;
 800891c:	2301      	movpl	r3, #1
 800891e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hmdma->XferErrorCallback != NULL)
 8008922:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008924:	b16b      	cbz	r3, 8008942 <HAL_MDMA_IRQHandler+0x16a>
      hmdma->XferErrorCallback(hmdma);
 8008926:	4620      	mov	r0, r4
}
 8008928:	b003      	add	sp, #12
 800892a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      hmdma->XferErrorCallback(hmdma);
 800892e:	4718      	bx	r3
        __HAL_UNLOCK(hmdma);
 8008930:	2100      	movs	r1, #0
        hmdma->State = HAL_MDMA_STATE_READY;
 8008932:	2201      	movs	r2, #1
        if(hmdma->XferAbortCallback != NULL)
 8008934:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hmdma);
 8008936:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
        hmdma->State = HAL_MDMA_STATE_READY;
 800893a:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        if(hmdma->XferAbortCallback != NULL)
 800893e:	2b00      	cmp	r3, #0
 8008940:	d1f1      	bne.n	8008926 <HAL_MDMA_IRQHandler+0x14e>
}
 8008942:	b003      	add	sp, #12
 8008944:	bd30      	pop	{r4, r5, pc}
 8008946:	bf00      	nop
 8008948:	2400000c 	.word	0x2400000c
 800894c:	adffffc0 	.word	0xadffffc0
 8008950:	1b4e81b5 	.word	0x1b4e81b5

08008954 <HAL_PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8008954:	4a10      	ldr	r2, [pc, #64]	@ (8008998 <HAL_PWR_EnterSTOPMode+0x44>)
 8008956:	6813      	ldr	r3, [r2, #0]
 8008958:	f023 0301 	bic.w	r3, r3, #1
 800895c:	4303      	orrs	r3, r0
{
 800895e:	b410      	push	{r4}
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8008960:	6013      	str	r3, [r2, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8008962:	6913      	ldr	r3, [r2, #16]
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008964:	4c0d      	ldr	r4, [pc, #52]	@ (800899c <HAL_PWR_EnterSTOPMode+0x48>)
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8008966:	f023 0305 	bic.w	r3, r3, #5
 800896a:	6113      	str	r3, [r2, #16]
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800896c:	6923      	ldr	r3, [r4, #16]
 800896e:	f043 0304 	orr.w	r3, r3, #4
 8008972:	6123      	str	r3, [r4, #16]
 8008974:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008978:	f3bf 8f6f 	isb	sy
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800897c:	2901      	cmp	r1, #1
 800897e:	d008      	beq.n	8008992 <HAL_PWR_EnterSTOPMode+0x3e>
    __WFI ();
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 8008980:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008982:	4a06      	ldr	r2, [pc, #24]	@ (800899c <HAL_PWR_EnterSTOPMode+0x48>)
}
 8008984:	f85d 4b04 	ldr.w	r4, [sp], #4
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008988:	6913      	ldr	r3, [r2, #16]
 800898a:	f023 0304 	bic.w	r3, r3, #4
 800898e:	6113      	str	r3, [r2, #16]
}
 8008990:	4770      	bx	lr
    __WFI ();
 8008992:	bf30      	wfi
 8008994:	e7f5      	b.n	8008982 <HAL_PWR_EnterSTOPMode+0x2e>
 8008996:	bf00      	nop
 8008998:	58024800 	.word	0x58024800
 800899c:	e000ed00 	.word	0xe000ed00

080089a0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80089a0:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80089a2:	4c10      	ldr	r4, [pc, #64]	@ (80089e4 <HAL_PWREx_ConfigSupply+0x44>)
 80089a4:	68e3      	ldr	r3, [r4, #12]
 80089a6:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80089aa:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80089ac:	d105      	bne.n	80089ba <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80089ae:	f003 0307 	and.w	r3, r3, #7
 80089b2:	1a18      	subs	r0, r3, r0
 80089b4:	bf18      	it	ne
 80089b6:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 80089b8:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80089ba:	f023 0307 	bic.w	r3, r3, #7
 80089be:	4303      	orrs	r3, r0
 80089c0:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 80089c2:	f7fa fc01 	bl	80031c8 <HAL_GetTick>
 80089c6:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80089c8:	e005      	b.n	80089d6 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80089ca:	f7fa fbfd 	bl	80031c8 <HAL_GetTick>
 80089ce:	1b40      	subs	r0, r0, r5
 80089d0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80089d4:	d804      	bhi.n	80089e0 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80089d6:	6863      	ldr	r3, [r4, #4]
 80089d8:	049b      	lsls	r3, r3, #18
 80089da:	d5f6      	bpl.n	80089ca <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 80089dc:	2000      	movs	r0, #0
}
 80089de:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80089e0:	2001      	movs	r0, #1
}
 80089e2:	bd38      	pop	{r3, r4, r5, pc}
 80089e4:	58024800 	.word	0x58024800

080089e8 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089e8:	4b33      	ldr	r3, [pc, #204]	@ (8008ab8 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 80089ea:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089ec:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80089ee:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80089f0:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 80089f2:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80089f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80089f8:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80089fc:	d036      	beq.n	8008a6c <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80089fe:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008a02:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008a06:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a0a:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008a0e:	fb05 f202 	mul.w	r2, r5, r2
 8008a12:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008a18:	ee06 2a90 	vmov	s13, r2
 8008a1c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8008a20:	d002      	beq.n	8008a28 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 8008a22:	2902      	cmp	r1, #2
 8008a24:	d042      	beq.n	8008aac <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8008a26:	b319      	cbz	r1, 8008a70 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a28:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8008abc <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8008a2c:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8008a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a36:	ee07 3a90 	vmov	s15, r3
 8008a3a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8008a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a46:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8008a4a:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8008ab8 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8008a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a52:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008a56:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008a58:	ee07 3a10 	vmov	s14, r3
 8008a5c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008a60:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008a64:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8008a68:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8008a6c:	bc30      	pop	{r4, r5}
 8008a6e:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	0692      	lsls	r2, r2, #26
 8008a74:	d51d      	bpl.n	8008ab2 <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a76:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a78:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a7c:	4a10      	ldr	r2, [pc, #64]	@ (8008ac0 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a80:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a84:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a88:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a8a:	ee07 3a90 	vmov	s15, r3
 8008a8e:	ee06 2a10 	vmov	s12, r2
 8008a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a96:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8008a9a:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8008a9e:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8008aa2:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8008aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008aaa:	e7d0      	b.n	8008a4e <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008aac:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008ac4 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8008ab0:	e7bc      	b.n	8008a2c <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ab2:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8008ac8 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8008ab6:	e7b9      	b.n	8008a2c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8008ab8:	58024400 	.word	0x58024400
 8008abc:	4a742400 	.word	0x4a742400
 8008ac0:	03d09000 	.word	0x03d09000
 8008ac4:	4bbebc20 	.word	0x4bbebc20
 8008ac8:	4c742400 	.word	0x4c742400

08008acc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8008acc:	2800      	cmp	r0, #0
 8008ace:	f000 82dc 	beq.w	800908a <HAL_RCC_OscConfig+0x5be>
{
 8008ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ad4:	6803      	ldr	r3, [r0, #0]
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	07d9      	lsls	r1, r3, #31
 8008ada:	d53b      	bpl.n	8008b54 <HAL_RCC_OscConfig+0x88>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008adc:	499e      	ldr	r1, [pc, #632]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008ade:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008ae0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ae2:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008ae6:	2a10      	cmp	r2, #16
 8008ae8:	f000 80e4 	beq.w	8008cb4 <HAL_RCC_OscConfig+0x1e8>
 8008aec:	2a18      	cmp	r2, #24
 8008aee:	f000 80dc 	beq.w	8008caa <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008af2:	6863      	ldr	r3, [r4, #4]
 8008af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008af8:	d018      	beq.n	8008b2c <HAL_RCC_OscConfig+0x60>
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 8154 	beq.w	8008da8 <HAL_RCC_OscConfig+0x2dc>
 8008b00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b04:	f000 8270 	beq.w	8008fe8 <HAL_RCC_OscConfig+0x51c>
 8008b08:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8008b0c:	4b92      	ldr	r3, [pc, #584]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	f000 8211 	beq.w	8008f36 <HAL_RCC_OscConfig+0x46a>
 8008b14:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008b18:	601a      	str	r2, [r3, #0]
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008b20:	601a      	str	r2, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8008b28:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008b2a:	e004      	b.n	8008b36 <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008b2c:	4a8a      	ldr	r2, [pc, #552]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008b2e:	6813      	ldr	r3, [r2, #0]
 8008b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b34:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008b36:	f7fa fb47 	bl	80031c8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008b3a:	4e87      	ldr	r6, [pc, #540]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8008b3c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008b3e:	e005      	b.n	8008b4c <HAL_RCC_OscConfig+0x80>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b40:	f7fa fb42 	bl	80031c8 <HAL_GetTick>
 8008b44:	1b40      	subs	r0, r0, r5
 8008b46:	2864      	cmp	r0, #100	@ 0x64
 8008b48:	f200 812c 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008b4c:	6833      	ldr	r3, [r6, #0]
 8008b4e:	039b      	lsls	r3, r3, #14
 8008b50:	d5f6      	bpl.n	8008b40 <HAL_RCC_OscConfig+0x74>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b52:	6823      	ldr	r3, [r4, #0]
 8008b54:	079d      	lsls	r5, r3, #30
 8008b56:	d464      	bmi.n	8008c22 <HAL_RCC_OscConfig+0x156>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008b58:	06d9      	lsls	r1, r3, #27
 8008b5a:	d528      	bpl.n	8008bae <HAL_RCC_OscConfig+0xe2>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b5c:	497e      	ldr	r1, [pc, #504]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008b5e:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008b60:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b62:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008b66:	2a08      	cmp	r2, #8
 8008b68:	f000 80b4 	beq.w	8008cd4 <HAL_RCC_OscConfig+0x208>
 8008b6c:	2a18      	cmp	r2, #24
 8008b6e:	f000 80ac 	beq.w	8008cca <HAL_RCC_OscConfig+0x1fe>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008b72:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8008b74:	4d78      	ldr	r5, [pc, #480]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	f000 8152 	beq.w	8008e20 <HAL_RCC_OscConfig+0x354>
        __HAL_RCC_CSI_ENABLE();
 8008b7c:	682b      	ldr	r3, [r5, #0]
 8008b7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008b84:	f7fa fb20 	bl	80031c8 <HAL_GetTick>
 8008b88:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008b8a:	e005      	b.n	8008b98 <HAL_RCC_OscConfig+0xcc>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008b8c:	f7fa fb1c 	bl	80031c8 <HAL_GetTick>
 8008b90:	1b80      	subs	r0, r0, r6
 8008b92:	2802      	cmp	r0, #2
 8008b94:	f200 8106 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008b98:	682b      	ldr	r3, [r5, #0]
 8008b9a:	05db      	lsls	r3, r3, #23
 8008b9c:	d5f6      	bpl.n	8008b8c <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008b9e:	68eb      	ldr	r3, [r5, #12]
 8008ba0:	6a22      	ldr	r2, [r4, #32]
 8008ba2:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8008ba6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008baa:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008bac:	6823      	ldr	r3, [r4, #0]
 8008bae:	071d      	lsls	r5, r3, #28
 8008bb0:	d516      	bpl.n	8008be0 <HAL_RCC_OscConfig+0x114>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008bb2:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8008bb4:	4d68      	ldr	r5, [pc, #416]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f000 8110 	beq.w	8008ddc <HAL_RCC_OscConfig+0x310>
      __HAL_RCC_LSI_ENABLE();
 8008bbc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8008bbe:	f043 0301 	orr.w	r3, r3, #1
 8008bc2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8008bc4:	f7fa fb00 	bl	80031c8 <HAL_GetTick>
 8008bc8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008bca:	e005      	b.n	8008bd8 <HAL_RCC_OscConfig+0x10c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008bcc:	f7fa fafc 	bl	80031c8 <HAL_GetTick>
 8008bd0:	1b80      	subs	r0, r0, r6
 8008bd2:	2802      	cmp	r0, #2
 8008bd4:	f200 80e6 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008bd8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8008bda:	0798      	lsls	r0, r3, #30
 8008bdc:	d5f6      	bpl.n	8008bcc <HAL_RCC_OscConfig+0x100>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	069a      	lsls	r2, r3, #26
 8008be2:	d516      	bpl.n	8008c12 <HAL_RCC_OscConfig+0x146>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008be4:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8008be6:	4d5c      	ldr	r5, [pc, #368]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 8108 	beq.w	8008dfe <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_HSI48_ENABLE();
 8008bee:	682b      	ldr	r3, [r5, #0]
 8008bf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008bf4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8008bf6:	f7fa fae7 	bl	80031c8 <HAL_GetTick>
 8008bfa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008bfc:	e005      	b.n	8008c0a <HAL_RCC_OscConfig+0x13e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bfe:	f7fa fae3 	bl	80031c8 <HAL_GetTick>
 8008c02:	1b80      	subs	r0, r0, r6
 8008c04:	2802      	cmp	r0, #2
 8008c06:	f200 80cd 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008c0a:	682b      	ldr	r3, [r5, #0]
 8008c0c:	049f      	lsls	r7, r3, #18
 8008c0e:	d5f6      	bpl.n	8008bfe <HAL_RCC_OscConfig+0x132>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c10:	6823      	ldr	r3, [r4, #0]
 8008c12:	0759      	lsls	r1, r3, #29
 8008c14:	d46e      	bmi.n	8008cf4 <HAL_RCC_OscConfig+0x228>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c16:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f040 80aa 	bne.w	8008d72 <HAL_RCC_OscConfig+0x2a6>
  return HAL_OK;
 8008c1e:	2000      	movs	r0, #0
}
 8008c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c22:	4a4d      	ldr	r2, [pc, #308]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008c24:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008c26:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008c28:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8008c2c:	d122      	bne.n	8008c74 <HAL_RCC_OscConfig+0x1a8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008c30:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	0759      	lsls	r1, r3, #29
 8008c36:	d501      	bpl.n	8008c3c <HAL_RCC_OscConfig+0x170>
 8008c38:	2a00      	cmp	r2, #0
 8008c3a:	d044      	beq.n	8008cc6 <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c3c:	4d46      	ldr	r5, [pc, #280]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008c3e:	682b      	ldr	r3, [r5, #0]
 8008c40:	f023 0319 	bic.w	r3, r3, #25
 8008c44:	4313      	orrs	r3, r2
 8008c46:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008c48:	f7fa fabe 	bl	80031c8 <HAL_GetTick>
 8008c4c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c4e:	e005      	b.n	8008c5c <HAL_RCC_OscConfig+0x190>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c50:	f7fa faba 	bl	80031c8 <HAL_GetTick>
 8008c54:	1b80      	subs	r0, r0, r6
 8008c56:	2802      	cmp	r0, #2
 8008c58:	f200 80a4 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	075b      	lsls	r3, r3, #29
 8008c60:	d5f6      	bpl.n	8008c50 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c62:	686b      	ldr	r3, [r5, #4]
 8008c64:	6922      	ldr	r2, [r4, #16]
 8008c66:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008c6a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008c6e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008c70:	6823      	ldr	r3, [r4, #0]
 8008c72:	e771      	b.n	8008b58 <HAL_RCC_OscConfig+0x8c>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008c74:	2b18      	cmp	r3, #24
 8008c76:	f000 80f6 	beq.w	8008e66 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c7a:	4d37      	ldr	r5, [pc, #220]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008c7c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c7e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008c80:	2a00      	cmp	r2, #0
 8008c82:	f000 80df 	beq.w	8008e44 <HAL_RCC_OscConfig+0x378>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c86:	f023 0319 	bic.w	r3, r3, #25
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008c8e:	f7fa fa9b 	bl	80031c8 <HAL_GetTick>
 8008c92:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c94:	e005      	b.n	8008ca2 <HAL_RCC_OscConfig+0x1d6>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c96:	f7fa fa97 	bl	80031c8 <HAL_GetTick>
 8008c9a:	1b80      	subs	r0, r0, r6
 8008c9c:	2802      	cmp	r0, #2
 8008c9e:	f200 8081 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ca2:	682b      	ldr	r3, [r5, #0]
 8008ca4:	075f      	lsls	r7, r3, #29
 8008ca6:	d5f6      	bpl.n	8008c96 <HAL_RCC_OscConfig+0x1ca>
 8008ca8:	e7db      	b.n	8008c62 <HAL_RCC_OscConfig+0x196>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008caa:	f001 0103 	and.w	r1, r1, #3
 8008cae:	2902      	cmp	r1, #2
 8008cb0:	f47f af1f 	bne.w	8008af2 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cb4:	4a28      	ldr	r2, [pc, #160]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008cb6:	6812      	ldr	r2, [r2, #0]
 8008cb8:	0392      	lsls	r2, r2, #14
 8008cba:	f57f af4b 	bpl.w	8008b54 <HAL_RCC_OscConfig+0x88>
 8008cbe:	6862      	ldr	r2, [r4, #4]
 8008cc0:	2a00      	cmp	r2, #0
 8008cc2:	f47f af47 	bne.w	8008b54 <HAL_RCC_OscConfig+0x88>
    return HAL_ERROR;
 8008cc6:	2001      	movs	r0, #1
}
 8008cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008cca:	f001 0103 	and.w	r1, r1, #3
 8008cce:	2901      	cmp	r1, #1
 8008cd0:	f47f af4f 	bne.w	8008b72 <HAL_RCC_OscConfig+0xa6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008cd4:	4a20      	ldr	r2, [pc, #128]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008cd6:	6812      	ldr	r2, [r2, #0]
 8008cd8:	05d2      	lsls	r2, r2, #23
 8008cda:	d502      	bpl.n	8008ce2 <HAL_RCC_OscConfig+0x216>
 8008cdc:	69e2      	ldr	r2, [r4, #28]
 8008cde:	2a80      	cmp	r2, #128	@ 0x80
 8008ce0:	d1f1      	bne.n	8008cc6 <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ce2:	491d      	ldr	r1, [pc, #116]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008ce4:	6a20      	ldr	r0, [r4, #32]
 8008ce6:	68ca      	ldr	r2, [r1, #12]
 8008ce8:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 8008cec:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8008cf0:	60ca      	str	r2, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008cf2:	e75c      	b.n	8008bae <HAL_RCC_OscConfig+0xe2>
    PWR->CR1 |= PWR_CR1_DBP;
 8008cf4:	4d19      	ldr	r5, [pc, #100]	@ (8008d5c <HAL_RCC_OscConfig+0x290>)
 8008cf6:	682b      	ldr	r3, [r5, #0]
 8008cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cfc:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8008cfe:	f7fa fa63 	bl	80031c8 <HAL_GetTick>
 8008d02:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d04:	e004      	b.n	8008d10 <HAL_RCC_OscConfig+0x244>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d06:	f7fa fa5f 	bl	80031c8 <HAL_GetTick>
 8008d0a:	1b80      	subs	r0, r0, r6
 8008d0c:	2864      	cmp	r0, #100	@ 0x64
 8008d0e:	d849      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d10:	682b      	ldr	r3, [r5, #0]
 8008d12:	05da      	lsls	r2, r3, #23
 8008d14:	d5f7      	bpl.n	8008d06 <HAL_RCC_OscConfig+0x23a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d16:	68a3      	ldr	r3, [r4, #8]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	f000 8196 	beq.w	800904a <HAL_RCC_OscConfig+0x57e>
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f000 8176 	beq.w	8009010 <HAL_RCC_OscConfig+0x544>
 8008d24:	2b05      	cmp	r3, #5
 8008d26:	f000 8196 	beq.w	8009056 <HAL_RCC_OscConfig+0x58a>
 8008d2a:	2b85      	cmp	r3, #133	@ 0x85
 8008d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
 8008d2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008d30:	f000 819f 	beq.w	8009072 <HAL_RCC_OscConfig+0x5a6>
 8008d34:	f022 0201 	bic.w	r2, r2, #1
 8008d38:	671a      	str	r2, [r3, #112]	@ 0x70
 8008d3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008d3c:	f022 0204 	bic.w	r2, r2, #4
 8008d40:	671a      	str	r2, [r3, #112]	@ 0x70
 8008d42:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008d44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d48:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8008d4a:	f7fa fa3d 	bl	80031c8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d4e:	4e02      	ldr	r6, [pc, #8]	@ (8008d58 <HAL_RCC_OscConfig+0x28c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d50:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8008d54:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d56:	e008      	b.n	8008d6a <HAL_RCC_OscConfig+0x29e>
 8008d58:	58024400 	.word	0x58024400
 8008d5c:	58024800 	.word	0x58024800
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d60:	f7fa fa32 	bl	80031c8 <HAL_GetTick>
 8008d64:	1b40      	subs	r0, r0, r5
 8008d66:	42b8      	cmp	r0, r7
 8008d68:	d81c      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d6a:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8008d6c:	079b      	lsls	r3, r3, #30
 8008d6e:	d5f7      	bpl.n	8008d60 <HAL_RCC_OscConfig+0x294>
 8008d70:	e751      	b.n	8008c16 <HAL_RCC_OscConfig+0x14a>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008d72:	4da4      	ldr	r5, [pc, #656]	@ (8009004 <HAL_RCC_OscConfig+0x538>)
 8008d74:	692a      	ldr	r2, [r5, #16]
 8008d76:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8008d7a:	2a18      	cmp	r2, #24
 8008d7c:	f000 80e7 	beq.w	8008f4e <HAL_RCC_OscConfig+0x482>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d80:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8008d82:	682b      	ldr	r3, [r5, #0]
 8008d84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d88:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d8a:	d070      	beq.n	8008e6e <HAL_RCC_OscConfig+0x3a2>
        tickstart = HAL_GetTick();
 8008d8c:	f7fa fa1c 	bl	80031c8 <HAL_GetTick>
 8008d90:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d92:	682b      	ldr	r3, [r5, #0]
 8008d94:	019b      	lsls	r3, r3, #6
 8008d96:	f57f af42 	bpl.w	8008c1e <HAL_RCC_OscConfig+0x152>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d9a:	f7fa fa15 	bl	80031c8 <HAL_GetTick>
 8008d9e:	1b00      	subs	r0, r0, r4
 8008da0:	2802      	cmp	r0, #2
 8008da2:	d9f6      	bls.n	8008d92 <HAL_RCC_OscConfig+0x2c6>
            return HAL_TIMEOUT;
 8008da4:	2003      	movs	r0, #3
}
 8008da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008da8:	4d96      	ldr	r5, [pc, #600]	@ (8009004 <HAL_RCC_OscConfig+0x538>)
 8008daa:	682b      	ldr	r3, [r5, #0]
 8008dac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008db0:	602b      	str	r3, [r5, #0]
 8008db2:	682b      	ldr	r3, [r5, #0]
 8008db4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008db8:	602b      	str	r3, [r5, #0]
 8008dba:	682b      	ldr	r3, [r5, #0]
 8008dbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008dc0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008dc2:	f7fa fa01 	bl	80031c8 <HAL_GetTick>
 8008dc6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008dc8:	e004      	b.n	8008dd4 <HAL_RCC_OscConfig+0x308>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008dca:	f7fa f9fd 	bl	80031c8 <HAL_GetTick>
 8008dce:	1b80      	subs	r0, r0, r6
 8008dd0:	2864      	cmp	r0, #100	@ 0x64
 8008dd2:	d8e7      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008dd4:	682b      	ldr	r3, [r5, #0]
 8008dd6:	039f      	lsls	r7, r3, #14
 8008dd8:	d4f7      	bmi.n	8008dca <HAL_RCC_OscConfig+0x2fe>
 8008dda:	e6ba      	b.n	8008b52 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 8008ddc:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8008dde:	f023 0301 	bic.w	r3, r3, #1
 8008de2:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8008de4:	f7fa f9f0 	bl	80031c8 <HAL_GetTick>
 8008de8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008dea:	e004      	b.n	8008df6 <HAL_RCC_OscConfig+0x32a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008dec:	f7fa f9ec 	bl	80031c8 <HAL_GetTick>
 8008df0:	1b80      	subs	r0, r0, r6
 8008df2:	2802      	cmp	r0, #2
 8008df4:	d8d6      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008df6:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8008df8:	0799      	lsls	r1, r3, #30
 8008dfa:	d4f7      	bmi.n	8008dec <HAL_RCC_OscConfig+0x320>
 8008dfc:	e6ef      	b.n	8008bde <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSI48_DISABLE();
 8008dfe:	682b      	ldr	r3, [r5, #0]
 8008e00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e04:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8008e06:	f7fa f9df 	bl	80031c8 <HAL_GetTick>
 8008e0a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008e0c:	e004      	b.n	8008e18 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008e0e:	f7fa f9db 	bl	80031c8 <HAL_GetTick>
 8008e12:	1b80      	subs	r0, r0, r6
 8008e14:	2802      	cmp	r0, #2
 8008e16:	d8c5      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008e18:	682b      	ldr	r3, [r5, #0]
 8008e1a:	0498      	lsls	r0, r3, #18
 8008e1c:	d4f7      	bmi.n	8008e0e <HAL_RCC_OscConfig+0x342>
 8008e1e:	e6f7      	b.n	8008c10 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_CSI_DISABLE();
 8008e20:	682b      	ldr	r3, [r5, #0]
 8008e22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e26:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008e28:	f7fa f9ce 	bl	80031c8 <HAL_GetTick>
 8008e2c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008e2e:	e004      	b.n	8008e3a <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008e30:	f7fa f9ca 	bl	80031c8 <HAL_GetTick>
 8008e34:	1b80      	subs	r0, r0, r6
 8008e36:	2802      	cmp	r0, #2
 8008e38:	d8b4      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008e3a:	682b      	ldr	r3, [r5, #0]
 8008e3c:	05df      	lsls	r7, r3, #23
 8008e3e:	d4f7      	bmi.n	8008e30 <HAL_RCC_OscConfig+0x364>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e40:	6823      	ldr	r3, [r4, #0]
 8008e42:	e6b4      	b.n	8008bae <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 8008e44:	f023 0301 	bic.w	r3, r3, #1
 8008e48:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008e4a:	f7fa f9bd 	bl	80031c8 <HAL_GetTick>
 8008e4e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008e50:	e004      	b.n	8008e5c <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e52:	f7fa f9b9 	bl	80031c8 <HAL_GetTick>
 8008e56:	1b80      	subs	r0, r0, r6
 8008e58:	2802      	cmp	r0, #2
 8008e5a:	d8a3      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	0758      	lsls	r0, r3, #29
 8008e60:	d4f7      	bmi.n	8008e52 <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	e678      	b.n	8008b58 <HAL_RCC_OscConfig+0x8c>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008e66:	0790      	lsls	r0, r2, #30
 8008e68:	f47f af07 	bne.w	8008c7a <HAL_RCC_OscConfig+0x1ae>
 8008e6c:	e6df      	b.n	8008c2e <HAL_RCC_OscConfig+0x162>
        tickstart = HAL_GetTick();
 8008e6e:	f7fa f9ab 	bl	80031c8 <HAL_GetTick>
 8008e72:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e74:	e004      	b.n	8008e80 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e76:	f7fa f9a7 	bl	80031c8 <HAL_GetTick>
 8008e7a:	1b80      	subs	r0, r0, r6
 8008e7c:	2802      	cmp	r0, #2
 8008e7e:	d891      	bhi.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008e80:	682b      	ldr	r3, [r5, #0]
 8008e82:	0199      	lsls	r1, r3, #6
 8008e84:	d4f7      	bmi.n	8008e76 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008e86:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8008e88:	4b5f      	ldr	r3, [pc, #380]	@ (8009008 <HAL_RCC_OscConfig+0x53c>)
 8008e8a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8008e8c:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008e8e:	495f      	ldr	r1, [pc, #380]	@ (800900c <HAL_RCC_OscConfig+0x540>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008e90:	4e5c      	ldr	r6, [pc, #368]	@ (8009004 <HAL_RCC_OscConfig+0x538>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008e92:	4313      	orrs	r3, r2
 8008e94:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008e96:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8008e9a:	62ab      	str	r3, [r5, #40]	@ 0x28
 8008e9c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	3a01      	subs	r2, #1
 8008ea4:	025b      	lsls	r3, r3, #9
 8008ea6:	0412      	lsls	r2, r2, #16
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8008eb2:	3a01      	subs	r2, #1
 8008eb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008ebc:	3a01      	subs	r2, #1
 8008ebe:	0612      	lsls	r2, r2, #24
 8008ec0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8008ec8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008eca:	f023 0301 	bic.w	r3, r3, #1
 8008ece:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ed0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8008ed2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8008ed4:	4011      	ands	r1, r2
 8008ed6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008eda:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008edc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008ede:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008ee0:	f023 030c 	bic.w	r3, r3, #12
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008ee8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008eea:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8008eec:	f023 0302 	bic.w	r3, r3, #2
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008ef4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008efa:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008efc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f02:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008f04:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008f06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f0a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8008f0c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8008f0e:	f043 0301 	orr.w	r3, r3, #1
 8008f12:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8008f14:	682b      	ldr	r3, [r5, #0]
 8008f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008f1a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008f1c:	f7fa f954 	bl	80031c8 <HAL_GetTick>
 8008f20:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008f22:	6833      	ldr	r3, [r6, #0]
 8008f24:	019a      	lsls	r2, r3, #6
 8008f26:	f53f ae7a 	bmi.w	8008c1e <HAL_RCC_OscConfig+0x152>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f2a:	f7fa f94d 	bl	80031c8 <HAL_GetTick>
 8008f2e:	1b00      	subs	r0, r0, r4
 8008f30:	2802      	cmp	r0, #2
 8008f32:	d9f6      	bls.n	8008f22 <HAL_RCC_OscConfig+0x456>
 8008f34:	e736      	b.n	8008da4 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f36:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008f3a:	601a      	str	r2, [r3, #0]
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008f42:	601a      	str	r2, [r3, #0]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008f4a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008f4c:	e5f3      	b.n	8008b36 <HAL_RCC_OscConfig+0x6a>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f4e:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008f50:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008f52:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f54:	f43f aeb7 	beq.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f58:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f5c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8008f5e:	428b      	cmp	r3, r1
 8008f60:	f47f aeb1 	bne.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f64:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f68:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	f47f aeab 	bne.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f70:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008f72:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8008f76:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	f47f aea4 	bne.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f7e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f80:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8008f84:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f86:	429a      	cmp	r2, r3
 8008f88:	f47f ae9d 	bne.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f8c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008f8e:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8008f92:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f94:	429a      	cmp	r2, r3
 8008f96:	f47f ae96 	bne.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008f9a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008f9c:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8008fa0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008fa2:	4298      	cmp	r0, r3
 8008fa4:	f47f ae8f 	bne.w	8008cc6 <HAL_RCC_OscConfig+0x1fa>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008fa8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008faa:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008fac:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	f43f ae34 	beq.w	8008c1e <HAL_RCC_OscConfig+0x152>
          __HAL_RCC_PLLFRACN_DISABLE();
 8008fb6:	4a13      	ldr	r2, [pc, #76]	@ (8009004 <HAL_RCC_OscConfig+0x538>)
 8008fb8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8008fba:	f023 0301 	bic.w	r3, r3, #1
 8008fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8008fc0:	f7fa f902 	bl	80031c8 <HAL_GetTick>
 8008fc4:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008fc6:	f7fa f8ff 	bl	80031c8 <HAL_GetTick>
 8008fca:	42a8      	cmp	r0, r5
 8008fcc:	d0fb      	beq.n	8008fc6 <HAL_RCC_OscConfig+0x4fa>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008fce:	4a0d      	ldr	r2, [pc, #52]	@ (8009004 <HAL_RCC_OscConfig+0x538>)
 8008fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800900c <HAL_RCC_OscConfig+0x540>)
 8008fd2:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 8008fd4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008fd6:	4003      	ands	r3, r0
 8008fd8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008fdc:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8008fde:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8008fe0:	f043 0301 	orr.w	r3, r3, #1
 8008fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008fe6:	e61a      	b.n	8008c1e <HAL_RCC_OscConfig+0x152>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fe8:	4b06      	ldr	r3, [pc, #24]	@ (8009004 <HAL_RCC_OscConfig+0x538>)
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008ff0:	601a      	str	r2, [r3, #0]
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8008ff8:	601a      	str	r2, [r3, #0]
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009000:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009002:	e598      	b.n	8008b36 <HAL_RCC_OscConfig+0x6a>
 8009004:	58024400 	.word	0x58024400
 8009008:	fffffc0c 	.word	0xfffffc0c
 800900c:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009010:	4d1f      	ldr	r5, [pc, #124]	@ (8009090 <HAL_RCC_OscConfig+0x5c4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009012:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009016:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009018:	f023 0301 	bic.w	r3, r3, #1
 800901c:	672b      	str	r3, [r5, #112]	@ 0x70
 800901e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009020:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009024:	672b      	str	r3, [r5, #112]	@ 0x70
 8009026:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009028:	f023 0304 	bic.w	r3, r3, #4
 800902c:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800902e:	f7fa f8cb 	bl	80031c8 <HAL_GetTick>
 8009032:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009034:	e005      	b.n	8009042 <HAL_RCC_OscConfig+0x576>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009036:	f7fa f8c7 	bl	80031c8 <HAL_GetTick>
 800903a:	1b80      	subs	r0, r0, r6
 800903c:	42b8      	cmp	r0, r7
 800903e:	f63f aeb1 	bhi.w	8008da4 <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009042:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8009044:	0798      	lsls	r0, r3, #30
 8009046:	d4f6      	bmi.n	8009036 <HAL_RCC_OscConfig+0x56a>
 8009048:	e5e5      	b.n	8008c16 <HAL_RCC_OscConfig+0x14a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800904a:	4a11      	ldr	r2, [pc, #68]	@ (8009090 <HAL_RCC_OscConfig+0x5c4>)
 800904c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800904e:	f043 0301 	orr.w	r3, r3, #1
 8009052:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009054:	e679      	b.n	8008d4a <HAL_RCC_OscConfig+0x27e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009056:	4b0e      	ldr	r3, [pc, #56]	@ (8009090 <HAL_RCC_OscConfig+0x5c4>)
 8009058:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800905a:	f042 0204 	orr.w	r2, r2, #4
 800905e:	671a      	str	r2, [r3, #112]	@ 0x70
 8009060:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009062:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009066:	671a      	str	r2, [r3, #112]	@ 0x70
 8009068:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800906a:	f042 0201 	orr.w	r2, r2, #1
 800906e:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009070:	e66b      	b.n	8008d4a <HAL_RCC_OscConfig+0x27e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009072:	f042 0204 	orr.w	r2, r2, #4
 8009076:	671a      	str	r2, [r3, #112]	@ 0x70
 8009078:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800907a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800907e:	671a      	str	r2, [r3, #112]	@ 0x70
 8009080:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009088:	e65f      	b.n	8008d4a <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 800908a:	2001      	movs	r0, #1
}
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	58024400 	.word	0x58024400

08009094 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009094:	4a3f      	ldr	r2, [pc, #252]	@ (8009194 <HAL_RCC_GetSysClockFreq+0x100>)
 8009096:	6913      	ldr	r3, [r2, #16]
 8009098:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800909c:	2b10      	cmp	r3, #16
 800909e:	d004      	beq.n	80090aa <HAL_RCC_GetSysClockFreq+0x16>
 80090a0:	2b18      	cmp	r3, #24
 80090a2:	d00d      	beq.n	80090c0 <HAL_RCC_GetSysClockFreq+0x2c>
 80090a4:	b11b      	cbz	r3, 80090ae <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 80090a6:	483c      	ldr	r0, [pc, #240]	@ (8009198 <HAL_RCC_GetSysClockFreq+0x104>)
 80090a8:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80090aa:	483c      	ldr	r0, [pc, #240]	@ (800919c <HAL_RCC_GetSysClockFreq+0x108>)
 80090ac:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80090ae:	6813      	ldr	r3, [r2, #0]
 80090b0:	0699      	lsls	r1, r3, #26
 80090b2:	d548      	bpl.n	8009146 <HAL_RCC_GetSysClockFreq+0xb2>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090b4:	6813      	ldr	r3, [r2, #0]
 80090b6:	483a      	ldr	r0, [pc, #232]	@ (80091a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80090b8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80090bc:	40d8      	lsrs	r0, r3
 80090be:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090c0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 80090c2:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80090c4:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80090c6:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 80090c8:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80090cc:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80090ce:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80090d2:	d036      	beq.n	8009142 <HAL_RCC_GetSysClockFreq+0xae>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80090d4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80090d8:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090dc:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090e0:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80090e4:	fb05 f303 	mul.w	r3, r5, r3
 80090e8:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090ee:	ee06 3a90 	vmov	s13, r3
 80090f2:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80090f6:	d002      	beq.n	80090fe <HAL_RCC_GetSysClockFreq+0x6a>
 80090f8:	2902      	cmp	r1, #2
 80090fa:	d026      	beq.n	800914a <HAL_RCC_GetSysClockFreq+0xb6>
 80090fc:	b341      	cbz	r1, 8009150 <HAL_RCC_GetSysClockFreq+0xbc>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090fe:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80091a4 <HAL_RCC_GetSysClockFreq+0x110>
 8009102:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8009106:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8009108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800910c:	ee07 3a10 	vmov	s14, r3
 8009110:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8009114:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009118:	ee37 7a26 	vadd.f32	s14, s14, s13
 800911c:	ee37 7a25 	vadd.f32	s14, s14, s11
 8009120:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009124:	4b1b      	ldr	r3, [pc, #108]	@ (8009194 <HAL_RCC_GetSysClockFreq+0x100>)
 8009126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009128:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800912c:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800912e:	ee07 3a90 	vmov	s15, r3
 8009132:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009136:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800913a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800913e:	ee17 0a90 	vmov	r0, s15
}
 8009142:	bc30      	pop	{r4, r5}
 8009144:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009146:	4816      	ldr	r0, [pc, #88]	@ (80091a0 <HAL_RCC_GetSysClockFreq+0x10c>)
}
 8009148:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800914a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80091a8 <HAL_RCC_GetSysClockFreq+0x114>
 800914e:	e7d8      	b.n	8009102 <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009150:	6813      	ldr	r3, [r2, #0]
 8009152:	069b      	lsls	r3, r3, #26
 8009154:	d51a      	bpl.n	800918c <HAL_RCC_GetSysClockFreq+0xf8>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009156:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009158:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800915c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800915e:	4910      	ldr	r1, [pc, #64]	@ (80091a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009160:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009164:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009168:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800916a:	ee07 3a10 	vmov	s14, r3
 800916e:	ee06 1a10 	vmov	s12, r1
 8009172:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009176:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800917a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800917e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8009182:	ee76 7aa5 	vadd.f32	s15, s13, s11
 8009186:	ee27 7a27 	vmul.f32	s14, s14, s15
 800918a:	e7cb      	b.n	8009124 <HAL_RCC_GetSysClockFreq+0x90>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800918c:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80091ac <HAL_RCC_GetSysClockFreq+0x118>
 8009190:	e7b7      	b.n	8009102 <HAL_RCC_GetSysClockFreq+0x6e>
 8009192:	bf00      	nop
 8009194:	58024400 	.word	0x58024400
 8009198:	003d0900 	.word	0x003d0900
 800919c:	017d7840 	.word	0x017d7840
 80091a0:	03d09000 	.word	0x03d09000
 80091a4:	4a742400 	.word	0x4a742400
 80091a8:	4bbebc20 	.word	0x4bbebc20
 80091ac:	4c742400 	.word	0x4c742400

080091b0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80091b0:	2800      	cmp	r0, #0
 80091b2:	f000 810e 	beq.w	80093d2 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091b6:	4a8d      	ldr	r2, [pc, #564]	@ (80093ec <HAL_RCC_ClockConfig+0x23c>)
 80091b8:	6813      	ldr	r3, [r2, #0]
 80091ba:	f003 030f 	and.w	r3, r3, #15
 80091be:	428b      	cmp	r3, r1
{
 80091c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c4:	4604      	mov	r4, r0
 80091c6:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091c8:	d20c      	bcs.n	80091e4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ca:	6813      	ldr	r3, [r2, #0]
 80091cc:	f023 030f 	bic.w	r3, r3, #15
 80091d0:	430b      	orrs	r3, r1
 80091d2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091d4:	6813      	ldr	r3, [r2, #0]
 80091d6:	f003 030f 	and.w	r3, r3, #15
 80091da:	428b      	cmp	r3, r1
 80091dc:	d002      	beq.n	80091e4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80091de:	2001      	movs	r0, #1
}
 80091e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80091e4:	6823      	ldr	r3, [r4, #0]
 80091e6:	0758      	lsls	r0, r3, #29
 80091e8:	d50b      	bpl.n	8009202 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80091ea:	4981      	ldr	r1, [pc, #516]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 80091ec:	6920      	ldr	r0, [r4, #16]
 80091ee:	698a      	ldr	r2, [r1, #24]
 80091f0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80091f4:	4290      	cmp	r0, r2
 80091f6:	d904      	bls.n	8009202 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80091f8:	698a      	ldr	r2, [r1, #24]
 80091fa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80091fe:	4302      	orrs	r2, r0
 8009200:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009202:	0719      	lsls	r1, r3, #28
 8009204:	d50b      	bpl.n	800921e <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8009206:	497a      	ldr	r1, [pc, #488]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009208:	6960      	ldr	r0, [r4, #20]
 800920a:	69ca      	ldr	r2, [r1, #28]
 800920c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009210:	4290      	cmp	r0, r2
 8009212:	d904      	bls.n	800921e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009214:	69ca      	ldr	r2, [r1, #28]
 8009216:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800921a:	4302      	orrs	r2, r0
 800921c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800921e:	06da      	lsls	r2, r3, #27
 8009220:	d50b      	bpl.n	800923a <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8009222:	4973      	ldr	r1, [pc, #460]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009224:	69a0      	ldr	r0, [r4, #24]
 8009226:	69ca      	ldr	r2, [r1, #28]
 8009228:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800922c:	4290      	cmp	r0, r2
 800922e:	d904      	bls.n	800923a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009230:	69ca      	ldr	r2, [r1, #28]
 8009232:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009236:	4302      	orrs	r2, r0
 8009238:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800923a:	069f      	lsls	r7, r3, #26
 800923c:	d50b      	bpl.n	8009256 <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800923e:	496c      	ldr	r1, [pc, #432]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009240:	69e0      	ldr	r0, [r4, #28]
 8009242:	6a0a      	ldr	r2, [r1, #32]
 8009244:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009248:	4290      	cmp	r0, r2
 800924a:	d904      	bls.n	8009256 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800924c:	6a0a      	ldr	r2, [r1, #32]
 800924e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009252:	4302      	orrs	r2, r0
 8009254:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009256:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009258:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800925c:	f140 80ab 	bpl.w	80093b6 <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8009260:	4e63      	ldr	r6, [pc, #396]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009262:	68e0      	ldr	r0, [r4, #12]
 8009264:	69b1      	ldr	r1, [r6, #24]
 8009266:	f001 010f 	and.w	r1, r1, #15
 800926a:	4288      	cmp	r0, r1
 800926c:	d904      	bls.n	8009278 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800926e:	69b1      	ldr	r1, [r6, #24]
 8009270:	f021 010f 	bic.w	r1, r1, #15
 8009274:	4301      	orrs	r1, r0
 8009276:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009278:	2a00      	cmp	r2, #0
 800927a:	d030      	beq.n	80092de <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800927c:	4a5c      	ldr	r2, [pc, #368]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 800927e:	68a1      	ldr	r1, [r4, #8]
 8009280:	6993      	ldr	r3, [r2, #24]
 8009282:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009286:	430b      	orrs	r3, r1
 8009288:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800928a:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800928c:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800928e:	2902      	cmp	r1, #2
 8009290:	f000 80a1 	beq.w	80093d6 <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009294:	2903      	cmp	r1, #3
 8009296:	f000 8098 	beq.w	80093ca <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800929a:	2901      	cmp	r1, #1
 800929c:	f000 80a1 	beq.w	80093e2 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80092a0:	075f      	lsls	r7, r3, #29
 80092a2:	d59c      	bpl.n	80091de <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80092a4:	4e52      	ldr	r6, [pc, #328]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092a6:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80092aa:	6933      	ldr	r3, [r6, #16]
 80092ac:	f023 0307 	bic.w	r3, r3, #7
 80092b0:	430b      	orrs	r3, r1
 80092b2:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 80092b4:	f7f9 ff88 	bl	80031c8 <HAL_GetTick>
 80092b8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092ba:	e005      	b.n	80092c8 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092bc:	f7f9 ff84 	bl	80031c8 <HAL_GetTick>
 80092c0:	1bc0      	subs	r0, r0, r7
 80092c2:	4540      	cmp	r0, r8
 80092c4:	f200 808b 	bhi.w	80093de <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092c8:	6933      	ldr	r3, [r6, #16]
 80092ca:	6862      	ldr	r2, [r4, #4]
 80092cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80092d0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80092d4:	d1f2      	bne.n	80092bc <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	079e      	lsls	r6, r3, #30
 80092da:	d506      	bpl.n	80092ea <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80092dc:	68e0      	ldr	r0, [r4, #12]
 80092de:	4944      	ldr	r1, [pc, #272]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 80092e0:	698a      	ldr	r2, [r1, #24]
 80092e2:	f002 020f 	and.w	r2, r2, #15
 80092e6:	4282      	cmp	r2, r0
 80092e8:	d869      	bhi.n	80093be <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80092ea:	4940      	ldr	r1, [pc, #256]	@ (80093ec <HAL_RCC_ClockConfig+0x23c>)
 80092ec:	680a      	ldr	r2, [r1, #0]
 80092ee:	f002 020f 	and.w	r2, r2, #15
 80092f2:	42aa      	cmp	r2, r5
 80092f4:	d90a      	bls.n	800930c <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092f6:	680a      	ldr	r2, [r1, #0]
 80092f8:	f022 020f 	bic.w	r2, r2, #15
 80092fc:	432a      	orrs	r2, r5
 80092fe:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009300:	680a      	ldr	r2, [r1, #0]
 8009302:	f002 020f 	and.w	r2, r2, #15
 8009306:	42aa      	cmp	r2, r5
 8009308:	f47f af69 	bne.w	80091de <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800930c:	0758      	lsls	r0, r3, #29
 800930e:	d50b      	bpl.n	8009328 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8009310:	4937      	ldr	r1, [pc, #220]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009312:	6920      	ldr	r0, [r4, #16]
 8009314:	698a      	ldr	r2, [r1, #24]
 8009316:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800931a:	4290      	cmp	r0, r2
 800931c:	d204      	bcs.n	8009328 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800931e:	698a      	ldr	r2, [r1, #24]
 8009320:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009324:	4302      	orrs	r2, r0
 8009326:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009328:	0719      	lsls	r1, r3, #28
 800932a:	d50b      	bpl.n	8009344 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800932c:	4930      	ldr	r1, [pc, #192]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 800932e:	6960      	ldr	r0, [r4, #20]
 8009330:	69ca      	ldr	r2, [r1, #28]
 8009332:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8009336:	4290      	cmp	r0, r2
 8009338:	d204      	bcs.n	8009344 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800933a:	69ca      	ldr	r2, [r1, #28]
 800933c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009340:	4302      	orrs	r2, r0
 8009342:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009344:	06da      	lsls	r2, r3, #27
 8009346:	d50b      	bpl.n	8009360 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8009348:	4929      	ldr	r1, [pc, #164]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 800934a:	69a0      	ldr	r0, [r4, #24]
 800934c:	69ca      	ldr	r2, [r1, #28]
 800934e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8009352:	4290      	cmp	r0, r2
 8009354:	d204      	bcs.n	8009360 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009356:	69ca      	ldr	r2, [r1, #28]
 8009358:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800935c:	4302      	orrs	r2, r0
 800935e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009360:	069b      	lsls	r3, r3, #26
 8009362:	d50b      	bpl.n	800937c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8009364:	4a22      	ldr	r2, [pc, #136]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009366:	69e1      	ldr	r1, [r4, #28]
 8009368:	6a13      	ldr	r3, [r2, #32]
 800936a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800936e:	4299      	cmp	r1, r3
 8009370:	d204      	bcs.n	800937c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009372:	6a13      	ldr	r3, [r2, #32]
 8009374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009378:	430b      	orrs	r3, r1
 800937a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800937c:	f7ff fe8a 	bl	8009094 <HAL_RCC_GetSysClockFreq>
 8009380:	4a1b      	ldr	r2, [pc, #108]	@ (80093f0 <HAL_RCC_ClockConfig+0x240>)
 8009382:	4603      	mov	r3, r0
 8009384:	481b      	ldr	r0, [pc, #108]	@ (80093f4 <HAL_RCC_ClockConfig+0x244>)
 8009386:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009388:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800938a:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800938e:	4d1a      	ldr	r5, [pc, #104]	@ (80093f8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009390:	f002 020f 	and.w	r2, r2, #15
 8009394:	4c19      	ldr	r4, [pc, #100]	@ (80093fc <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8009396:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009398:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800939a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800939e:	4818      	ldr	r0, [pc, #96]	@ (8009400 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80093a0:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80093a4:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 80093a6:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 80093a8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80093aa:	40d3      	lsrs	r3, r2
 80093ac:	6023      	str	r3, [r4, #0]
}
 80093ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 80093b2:	f7f9 bea7 	b.w	8003104 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80093b6:	2a00      	cmp	r2, #0
 80093b8:	f47f af60 	bne.w	800927c <HAL_RCC_ClockConfig+0xcc>
 80093bc:	e795      	b.n	80092ea <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80093be:	698a      	ldr	r2, [r1, #24]
 80093c0:	f022 020f 	bic.w	r2, r2, #15
 80093c4:	4302      	orrs	r2, r0
 80093c6:	618a      	str	r2, [r1, #24]
 80093c8:	e78f      	b.n	80092ea <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80093ca:	019a      	lsls	r2, r3, #6
 80093cc:	f53f af6a 	bmi.w	80092a4 <HAL_RCC_ClockConfig+0xf4>
 80093d0:	e705      	b.n	80091de <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80093d2:	2001      	movs	r0, #1
}
 80093d4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80093d6:	0398      	lsls	r0, r3, #14
 80093d8:	f53f af64 	bmi.w	80092a4 <HAL_RCC_ClockConfig+0xf4>
 80093dc:	e6ff      	b.n	80091de <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 80093de:	2003      	movs	r0, #3
 80093e0:	e6fe      	b.n	80091e0 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80093e2:	05db      	lsls	r3, r3, #23
 80093e4:	f53f af5e 	bmi.w	80092a4 <HAL_RCC_ClockConfig+0xf4>
 80093e8:	e6f9      	b.n	80091de <HAL_RCC_ClockConfig+0x2e>
 80093ea:	bf00      	nop
 80093ec:	52002000 	.word	0x52002000
 80093f0:	58024400 	.word	0x58024400
 80093f4:	08010198 	.word	0x08010198
 80093f8:	2400000c 	.word	0x2400000c
 80093fc:	24000008 	.word	0x24000008
 8009400:	24000014 	.word	0x24000014

08009404 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009404:	4a18      	ldr	r2, [pc, #96]	@ (8009468 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009406:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009408:	6913      	ldr	r3, [r2, #16]
 800940a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800940e:	2b10      	cmp	r3, #16
 8009410:	d019      	beq.n	8009446 <HAL_RCC_GetHCLKFreq+0x42>
 8009412:	2b18      	cmp	r3, #24
 8009414:	d022      	beq.n	800945c <HAL_RCC_GetHCLKFreq+0x58>
 8009416:	b1c3      	cbz	r3, 800944a <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8009418:	4b14      	ldr	r3, [pc, #80]	@ (800946c <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800941a:	4913      	ldr	r1, [pc, #76]	@ (8009468 <HAL_RCC_GetHCLKFreq+0x64>)
 800941c:	4814      	ldr	r0, [pc, #80]	@ (8009470 <HAL_RCC_GetHCLKFreq+0x6c>)
 800941e:	698a      	ldr	r2, [r1, #24]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009420:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8009422:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009426:	4c13      	ldr	r4, [pc, #76]	@ (8009474 <HAL_RCC_GetHCLKFreq+0x70>)
 8009428:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800942c:	4d12      	ldr	r5, [pc, #72]	@ (8009478 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800942e:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009430:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8009432:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009436:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800943a:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800943c:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8009440:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8009442:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8009444:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009446:	4b0d      	ldr	r3, [pc, #52]	@ (800947c <HAL_RCC_GetHCLKFreq+0x78>)
 8009448:	e7e7      	b.n	800941a <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800944a:	6813      	ldr	r3, [r2, #0]
 800944c:	069b      	lsls	r3, r3, #26
 800944e:	d509      	bpl.n	8009464 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009450:	6812      	ldr	r2, [r2, #0]
 8009452:	4b0b      	ldr	r3, [pc, #44]	@ (8009480 <HAL_RCC_GetHCLKFreq+0x7c>)
 8009454:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8009458:	40d3      	lsrs	r3, r2
 800945a:	e7de      	b.n	800941a <HAL_RCC_GetHCLKFreq+0x16>
 800945c:	f7ff fac4 	bl	80089e8 <HAL_RCC_GetSysClockFreq.part.0>
 8009460:	4603      	mov	r3, r0
 8009462:	e7da      	b.n	800941a <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009464:	4b06      	ldr	r3, [pc, #24]	@ (8009480 <HAL_RCC_GetHCLKFreq+0x7c>)
 8009466:	e7d8      	b.n	800941a <HAL_RCC_GetHCLKFreq+0x16>
 8009468:	58024400 	.word	0x58024400
 800946c:	003d0900 	.word	0x003d0900
 8009470:	08010198 	.word	0x08010198
 8009474:	24000008 	.word	0x24000008
 8009478:	2400000c 	.word	0x2400000c
 800947c:	017d7840 	.word	0x017d7840
 8009480:	03d09000 	.word	0x03d09000

08009484 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009484:	4a1c      	ldr	r2, [pc, #112]	@ (80094f8 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009486:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009488:	6913      	ldr	r3, [r2, #16]
 800948a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800948e:	2b10      	cmp	r3, #16
 8009490:	d020      	beq.n	80094d4 <HAL_RCC_GetPCLK1Freq+0x50>
 8009492:	2b18      	cmp	r3, #24
 8009494:	d029      	beq.n	80094ea <HAL_RCC_GetPCLK1Freq+0x66>
 8009496:	b1fb      	cbz	r3, 80094d8 <HAL_RCC_GetPCLK1Freq+0x54>
      sysclockfreq = CSI_VALUE;
 8009498:	4b18      	ldr	r3, [pc, #96]	@ (80094fc <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800949a:	4a17      	ldr	r2, [pc, #92]	@ (80094f8 <HAL_RCC_GetPCLK1Freq+0x74>)
 800949c:	4918      	ldr	r1, [pc, #96]	@ (8009500 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800949e:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 80094a0:	4d18      	ldr	r5, [pc, #96]	@ (8009504 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80094a2:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80094a6:	4c18      	ldr	r4, [pc, #96]	@ (8009508 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80094a8:	5c08      	ldrb	r0, [r1, r0]
 80094aa:	f000 001f 	and.w	r0, r0, #31
 80094ae:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80094b0:	6990      	ldr	r0, [r2, #24]
 80094b2:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 80094b6:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80094b8:	5c08      	ldrb	r0, [r1, r0]
 80094ba:	f000 001f 	and.w	r0, r0, #31
 80094be:	40c3      	lsrs	r3, r0
 80094c0:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80094c2:	69d2      	ldr	r2, [r2, #28]
 80094c4:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80094c8:	5c88      	ldrb	r0, [r1, r2]
 80094ca:	f000 001f 	and.w	r0, r0, #31
#endif
}
 80094ce:	fa23 f000 	lsr.w	r0, r3, r0
 80094d2:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80094d4:	4b0d      	ldr	r3, [pc, #52]	@ (800950c <HAL_RCC_GetPCLK1Freq+0x88>)
 80094d6:	e7e0      	b.n	800949a <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094d8:	6813      	ldr	r3, [r2, #0]
 80094da:	069b      	lsls	r3, r3, #26
 80094dc:	d509      	bpl.n	80094f2 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094de:	6812      	ldr	r2, [r2, #0]
 80094e0:	4b0b      	ldr	r3, [pc, #44]	@ (8009510 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80094e2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80094e6:	40d3      	lsrs	r3, r2
 80094e8:	e7d7      	b.n	800949a <HAL_RCC_GetPCLK1Freq+0x16>
 80094ea:	f7ff fa7d 	bl	80089e8 <HAL_RCC_GetSysClockFreq.part.0>
 80094ee:	4603      	mov	r3, r0
 80094f0:	e7d3      	b.n	800949a <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80094f2:	4b07      	ldr	r3, [pc, #28]	@ (8009510 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80094f4:	e7d1      	b.n	800949a <HAL_RCC_GetPCLK1Freq+0x16>
 80094f6:	bf00      	nop
 80094f8:	58024400 	.word	0x58024400
 80094fc:	003d0900 	.word	0x003d0900
 8009500:	08010198 	.word	0x08010198
 8009504:	2400000c 	.word	0x2400000c
 8009508:	24000008 	.word	0x24000008
 800950c:	017d7840 	.word	0x017d7840
 8009510:	03d09000 	.word	0x03d09000

08009514 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8009514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009516:	4c36      	ldr	r4, [pc, #216]	@ (80095f0 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8009518:	4606      	mov	r6, r0
 800951a:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 800951c:	6823      	ldr	r3, [r4, #0]
 800951e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009522:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009524:	f7f9 fe50 	bl	80031c8 <HAL_GetTick>
 8009528:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800952a:	e004      	b.n	8009536 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800952c:	f7f9 fe4c 	bl	80031c8 <HAL_GetTick>
 8009530:	1b40      	subs	r0, r0, r5
 8009532:	2802      	cmp	r0, #2
 8009534:	d856      	bhi.n	80095e4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	011a      	lsls	r2, r3, #4
 800953a:	d4f7      	bmi.n	800952c <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800953c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800953e:	6832      	ldr	r2, [r6, #0]
 8009540:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009544:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8009548:	62a3      	str	r3, [r4, #40]	@ 0x28
 800954a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800954e:	3b01      	subs	r3, #1
 8009550:	3a01      	subs	r2, #1
 8009552:	025b      	lsls	r3, r3, #9
 8009554:	0412      	lsls	r2, r2, #16
 8009556:	b29b      	uxth	r3, r3
 8009558:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800955c:	4313      	orrs	r3, r2
 800955e:	6872      	ldr	r2, [r6, #4]
 8009560:	3a01      	subs	r2, #1
 8009562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009566:	4313      	orrs	r3, r2
 8009568:	6932      	ldr	r2, [r6, #16]
 800956a:	3a01      	subs	r2, #1
 800956c:	0612      	lsls	r2, r2, #24
 800956e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009572:	4313      	orrs	r3, r2
 8009574:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009576:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8009578:	6972      	ldr	r2, [r6, #20]
 800957a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800957e:	4313      	orrs	r3, r2
 8009580:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009582:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009584:	69b3      	ldr	r3, [r6, #24]
 8009586:	f022 0220 	bic.w	r2, r2, #32
 800958a:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800958c:	4b19      	ldr	r3, [pc, #100]	@ (80095f4 <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800958e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009590:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009592:	f022 0210 	bic.w	r2, r2, #16
 8009596:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009598:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800959a:	69f2      	ldr	r2, [r6, #28]
 800959c:	400b      	ands	r3, r1
 800959e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80095a2:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80095a4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80095a6:	f043 0310 	orr.w	r3, r3, #16
 80095aa:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80095ac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80095ae:	b1df      	cbz	r7, 80095e8 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80095b0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80095b2:	bf0c      	ite	eq
 80095b4:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80095b8:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 80095bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80095be:	4c0c      	ldr	r4, [pc, #48]	@ (80095f0 <RCCEx_PLL2_Config.part.0+0xdc>)
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80095c6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095c8:	f7f9 fdfe 	bl	80031c8 <HAL_GetTick>
 80095cc:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80095ce:	e004      	b.n	80095da <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80095d0:	f7f9 fdfa 	bl	80031c8 <HAL_GetTick>
 80095d4:	1b40      	subs	r0, r0, r5
 80095d6:	2802      	cmp	r0, #2
 80095d8:	d804      	bhi.n	80095e4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80095da:	6823      	ldr	r3, [r4, #0]
 80095dc:	011b      	lsls	r3, r3, #4
 80095de:	d5f7      	bpl.n	80095d0 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 80095e0:	2000      	movs	r0, #0
}
 80095e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80095e4:	2003      	movs	r0, #3
}
 80095e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80095e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80095ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80095ee:	e7e6      	b.n	80095be <RCCEx_PLL2_Config.part.0+0xaa>
 80095f0:	58024400 	.word	0x58024400
 80095f4:	ffff0007 	.word	0xffff0007

080095f8 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80095f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80095fa:	4c36      	ldr	r4, [pc, #216]	@ (80096d4 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80095fc:	4606      	mov	r6, r0
 80095fe:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8009600:	6823      	ldr	r3, [r4, #0]
 8009602:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009606:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009608:	f7f9 fdde 	bl	80031c8 <HAL_GetTick>
 800960c:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800960e:	e004      	b.n	800961a <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009610:	f7f9 fdda 	bl	80031c8 <HAL_GetTick>
 8009614:	1b40      	subs	r0, r0, r5
 8009616:	2802      	cmp	r0, #2
 8009618:	d856      	bhi.n	80096c8 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800961a:	6823      	ldr	r3, [r4, #0]
 800961c:	009a      	lsls	r2, r3, #2
 800961e:	d4f7      	bmi.n	8009610 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009620:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009622:	6832      	ldr	r2, [r6, #0]
 8009624:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8009628:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800962c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800962e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8009632:	3b01      	subs	r3, #1
 8009634:	3a01      	subs	r2, #1
 8009636:	025b      	lsls	r3, r3, #9
 8009638:	0412      	lsls	r2, r2, #16
 800963a:	b29b      	uxth	r3, r3
 800963c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009640:	4313      	orrs	r3, r2
 8009642:	6872      	ldr	r2, [r6, #4]
 8009644:	3a01      	subs	r2, #1
 8009646:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800964a:	4313      	orrs	r3, r2
 800964c:	6932      	ldr	r2, [r6, #16]
 800964e:	3a01      	subs	r2, #1
 8009650:	0612      	lsls	r2, r2, #24
 8009652:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009656:	4313      	orrs	r3, r2
 8009658:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800965a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800965c:	6972      	ldr	r2, [r6, #20]
 800965e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009662:	4313      	orrs	r3, r2
 8009664:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009666:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009668:	69b3      	ldr	r3, [r6, #24]
 800966a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800966e:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009670:	4b19      	ldr	r3, [pc, #100]	@ (80096d8 <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009672:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009674:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009676:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800967a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800967c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800967e:	69f2      	ldr	r2, [r6, #28]
 8009680:	400b      	ands	r3, r1
 8009682:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8009686:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009688:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800968a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800968e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009690:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8009692:	b1df      	cbz	r7, 80096cc <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009694:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009696:	bf0c      	ite	eq
 8009698:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800969c:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 80096a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80096a2:	4c0c      	ldr	r4, [pc, #48]	@ (80096d4 <RCCEx_PLL3_Config.part.0+0xdc>)
 80096a4:	6823      	ldr	r3, [r4, #0]
 80096a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096aa:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096ac:	f7f9 fd8c 	bl	80031c8 <HAL_GetTick>
 80096b0:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80096b2:	e004      	b.n	80096be <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80096b4:	f7f9 fd88 	bl	80031c8 <HAL_GetTick>
 80096b8:	1b40      	subs	r0, r0, r5
 80096ba:	2802      	cmp	r0, #2
 80096bc:	d804      	bhi.n	80096c8 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80096be:	6823      	ldr	r3, [r4, #0]
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	d5f7      	bpl.n	80096b4 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 80096c4:	2000      	movs	r0, #0
}
 80096c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80096c8:	2003      	movs	r0, #3
}
 80096ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80096cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80096d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80096d2:	e7e6      	b.n	80096a2 <RCCEx_PLL3_Config.part.0+0xaa>
 80096d4:	58024400 	.word	0x58024400
 80096d8:	ffff0007 	.word	0xffff0007

080096dc <HAL_RCCEx_PeriphCLKConfig>:
{
 80096dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80096e0:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 80096e4:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80096e6:	0118      	lsls	r0, r3, #4
 80096e8:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 80096ec:	d526      	bpl.n	800973c <HAL_RCCEx_PeriphCLKConfig+0x60>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80096ee:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80096f0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80096f4:	f000 8671 	beq.w	800a3da <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 80096f8:	d815      	bhi.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80096fa:	2900      	cmp	r1, #0
 80096fc:	f000 8490 	beq.w	800a020 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8009700:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009704:	f040 846b 	bne.w	8009fde <HAL_RCCEx_PeriphCLKConfig+0x902>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009708:	49a4      	ldr	r1, [pc, #656]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800970a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800970c:	f001 0103 	and.w	r1, r1, #3
 8009710:	2903      	cmp	r1, #3
 8009712:	f000 8464 	beq.w	8009fde <HAL_RCCEx_PeriphCLKConfig+0x902>
 8009716:	2102      	movs	r1, #2
 8009718:	f104 0008 	add.w	r0, r4, #8
 800971c:	f7ff fefa 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009720:	4606      	mov	r6, r0
        break;
 8009722:	f000 be67 	b.w	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8009726:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 800972a:	f040 8458 	bne.w	8009fde <HAL_RCCEx_PeriphCLKConfig+0x902>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800972e:	4d9b      	ldr	r5, [pc, #620]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009730:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009732:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8009734:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8009738:	4301      	orrs	r1, r0
 800973a:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800973c:	05d9      	lsls	r1, r3, #23
 800973e:	d50a      	bpl.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    switch (PeriphClkInit->Sai1ClockSelection)
 8009740:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8009742:	2904      	cmp	r1, #4
 8009744:	d806      	bhi.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8009746:	e8df f011 	tbh	[pc, r1, lsl #1]
 800974a:	0495      	.short	0x0495
 800974c:	06380623 	.word	0x06380623
 8009750:	049a049a 	.word	0x049a049a
 8009754:	2601      	movs	r6, #1
 8009756:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8009758:	059f      	lsls	r7, r3, #22
 800975a:	d524      	bpl.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai2AClockSelection)
 800975c:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800975e:	2980      	cmp	r1, #128	@ 0x80
 8009760:	f000 85d7 	beq.w	800a312 <HAL_RCCEx_PeriphCLKConfig+0xc36>
 8009764:	f200 80e4 	bhi.w	8009930 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8009768:	2900      	cmp	r1, #0
 800976a:	f000 8460 	beq.w	800a02e <HAL_RCCEx_PeriphCLKConfig+0x952>
 800976e:	2940      	cmp	r1, #64	@ 0x40
 8009770:	f040 80e7 	bne.w	8009942 <HAL_RCCEx_PeriphCLKConfig+0x266>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009774:	4989      	ldr	r1, [pc, #548]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009776:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009778:	f001 0103 	and.w	r1, r1, #3
 800977c:	2903      	cmp	r1, #3
 800977e:	f000 80e0 	beq.w	8009942 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8009782:	2100      	movs	r1, #0
 8009784:	f104 0008 	add.w	r0, r4, #8
 8009788:	f7ff fec4 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800978c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800978e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009792:	2d00      	cmp	r5, #0
 8009794:	f040 84f7 	bne.w	800a186 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8009798:	4f80      	ldr	r7, [pc, #512]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800979a:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 800979c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800979e:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 80097a2:	4301      	orrs	r1, r0
 80097a4:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80097a6:	0558      	lsls	r0, r3, #21
 80097a8:	d526      	bpl.n	80097f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai2BClockSelection)
 80097aa:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80097ac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80097b0:	f000 85da 	beq.w	800a368 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
 80097b4:	f200 80c8 	bhi.w	8009948 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80097b8:	2900      	cmp	r1, #0
 80097ba:	f000 8442 	beq.w	800a042 <HAL_RCCEx_PeriphCLKConfig+0x966>
 80097be:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80097c2:	f040 80cb 	bne.w	800995c <HAL_RCCEx_PeriphCLKConfig+0x280>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80097c6:	4975      	ldr	r1, [pc, #468]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80097c8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80097ca:	f001 0103 	and.w	r1, r1, #3
 80097ce:	2903      	cmp	r1, #3
 80097d0:	f000 80c4 	beq.w	800995c <HAL_RCCEx_PeriphCLKConfig+0x280>
 80097d4:	2100      	movs	r1, #0
 80097d6:	f104 0008 	add.w	r0, r4, #8
 80097da:	f7ff fe9b 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 80097de:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80097e0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80097e4:	2d00      	cmp	r5, #0
 80097e6:	f040 84d1 	bne.w	800a18c <HAL_RCCEx_PeriphCLKConfig+0xab0>
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80097ea:	4f6c      	ldr	r7, [pc, #432]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80097ec:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80097ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80097f0:	f421 6160 	bic.w	r1, r1, #3584	@ 0xe00
 80097f4:	4301      	orrs	r1, r0
 80097f6:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80097f8:	0199      	lsls	r1, r3, #6
 80097fa:	d518      	bpl.n	800982e <HAL_RCCEx_PeriphCLKConfig+0x152>
    switch (PeriphClkInit->OspiClockSelection)
 80097fc:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80097fe:	2920      	cmp	r1, #32
 8009800:	f000 8527 	beq.w	800a252 <HAL_RCCEx_PeriphCLKConfig+0xb76>
 8009804:	f200 80ad 	bhi.w	8009962 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8009808:	b139      	cbz	r1, 800981a <HAL_RCCEx_PeriphCLKConfig+0x13e>
 800980a:	2910      	cmp	r1, #16
 800980c:	f040 80ac 	bne.w	8009968 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009810:	4862      	ldr	r0, [pc, #392]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009812:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8009814:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8009818:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800981a:	2d00      	cmp	r5, #0
 800981c:	f040 84ab 	bne.w	800a176 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8009820:	4f5e      	ldr	r7, [pc, #376]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009822:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8009824:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009826:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 800982a:	4301      	orrs	r1, r0
 800982c:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800982e:	04df      	lsls	r7, r3, #19
 8009830:	d526      	bpl.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    switch (PeriphClkInit->Spi123ClockSelection)
 8009832:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8009834:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8009838:	f000 857f 	beq.w	800a33a <HAL_RCCEx_PeriphCLKConfig+0xc5e>
 800983c:	f200 8097 	bhi.w	800996e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009840:	2900      	cmp	r1, #0
 8009842:	f000 840d 	beq.w	800a060 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8009846:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800984a:	f040 8098 	bne.w	800997e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800984e:	4953      	ldr	r1, [pc, #332]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009850:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009852:	f001 0103 	and.w	r1, r1, #3
 8009856:	2903      	cmp	r1, #3
 8009858:	f000 8091 	beq.w	800997e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800985c:	2100      	movs	r1, #0
 800985e:	f104 0008 	add.w	r0, r4, #8
 8009862:	f7ff fe57 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009866:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009868:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800986c:	2d00      	cmp	r5, #0
 800986e:	f040 8487 	bne.w	800a180 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009872:	4f4a      	ldr	r7, [pc, #296]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009874:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8009876:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009878:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 800987c:	4301      	orrs	r1, r0
 800987e:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009880:	0498      	lsls	r0, r3, #18
 8009882:	d521      	bpl.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    switch (PeriphClkInit->Spi45ClockSelection)
 8009884:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8009886:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 800988a:	f000 852e 	beq.w	800a2ea <HAL_RCCEx_PeriphCLKConfig+0xc0e>
 800988e:	d879      	bhi.n	8009984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009890:	b181      	cbz	r1, 80098b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8009892:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8009896:	d17d      	bne.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009898:	4940      	ldr	r1, [pc, #256]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800989a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800989c:	f001 0103 	and.w	r1, r1, #3
 80098a0:	2903      	cmp	r1, #3
 80098a2:	d077      	beq.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80098a4:	2101      	movs	r1, #1
 80098a6:	f104 0008 	add.w	r0, r4, #8
 80098aa:	f7ff fe33 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 80098ae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80098b0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80098b4:	2d00      	cmp	r5, #0
 80098b6:	f040 847a 	bne.w	800a1ae <HAL_RCCEx_PeriphCLKConfig+0xad2>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80098ba:	4f38      	ldr	r7, [pc, #224]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80098bc:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 80098be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80098c0:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 80098c4:	4301      	orrs	r1, r0
 80098c6:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80098c8:	0459      	lsls	r1, r3, #17
 80098ca:	d572      	bpl.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    switch (PeriphClkInit->Spi6ClockSelection)
 80098cc:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80098d0:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80098d4:	f000 84d0 	beq.w	800a278 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80098d8:	d862      	bhi.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 80098da:	b181      	cbz	r1, 80098fe <HAL_RCCEx_PeriphCLKConfig+0x222>
 80098dc:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80098e0:	d165      	bne.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80098e2:	492e      	ldr	r1, [pc, #184]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80098e4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80098e6:	f001 0103 	and.w	r1, r1, #3
 80098ea:	2903      	cmp	r1, #3
 80098ec:	d05f      	beq.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80098ee:	2101      	movs	r1, #1
 80098f0:	f104 0008 	add.w	r0, r4, #8
 80098f4:	f7ff fe0e 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 80098f8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80098fa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80098fe:	2d00      	cmp	r5, #0
 8009900:	f040 8463 	bne.w	800a1ca <HAL_RCCEx_PeriphCLKConfig+0xaee>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009904:	4f25      	ldr	r7, [pc, #148]	@ (800999c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009906:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 800990a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800990c:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8009910:	4301      	orrs	r1, r0
 8009912:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009914:	041f      	lsls	r7, r3, #16
 8009916:	d44e      	bmi.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009918:	01d8      	lsls	r0, r3, #7
 800991a:	d55c      	bpl.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    switch (PeriphClkInit->FmcClockSelection)
 800991c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800991e:	2903      	cmp	r1, #3
 8009920:	f200 85c8 	bhi.w	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 8009924:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009928:	02c802cd 	.word	0x02c802cd
 800992c:	02cd04ce 	.word	0x02cd04ce
    switch (PeriphClkInit->Sai2AClockSelection)
 8009930:	f021 0040 	bic.w	r0, r1, #64	@ 0x40
 8009934:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8009938:	f43f af2b 	beq.w	8009792 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800993c:	29c0      	cmp	r1, #192	@ 0xc0
 800993e:	f43f af28 	beq.w	8009792 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 8009942:	2601      	movs	r6, #1
 8009944:	4635      	mov	r5, r6
 8009946:	e72e      	b.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai2BClockSelection)
 8009948:	f421 7000 	bic.w	r0, r1, #512	@ 0x200
 800994c:	f5b0 6f00 	cmp.w	r0, #2048	@ 0x800
 8009950:	f43f af48 	beq.w	80097e4 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8009954:	f5b1 6fc0 	cmp.w	r1, #1536	@ 0x600
 8009958:	f43f af44 	beq.w	80097e4 <HAL_RCCEx_PeriphCLKConfig+0x108>
 800995c:	2601      	movs	r6, #1
 800995e:	4635      	mov	r5, r6
 8009960:	e74a      	b.n	80097f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->OspiClockSelection)
 8009962:	2930      	cmp	r1, #48	@ 0x30
 8009964:	f43f af59 	beq.w	800981a <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8009968:	2601      	movs	r6, #1
 800996a:	4635      	mov	r5, r6
 800996c:	e75f      	b.n	800982e <HAL_RCCEx_PeriphCLKConfig+0x152>
    switch (PeriphClkInit->Spi123ClockSelection)
 800996e:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8009972:	f43f af7b 	beq.w	800986c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8009976:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800997a:	f43f af77 	beq.w	800986c <HAL_RCCEx_PeriphCLKConfig+0x190>
 800997e:	2601      	movs	r6, #1
 8009980:	4635      	mov	r5, r6
 8009982:	e77d      	b.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    switch (PeriphClkInit->Spi45ClockSelection)
 8009984:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8009988:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 800998c:	d092      	beq.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800998e:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8009992:	d08f      	beq.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8009994:	2601      	movs	r6, #1
 8009996:	4635      	mov	r5, r6
 8009998:	e796      	b.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800999a:	bf00      	nop
 800999c:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi6ClockSelection)
 80099a0:	f1b1 4fa0 	cmp.w	r1, #1342177280	@ 0x50000000
 80099a4:	d0ab      	beq.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x222>
 80099a6:	d94a      	bls.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0x362>
 80099a8:	f1b1 4fc0 	cmp.w	r1, #1610612736	@ 0x60000000
 80099ac:	d0a7      	beq.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x222>
 80099ae:	2601      	movs	r6, #1
 80099b0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80099b2:	041f      	lsls	r7, r3, #16
 80099b4:	d5b0      	bpl.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    switch (PeriphClkInit->FdcanClockSelection)
 80099b6:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80099b8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80099bc:	f000 82e4 	beq.w	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 80099c0:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80099c4:	f000 83c0 	beq.w	800a148 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 80099c8:	2900      	cmp	r1, #0
 80099ca:	f000 82e2 	beq.w	8009f92 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 80099ce:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80099d0:	01d8      	lsls	r0, r3, #7
 80099d2:	4635      	mov	r5, r6
 80099d4:	d4a2      	bmi.n	800991c <HAL_RCCEx_PeriphCLKConfig+0x240>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80099d6:	0259      	lsls	r1, r3, #9
 80099d8:	f100 8280 	bmi.w	8009edc <HAL_RCCEx_PeriphCLKConfig+0x800>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80099dc:	07df      	lsls	r7, r3, #31
 80099de:	d53b      	bpl.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    switch (PeriphClkInit->Usart16ClockSelection)
 80099e0:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 80099e4:	2928      	cmp	r1, #40	@ 0x28
 80099e6:	d835      	bhi.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80099e8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80099ec:	0034030e 	.word	0x0034030e
 80099f0:	00340034 	.word	0x00340034
 80099f4:	00340034 	.word	0x00340034
 80099f8:	00340034 	.word	0x00340034
 80099fc:	003402ff 	.word	0x003402ff
 8009a00:	00340034 	.word	0x00340034
 8009a04:	00340034 	.word	0x00340034
 8009a08:	00340034 	.word	0x00340034
 8009a0c:	00340530 	.word	0x00340530
 8009a10:	00340034 	.word	0x00340034
 8009a14:	00340034 	.word	0x00340034
 8009a18:	00340034 	.word	0x00340034
 8009a1c:	0034030e 	.word	0x0034030e
 8009a20:	00340034 	.word	0x00340034
 8009a24:	00340034 	.word	0x00340034
 8009a28:	00340034 	.word	0x00340034
 8009a2c:	0034030e 	.word	0x0034030e
 8009a30:	00340034 	.word	0x00340034
 8009a34:	00340034 	.word	0x00340034
 8009a38:	00340034 	.word	0x00340034
 8009a3c:	030e      	.short	0x030e
    switch (PeriphClkInit->Spi6ClockSelection)
 8009a3e:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8009a42:	f43f af5c 	beq.w	80098fe <HAL_RCCEx_PeriphCLKConfig+0x222>
 8009a46:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8009a4a:	d1b0      	bne.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    if (ret == HAL_OK)
 8009a4c:	2d00      	cmp	r5, #0
 8009a4e:	f040 83bc 	bne.w	800a1ca <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8009a52:	e757      	b.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8009a54:	2601      	movs	r6, #1
 8009a56:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009a58:	0798      	lsls	r0, r3, #30
 8009a5a:	d51f      	bpl.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009a5c:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8009a60:	2905      	cmp	r1, #5
 8009a62:	f200 850c 	bhi.w	800a47e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8009a66:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009a6a:	0015      	.short	0x0015
 8009a6c:	04df0006 	.word	0x04df0006
 8009a70:	00150015 	.word	0x00150015
 8009a74:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009a76:	4911      	ldr	r1, [pc, #68]	@ (8009abc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a78:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009a7a:	f001 0103 	and.w	r1, r1, #3
 8009a7e:	2903      	cmp	r1, #3
 8009a80:	f000 84fd 	beq.w	800a47e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8009a84:	2101      	movs	r1, #1
 8009a86:	f104 0008 	add.w	r0, r4, #8
 8009a8a:	f7ff fd43 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009a8e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a90:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009a94:	2d00      	cmp	r5, #0
 8009a96:	f000 839b 	beq.w	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 8009a9a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a9c:	0759      	lsls	r1, r3, #29
 8009a9e:	d522      	bpl.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009aa0:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8009aa4:	2905      	cmp	r1, #5
 8009aa6:	f200 84ee 	bhi.w	800a486 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8009aaa:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009aae:	0018      	.short	0x0018
 8009ab0:	04ab0009 	.word	0x04ab0009
 8009ab4:	00180018 	.word	0x00180018
 8009ab8:	0018      	.short	0x0018
 8009aba:	bf00      	nop
 8009abc:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009ac0:	49af      	ldr	r1, [pc, #700]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009ac2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009ac4:	f001 0103 	and.w	r1, r1, #3
 8009ac8:	2903      	cmp	r1, #3
 8009aca:	f000 84dc 	beq.w	800a486 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8009ace:	2101      	movs	r1, #1
 8009ad0:	f104 0008 	add.w	r0, r4, #8
 8009ad4:	f7ff fd1e 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009ad8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ada:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009ade:	2d00      	cmp	r5, #0
 8009ae0:	f000 8368 	beq.w	800a1b4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009ae4:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ae6:	069f      	lsls	r7, r3, #26
 8009ae8:	d526      	bpl.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009aea:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8009aee:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8009af2:	f000 8378 	beq.w	800a1e6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8009af6:	f200 8192 	bhi.w	8009e1e <HAL_RCCEx_PeriphCLKConfig+0x742>
 8009afa:	b191      	cbz	r1, 8009b22 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8009afc:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8009b00:	f040 8197 	bne.w	8009e32 <HAL_RCCEx_PeriphCLKConfig+0x756>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009b04:	499e      	ldr	r1, [pc, #632]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009b06:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009b08:	f001 0103 	and.w	r1, r1, #3
 8009b0c:	2903      	cmp	r1, #3
 8009b0e:	f000 8190 	beq.w	8009e32 <HAL_RCCEx_PeriphCLKConfig+0x756>
 8009b12:	2100      	movs	r1, #0
 8009b14:	f104 0008 	add.w	r0, r4, #8
 8009b18:	f7ff fcfc 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009b1c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009b1e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009b22:	2d00      	cmp	r5, #0
 8009b24:	f040 834f 	bne.w	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009b28:	4f95      	ldr	r7, [pc, #596]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009b2a:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 8009b2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b30:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8009b34:	4301      	orrs	r1, r0
 8009b36:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009b38:	0658      	lsls	r0, r3, #25
 8009b3a:	d526      	bpl.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009b3c:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8009b40:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009b44:	f000 8373 	beq.w	800a22e <HAL_RCCEx_PeriphCLKConfig+0xb52>
 8009b48:	f200 8176 	bhi.w	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8009b4c:	b191      	cbz	r1, 8009b74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009b4e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009b52:	f040 817b 	bne.w	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x770>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009b56:	498a      	ldr	r1, [pc, #552]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009b58:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009b5a:	f001 0103 	and.w	r1, r1, #3
 8009b5e:	2903      	cmp	r1, #3
 8009b60:	f000 8174 	beq.w	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x770>
 8009b64:	2100      	movs	r1, #0
 8009b66:	f104 0008 	add.w	r0, r4, #8
 8009b6a:	f7ff fcd3 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009b6e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009b70:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009b74:	2d00      	cmp	r5, #0
 8009b76:	f040 8314 	bne.w	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0xac6>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009b7a:	4f81      	ldr	r7, [pc, #516]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009b7c:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8009b80:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009b82:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8009b86:	4301      	orrs	r1, r0
 8009b88:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009b8a:	0619      	lsls	r1, r3, #24
 8009b8c:	d526      	bpl.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0x500>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009b8e:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8009b92:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8009b96:	f000 8338 	beq.w	800a20a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8009b9a:	f200 815a 	bhi.w	8009e52 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8009b9e:	b191      	cbz	r1, 8009bc6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8009ba0:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8009ba4:	f040 815f 	bne.w	8009e66 <HAL_RCCEx_PeriphCLKConfig+0x78a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009ba8:	4975      	ldr	r1, [pc, #468]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009baa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009bac:	f001 0103 	and.w	r1, r1, #3
 8009bb0:	2903      	cmp	r1, #3
 8009bb2:	f000 8158 	beq.w	8009e66 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8009bb6:	2100      	movs	r1, #0
 8009bb8:	f104 0008 	add.w	r0, r4, #8
 8009bbc:	f7ff fcaa 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009bc0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009bc2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009bc6:	2d00      	cmp	r5, #0
 8009bc8:	f040 82ef 	bne.w	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xace>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009bcc:	4f6c      	ldr	r7, [pc, #432]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009bce:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8009bd2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009bd4:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8009bd8:	4301      	orrs	r1, r0
 8009bda:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009bdc:	071f      	lsls	r7, r3, #28
 8009bde:	d50b      	bpl.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009be0:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 8009be4:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8009be8:	f000 8262 	beq.w	800a0b0 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009bec:	4f64      	ldr	r7, [pc, #400]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009bee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bf0:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8009bf4:	4301      	orrs	r1, r0
 8009bf6:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009bf8:	06d8      	lsls	r0, r3, #27
 8009bfa:	d50b      	bpl.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x538>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009bfc:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8009c00:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8009c04:	f000 8268 	beq.w	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009c08:	4f5d      	ldr	r7, [pc, #372]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009c0a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009c0c:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8009c10:	4301      	orrs	r1, r0
 8009c12:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009c14:	0319      	lsls	r1, r3, #12
 8009c16:	d50e      	bpl.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 8009c18:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8009c1c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8009c20:	f000 81c2 	beq.w	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8009c24:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8009c28:	f000 81cd 	beq.w	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 8009c2c:	2900      	cmp	r1, #0
 8009c2e:	f000 827b 	beq.w	800a128 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8009c32:	2601      	movs	r6, #1
 8009c34:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009c36:	035f      	lsls	r7, r3, #13
 8009c38:	d50f      	bpl.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 8009c3a:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8009c3e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8009c42:	f000 832c 	beq.w	800a29e <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8009c46:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8009c4a:	f000 8191 	beq.w	8009f70 <HAL_RCCEx_PeriphCLKConfig+0x894>
 8009c4e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8009c52:	f000 8188 	beq.w	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x88a>
 8009c56:	2601      	movs	r6, #1
 8009c58:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009c5a:	03d8      	lsls	r0, r3, #15
 8009c5c:	d520      	bpl.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 8009c5e:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8009c60:	2900      	cmp	r1, #0
 8009c62:	f000 824e 	beq.w	800a102 <HAL_RCCEx_PeriphCLKConfig+0xa26>
 8009c66:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8009c6a:	f040 8179 	bne.w	8009f60 <HAL_RCCEx_PeriphCLKConfig+0x884>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009c6e:	4944      	ldr	r1, [pc, #272]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009c70:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009c72:	f001 0103 	and.w	r1, r1, #3
 8009c76:	2903      	cmp	r1, #3
 8009c78:	f000 8172 	beq.w	8009f60 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8009c7c:	2102      	movs	r1, #2
 8009c7e:	f104 0008 	add.w	r0, r4, #8
 8009c82:	f7ff fc47 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 8009c86:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009c88:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009c8c:	2d00      	cmp	r5, #0
 8009c8e:	f040 8240 	bne.w	800a112 <HAL_RCCEx_PeriphCLKConfig+0xa36>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009c92:	4f3b      	ldr	r7, [pc, #236]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009c94:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8009c96:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009c98:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8009c9c:	4301      	orrs	r1, r0
 8009c9e:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009ca0:	0099      	lsls	r1, r3, #2
 8009ca2:	d50e      	bpl.n	8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009ca4:	4936      	ldr	r1, [pc, #216]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009ca6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009ca8:	f001 0103 	and.w	r1, r1, #3
 8009cac:	2903      	cmp	r1, #3
 8009cae:	d007      	beq.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8009cb0:	2102      	movs	r1, #2
 8009cb2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8009cb6:	f7ff fc9f 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009cba:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009cbe:	b100      	cbz	r0, 8009cc2 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 8009cc0:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009cc2:	039f      	lsls	r7, r3, #14
 8009cc4:	f140 80de 	bpl.w	8009e84 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
    switch (PeriphClkInit->RngClockSelection)
 8009cc8:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8009ccc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009cd0:	f000 8221 	beq.w	800a116 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 8009cd4:	f240 80ca 	bls.w	8009e6c <HAL_RCCEx_PeriphCLKConfig+0x790>
 8009cd8:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 8009cdc:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8009ce0:	f000 80c7 	beq.w	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x796>
 8009ce4:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009ce6:	02d8      	lsls	r0, r3, #11
 8009ce8:	d506      	bpl.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x61c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009cea:	4825      	ldr	r0, [pc, #148]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009cec:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
 8009cee:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8009cf0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8009cf4:	4331      	orrs	r1, r6
 8009cf6:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009cf8:	0299      	lsls	r1, r3, #10
 8009cfa:	d506      	bpl.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009cfc:	4820      	ldr	r0, [pc, #128]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009cfe:	6f26      	ldr	r6, [r4, #112]	@ 0x70
 8009d00:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8009d02:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8009d06:	4331      	orrs	r1, r6
 8009d08:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8009d0a:	051f      	lsls	r7, r3, #20
 8009d0c:	d506      	bpl.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x640>
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8009d0e:	481c      	ldr	r0, [pc, #112]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009d10:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 8009d12:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8009d14:	f021 6100 	bic.w	r1, r1, #134217728	@ 0x8000000
 8009d18:	4331      	orrs	r1, r6
 8009d1a:	6581      	str	r1, [r0, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009d1c:	005e      	lsls	r6, r3, #1
 8009d1e:	d509      	bpl.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x658>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009d20:	4917      	ldr	r1, [pc, #92]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009d22:	6908      	ldr	r0, [r1, #16]
 8009d24:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8009d28:	6108      	str	r0, [r1, #16]
 8009d2a:	6908      	ldr	r0, [r1, #16]
 8009d2c:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 8009d30:	4330      	orrs	r0, r6
 8009d32:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	da06      	bge.n	8009d46 <HAL_RCCEx_PeriphCLKConfig+0x66a>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009d38:	4811      	ldr	r0, [pc, #68]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009d3a:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 8009d3c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8009d3e:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8009d42:	4331      	orrs	r1, r6
 8009d44:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009d46:	0218      	lsls	r0, r3, #8
 8009d48:	d507      	bpl.n	8009d5a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009d4a:	490d      	ldr	r1, [pc, #52]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009d4c:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 8009d50:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8009d52:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8009d56:	4303      	orrs	r3, r0
 8009d58:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009d5a:	07d1      	lsls	r1, r2, #31
 8009d5c:	d512      	bpl.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d5e:	4b08      	ldr	r3, [pc, #32]	@ (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8009d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d62:	f003 0303 	and.w	r3, r3, #3
 8009d66:	2b03      	cmp	r3, #3
 8009d68:	f000 8198 	beq.w	800a09c <HAL_RCCEx_PeriphCLKConfig+0x9c0>
 8009d6c:	2100      	movs	r1, #0
 8009d6e:	f104 0008 	add.w	r0, r4, #8
 8009d72:	f7ff fbcf 	bl	8009514 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009d76:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	f040 820e 	bne.w	800a19a <HAL_RCCEx_PeriphCLKConfig+0xabe>
 8009d7e:	e001      	b.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8009d80:	58024400 	.word	0x58024400
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009d84:	0793      	lsls	r3, r2, #30
 8009d86:	d50f      	bpl.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d88:	4bb3      	ldr	r3, [pc, #716]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8c:	f003 0303 	and.w	r3, r3, #3
 8009d90:	2b03      	cmp	r3, #3
 8009d92:	f000 8185 	beq.w	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
 8009d96:	2101      	movs	r1, #1
 8009d98:	f104 0008 	add.w	r0, r4, #8
 8009d9c:	f7ff fbba 	bl	8009514 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009da0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009da2:	2800      	cmp	r0, #0
 8009da4:	f040 81f5 	bne.w	800a192 <HAL_RCCEx_PeriphCLKConfig+0xab6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009da8:	0757      	lsls	r7, r2, #29
 8009daa:	d50f      	bpl.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x6f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009dac:	4baa      	ldr	r3, [pc, #680]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db0:	f003 0303 	and.w	r3, r3, #3
 8009db4:	2b03      	cmp	r3, #3
 8009db6:	f000 816f 	beq.w	800a098 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 8009dba:	2102      	movs	r1, #2
 8009dbc:	f104 0008 	add.w	r0, r4, #8
 8009dc0:	f7ff fba8 	bl	8009514 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009dc4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	f040 81e5 	bne.w	800a196 <HAL_RCCEx_PeriphCLKConfig+0xaba>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009dcc:	0716      	lsls	r6, r2, #28
 8009dce:	d50f      	bpl.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x714>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009dd0:	4ba1      	ldr	r3, [pc, #644]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd4:	f003 0303 	and.w	r3, r3, #3
 8009dd8:	2b03      	cmp	r3, #3
 8009dda:	f000 8167 	beq.w	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8009dde:	2100      	movs	r1, #0
 8009de0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8009de4:	f7ff fc08 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009de8:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8009dea:	2800      	cmp	r0, #0
 8009dec:	f040 81d7 	bne.w	800a19e <HAL_RCCEx_PeriphCLKConfig+0xac2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009df0:	06d0      	lsls	r0, r2, #27
 8009df2:	d54a      	bpl.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009df4:	4b98      	ldr	r3, [pc, #608]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009df6:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfc:	f003 0303 	and.w	r3, r3, #3
 8009e00:	2b03      	cmp	r3, #3
 8009e02:	f000 814f 	beq.w	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
 8009e06:	2101      	movs	r1, #1
 8009e08:	4630      	mov	r0, r6
 8009e0a:	f7ff fbf5 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	d03a      	beq.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009e12:	6863      	ldr	r3, [r4, #4]
 8009e14:	069a      	lsls	r2, r3, #26
 8009e16:	f140 80e5 	bpl.w	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x908>
 8009e1a:	4605      	mov	r5, r0
 8009e1c:	e039      	b.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009e1e:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8009e22:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8009e26:	f43f ae7c 	beq.w	8009b22 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8009e2a:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8009e2e:	f43f ae78 	beq.w	8009b22 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8009e32:	2601      	movs	r6, #1
 8009e34:	4635      	mov	r5, r6
 8009e36:	e67f      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009e38:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 8009e3c:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8009e40:	f43f ae98 	beq.w	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009e44:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8009e48:	f43f ae94 	beq.w	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009e4c:	2601      	movs	r6, #1
 8009e4e:	4635      	mov	r5, r6
 8009e50:	e69b      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009e52:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8009e56:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8009e5a:	f43f aeb4 	beq.w	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8009e5e:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8009e62:	f43f aeb0 	beq.w	8009bc6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8009e66:	2601      	movs	r6, #1
 8009e68:	4635      	mov	r5, r6
 8009e6a:	e6b7      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0x500>
    switch (PeriphClkInit->RngClockSelection)
 8009e6c:	2900      	cmp	r1, #0
 8009e6e:	f47f af39 	bne.w	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x608>
    if (ret == HAL_OK)
 8009e72:	2d00      	cmp	r5, #0
 8009e74:	f47f af37 	bne.w	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009e78:	4d77      	ldr	r5, [pc, #476]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009e7a:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 8009e7c:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8009e80:	4301      	orrs	r1, r0
 8009e82:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 8009e84:	4635      	mov	r5, r6
 8009e86:	e72e      	b.n	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009e88:	6862      	ldr	r2, [r4, #4]
 8009e8a:	0693      	lsls	r3, r2, #26
 8009e8c:	d50f      	bpl.n	8009eae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e8e:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009e92:	4b71      	ldr	r3, [pc, #452]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e96:	f003 0303 	and.w	r3, r3, #3
 8009e9a:	2b03      	cmp	r3, #3
 8009e9c:	f000 80a2 	beq.w	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x908>
 8009ea0:	2102      	movs	r1, #2
 8009ea2:	4630      	mov	r0, r6
 8009ea4:	f7ff fba8 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 8009ea8:	2800      	cmp	r0, #0
 8009eaa:	f040 809b 	bne.w	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x908>
  if (status == HAL_OK)
 8009eae:	1e28      	subs	r0, r5, #0
 8009eb0:	bf18      	it	ne
 8009eb2:	2001      	movne	r0, #1
}
 8009eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009eb8:	4867      	ldr	r0, [pc, #412]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009eba:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8009ebc:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8009ec0:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009ec2:	2d00      	cmp	r5, #0
 8009ec4:	f040 815a 	bne.w	800a17c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009ec8:	4f63      	ldr	r7, [pc, #396]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009eca:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8009ecc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009ece:	f021 0103 	bic.w	r1, r1, #3
 8009ed2:	4301      	orrs	r1, r0
 8009ed4:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ed6:	0259      	lsls	r1, r3, #9
 8009ed8:	f57f ad80 	bpl.w	80099dc <HAL_RCCEx_PeriphCLKConfig+0x300>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009edc:	4f5f      	ldr	r7, [pc, #380]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ee4:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8009ee6:	f7f9 f96f 	bl	80031c8 <HAL_GetTick>
 8009eea:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009eec:	e006      	b.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x820>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009eee:	f7f9 f96b 	bl	80031c8 <HAL_GetTick>
 8009ef2:	eba0 0008 	sub.w	r0, r0, r8
 8009ef6:	2864      	cmp	r0, #100	@ 0x64
 8009ef8:	f200 82bb 	bhi.w	800a472 <HAL_RCCEx_PeriphCLKConfig+0xd96>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	05da      	lsls	r2, r3, #23
 8009f00:	d5f5      	bpl.n	8009eee <HAL_RCCEx_PeriphCLKConfig+0x812>
    if (ret == HAL_OK)
 8009f02:	2d00      	cmp	r5, #0
 8009f04:	f040 82b6 	bne.w	800a474 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009f08:	4a53      	ldr	r2, [pc, #332]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f0a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8009f0e:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8009f10:	4059      	eors	r1, r3
 8009f12:	f411 7f40 	tst.w	r1, #768	@ 0x300
 8009f16:	d00b      	beq.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x854>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f18:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f1a:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009f1c:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f20:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8009f24:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009f26:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8009f28:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8009f2c:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8009f2e:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009f30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f34:	f000 82c2 	beq.w	800a4bc <HAL_RCCEx_PeriphCLKConfig+0xde0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f38:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8009f3c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8009f40:	f000 82d0 	beq.w	800a4e4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8009f44:	4944      	ldr	r1, [pc, #272]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f46:	690a      	ldr	r2, [r1, #16]
 8009f48:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8009f4c:	610a      	str	r2, [r1, #16]
 8009f4e:	4842      	ldr	r0, [pc, #264]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f50:	f3c3 010b 	ubfx	r1, r3, #0, #12
 8009f54:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 8009f56:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009f58:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f5c:	6701      	str	r1, [r0, #112]	@ 0x70
 8009f5e:	e53d      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x300>
 8009f60:	2601      	movs	r6, #1
 8009f62:	4635      	mov	r5, r6
 8009f64:	e69c      	b.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f66:	483c      	ldr	r0, [pc, #240]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f68:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8009f6a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8009f6e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009f70:	2d00      	cmp	r5, #0
 8009f72:	f040 80fe 	bne.w	800a172 <HAL_RCCEx_PeriphCLKConfig+0xa96>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009f76:	4f38      	ldr	r7, [pc, #224]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f78:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8009f7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009f7e:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8009f82:	4301      	orrs	r1, r0
 8009f84:	6579      	str	r1, [r7, #84]	@ 0x54
 8009f86:	e668      	b.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x57e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f88:	4833      	ldr	r0, [pc, #204]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f8a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8009f8c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8009f90:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8009f92:	2d00      	cmp	r5, #0
 8009f94:	f040 80ea 	bne.w	800a16c <HAL_RCCEx_PeriphCLKConfig+0xa90>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009f98:	4f2f      	ldr	r7, [pc, #188]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009f9a:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8009f9c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f9e:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8009fa2:	4301      	orrs	r1, r0
 8009fa4:	6539      	str	r1, [r7, #80]	@ 0x50
 8009fa6:	e4b7      	b.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009fa8:	492b      	ldr	r1, [pc, #172]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009faa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009fac:	f001 0103 	and.w	r1, r1, #3
 8009fb0:	2903      	cmp	r1, #3
 8009fb2:	f43f ae3e 	beq.w	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x556>
 8009fb6:	2102      	movs	r1, #2
 8009fb8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8009fbc:	f7ff fb1c 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 8009fc0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009fc2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8009fc6:	2d00      	cmp	r5, #0
 8009fc8:	f040 80ed 	bne.w	800a1a6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009fcc:	4f22      	ldr	r7, [pc, #136]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009fce:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8009fd2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009fd4:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8009fd8:	4301      	orrs	r1, r0
 8009fda:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009fdc:	e62b      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8009fde:	2601      	movs	r6, #1
 8009fe0:	f7ff bbac 	b.w	800973c <HAL_RCCEx_PeriphCLKConfig+0x60>
  return HAL_ERROR;
 8009fe4:	2001      	movs	r0, #1
}
 8009fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009fea:	491b      	ldr	r1, [pc, #108]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8009fec:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8009fee:	f001 0103 	and.w	r1, r1, #3
 8009ff2:	2903      	cmp	r1, #3
 8009ff4:	f43f ad2e 	beq.w	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8009ff8:	2101      	movs	r1, #1
 8009ffa:	f104 0008 	add.w	r0, r4, #8
 8009ffe:	f7ff fa89 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800a002:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a004:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a008:	2d00      	cmp	r5, #0
 800a00a:	f040 80ea 	bne.w	800a1e2 <HAL_RCCEx_PeriphCLKConfig+0xb06>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a00e:	4f12      	ldr	r7, [pc, #72]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a010:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800a014:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a016:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 800a01a:	4301      	orrs	r1, r0
 800a01c:	6579      	str	r1, [r7, #84]	@ 0x54
 800a01e:	e51b      	b.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0x37c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a020:	4d0d      	ldr	r5, [pc, #52]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a022:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800a024:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 800a028:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a02a:	f7ff bb80 	b.w	800972e <HAL_RCCEx_PeriphCLKConfig+0x52>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a02e:	480a      	ldr	r0, [pc, #40]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a030:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a032:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a036:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a038:	2d00      	cmp	r5, #0
 800a03a:	f040 80a4 	bne.w	800a186 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800a03e:	f7ff bbab 	b.w	8009798 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a042:	4805      	ldr	r0, [pc, #20]	@ (800a058 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800a044:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a046:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a04a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a04c:	2d00      	cmp	r5, #0
 800a04e:	f040 809d 	bne.w	800a18c <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800a052:	f7ff bbca 	b.w	80097ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
 800a056:	bf00      	nop
 800a058:	58024400 	.word	0x58024400
 800a05c:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a060:	48c0      	ldr	r0, [pc, #768]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a062:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a064:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a068:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a06a:	2d00      	cmp	r5, #0
 800a06c:	f040 8088 	bne.w	800a180 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a070:	f7ff bbff 	b.w	8009872 <HAL_RCCEx_PeriphCLKConfig+0x196>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a074:	48bb      	ldr	r0, [pc, #748]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a076:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a078:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a07c:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 800a07e:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800a080:	2d00      	cmp	r5, #0
 800a082:	f040 8197 	bne.w	800a3b4 <HAL_RCCEx_PeriphCLKConfig+0xcd8>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a086:	4fb7      	ldr	r7, [pc, #732]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a08a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a08c:	f021 0107 	bic.w	r1, r1, #7
 800a090:	4301      	orrs	r1, r0
 800a092:	6539      	str	r1, [r7, #80]	@ 0x50
 800a094:	f7ff bb60 	b.w	8009758 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    return HAL_ERROR;
 800a098:	2501      	movs	r5, #1
 800a09a:	e697      	b.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 800a09c:	2501      	movs	r5, #1
 800a09e:	e671      	b.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 800a0a0:	2501      	movs	r5, #1
 800a0a2:	e681      	b.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a0a4:	0691      	lsls	r1, r2, #26
 800a0a6:	d59d      	bpl.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x908>
    return HAL_ERROR;
 800a0a8:	2501      	movs	r5, #1
 800a0aa:	e6f2      	b.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
 800a0ac:	2501      	movs	r5, #1
 800a0ae:	e69f      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x714>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0b0:	49ac      	ldr	r1, [pc, #688]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a0b2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a0b4:	f001 0103 	and.w	r1, r1, #3
 800a0b8:	2903      	cmp	r1, #3
 800a0ba:	f000 81e8 	beq.w	800a48e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 800a0be:	2102      	movs	r1, #2
 800a0c0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a0c4:	f7ff fa98 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	f040 81ec 	bne.w	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xdca>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a0ce:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a0d2:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a0d6:	e589      	b.n	8009bec <HAL_RCCEx_PeriphCLKConfig+0x510>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0d8:	49a2      	ldr	r1, [pc, #648]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a0da:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a0dc:	f001 0103 	and.w	r1, r1, #3
 800a0e0:	2903      	cmp	r1, #3
 800a0e2:	f000 81d7 	beq.w	800a494 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
 800a0e6:	2102      	movs	r1, #2
 800a0e8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a0ec:	f7ff fa84 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	f000 81d2 	beq.w	800a49a <HAL_RCCEx_PeriphCLKConfig+0xdbe>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a0f6:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
        status = HAL_ERROR;
 800a0fa:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a0fc:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a100:	e582      	b.n	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a102:	4898      	ldr	r0, [pc, #608]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a104:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800a106:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800a10a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a10c:	2d00      	cmp	r5, #0
 800a10e:	f43f adc0 	beq.w	8009c92 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
 800a112:	462e      	mov	r6, r5
 800a114:	e5c4      	b.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a116:	4f93      	ldr	r7, [pc, #588]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a118:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a11a:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 800a11e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 800a120:	2d00      	cmp	r5, #0
 800a122:	f47f ade0 	bne.w	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
 800a126:	e6a7      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x79c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a128:	488e      	ldr	r0, [pc, #568]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a12a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a12c:	f000 0003 	and.w	r0, r0, #3
 800a130:	2803      	cmp	r0, #3
 800a132:	f43f ad7e 	beq.w	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x556>
 800a136:	f104 0008 	add.w	r0, r4, #8
 800a13a:	f7ff f9eb 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800a13e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a140:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a144:	bb7d      	cbnz	r5, 800a1a6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800a146:	e741      	b.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a148:	4986      	ldr	r1, [pc, #536]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a14a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a14c:	f001 0103 	and.w	r1, r1, #3
 800a150:	2903      	cmp	r1, #3
 800a152:	f43f ac3c 	beq.w	80099ce <HAL_RCCEx_PeriphCLKConfig+0x2f2>
 800a156:	2101      	movs	r1, #1
 800a158:	f104 0008 	add.w	r0, r4, #8
 800a15c:	f7ff f9da 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800a160:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a162:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a166:	2d00      	cmp	r5, #0
 800a168:	f43f af16 	beq.w	8009f98 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800a16c:	462e      	mov	r6, r5
 800a16e:	f7ff bbd3 	b.w	8009918 <HAL_RCCEx_PeriphCLKConfig+0x23c>
 800a172:	462e      	mov	r6, r5
 800a174:	e571      	b.n	8009c5a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800a176:	462e      	mov	r6, r5
 800a178:	f7ff bb59 	b.w	800982e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800a17c:	462e      	mov	r6, r5
 800a17e:	e42a      	b.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 800a180:	462e      	mov	r6, r5
 800a182:	f7ff bb7d 	b.w	8009880 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800a186:	462e      	mov	r6, r5
 800a188:	f7ff bb0d 	b.w	80097a6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 800a18c:	462e      	mov	r6, r5
 800a18e:	f7ff bb33 	b.w	80097f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a192:	4605      	mov	r5, r0
 800a194:	e608      	b.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a196:	4605      	mov	r5, r0
 800a198:	e618      	b.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0x6f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a19a:	4605      	mov	r5, r0
 800a19c:	e5f2      	b.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a19e:	4605      	mov	r5, r0
 800a1a0:	e626      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x714>
 800a1a2:	462e      	mov	r6, r5
 800a1a4:	e4f1      	b.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800a1a6:	462e      	mov	r6, r5
 800a1a8:	e545      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x55a>
 800a1aa:	462e      	mov	r6, r5
 800a1ac:	e516      	b.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0x500>
 800a1ae:	462e      	mov	r6, r5
 800a1b0:	f7ff bb8a 	b.w	80098c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a1b4:	4f6b      	ldr	r7, [pc, #428]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a1b6:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 800a1ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a1bc:	f021 0107 	bic.w	r1, r1, #7
 800a1c0:	4301      	orrs	r1, r0
 800a1c2:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a1c4:	e48f      	b.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800a1c6:	462e      	mov	r6, r5
 800a1c8:	e4b6      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 800a1ca:	462e      	mov	r6, r5
 800a1cc:	f7ff bbf1 	b.w	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a1d0:	4f64      	ldr	r7, [pc, #400]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a1d2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800a1d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a1d8:	f021 0107 	bic.w	r1, r1, #7
 800a1dc:	4301      	orrs	r1, r0
 800a1de:	6579      	str	r1, [r7, #84]	@ 0x54
 800a1e0:	e45c      	b.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a1e2:	462e      	mov	r6, r5
 800a1e4:	e438      	b.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a1e6:	495f      	ldr	r1, [pc, #380]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a1e8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a1ea:	f001 0103 	and.w	r1, r1, #3
 800a1ee:	2903      	cmp	r1, #3
 800a1f0:	f43f ae1f 	beq.w	8009e32 <HAL_RCCEx_PeriphCLKConfig+0x756>
 800a1f4:	2102      	movs	r1, #2
 800a1f6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a1fa:	f7ff f9fd 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a1fe:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a200:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a204:	2d00      	cmp	r5, #0
 800a206:	d1de      	bne.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800a208:	e48e      	b.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x44c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a20a:	4956      	ldr	r1, [pc, #344]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a20c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a20e:	f001 0103 	and.w	r1, r1, #3
 800a212:	2903      	cmp	r1, #3
 800a214:	f43f ae27 	beq.w	8009e66 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800a218:	2102      	movs	r1, #2
 800a21a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a21e:	f7ff f9eb 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a222:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a224:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a228:	2d00      	cmp	r5, #0
 800a22a:	d1be      	bne.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xace>
 800a22c:	e4ce      	b.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a22e:	494d      	ldr	r1, [pc, #308]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a230:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a232:	f001 0103 	and.w	r1, r1, #3
 800a236:	2903      	cmp	r1, #3
 800a238:	f43f ae08 	beq.w	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x770>
 800a23c:	2102      	movs	r1, #2
 800a23e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a242:	f7ff f9d9 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a246:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a248:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a24c:	2d00      	cmp	r5, #0
 800a24e:	d1a8      	bne.n	800a1a2 <HAL_RCCEx_PeriphCLKConfig+0xac6>
 800a250:	e493      	b.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x49e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a252:	4944      	ldr	r1, [pc, #272]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a254:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a256:	f001 0103 	and.w	r1, r1, #3
 800a25a:	2903      	cmp	r1, #3
 800a25c:	f43f ab84 	beq.w	8009968 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800a260:	2102      	movs	r1, #2
 800a262:	f104 0008 	add.w	r0, r4, #8
 800a266:	f7ff f955 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800a26a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a26c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a270:	2d00      	cmp	r5, #0
 800a272:	d180      	bne.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 800a274:	f7ff bad4 	b.w	8009820 <HAL_RCCEx_PeriphCLKConfig+0x144>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a278:	493a      	ldr	r1, [pc, #232]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a27a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a27c:	f001 0103 	and.w	r1, r1, #3
 800a280:	2903      	cmp	r1, #3
 800a282:	f43f ab94 	beq.w	80099ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a286:	2101      	movs	r1, #1
 800a288:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a28c:	f7ff f9b4 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a290:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a292:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a296:	2d00      	cmp	r5, #0
 800a298:	d197      	bne.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800a29a:	f7ff bb33 	b.w	8009904 <HAL_RCCEx_PeriphCLKConfig+0x228>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a29e:	4931      	ldr	r1, [pc, #196]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a2a0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a2a2:	f001 0103 	and.w	r1, r1, #3
 800a2a6:	2903      	cmp	r1, #3
 800a2a8:	f43f acd5 	beq.w	8009c56 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800a2ac:	2101      	movs	r1, #1
 800a2ae:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a2b2:	f7ff f9a1 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a2b6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a2b8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a2bc:	2d00      	cmp	r5, #0
 800a2be:	f47f af58 	bne.w	800a172 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 800a2c2:	e658      	b.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0x89a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a2c4:	4927      	ldr	r1, [pc, #156]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a2c6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a2c8:	f001 0103 	and.w	r1, r1, #3
 800a2cc:	2903      	cmp	r1, #3
 800a2ce:	f000 80f1 	beq.w	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 800a2d2:	2102      	movs	r1, #2
 800a2d4:	f104 0008 	add.w	r0, r4, #8
 800a2d8:	f7ff f91c 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800a2dc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a2de:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a2e2:	2d00      	cmp	r5, #0
 800a2e4:	f47f af4a 	bne.w	800a17c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 800a2e8:	e5ee      	b.n	8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a2ea:	491e      	ldr	r1, [pc, #120]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a2ec:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a2ee:	f001 0103 	and.w	r1, r1, #3
 800a2f2:	2903      	cmp	r1, #3
 800a2f4:	f43f ab4e 	beq.w	8009994 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a2fe:	f7ff f97b 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a302:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a304:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a308:	2d00      	cmp	r5, #0
 800a30a:	f47f af50 	bne.w	800a1ae <HAL_RCCEx_PeriphCLKConfig+0xad2>
 800a30e:	f7ff bad4 	b.w	80098ba <HAL_RCCEx_PeriphCLKConfig+0x1de>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a312:	4914      	ldr	r1, [pc, #80]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a314:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a316:	f001 0103 	and.w	r1, r1, #3
 800a31a:	2903      	cmp	r1, #3
 800a31c:	f43f ab11 	beq.w	8009942 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800a320:	2100      	movs	r1, #0
 800a322:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a326:	f7ff f967 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a32a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800a32c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a330:	2d00      	cmp	r5, #0
 800a332:	f47f af28 	bne.w	800a186 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800a336:	f7ff ba2f 	b.w	8009798 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a33a:	490a      	ldr	r1, [pc, #40]	@ (800a364 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 800a33c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a33e:	f001 0103 	and.w	r1, r1, #3
 800a342:	2903      	cmp	r1, #3
 800a344:	f43f ab1b 	beq.w	800997e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800a348:	2100      	movs	r1, #0
 800a34a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a34e:	f7ff f953 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a352:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a354:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a358:	2d00      	cmp	r5, #0
 800a35a:	f47f af11 	bne.w	800a180 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800a35e:	f7ff ba88 	b.w	8009872 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a362:	bf00      	nop
 800a364:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a368:	4966      	ldr	r1, [pc, #408]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a36a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a36c:	f001 0103 	and.w	r1, r1, #3
 800a370:	2903      	cmp	r1, #3
 800a372:	f43f aaf3 	beq.w	800995c <HAL_RCCEx_PeriphCLKConfig+0x280>
 800a376:	2100      	movs	r1, #0
 800a378:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a37c:	f7ff f93c 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a380:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a382:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a386:	2d00      	cmp	r5, #0
 800a388:	f47f af00 	bne.w	800a18c <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800a38c:	f7ff ba2d 	b.w	80097ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a390:	495c      	ldr	r1, [pc, #368]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a392:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a394:	f001 0103 	and.w	r1, r1, #3
 800a398:	2903      	cmp	r1, #3
 800a39a:	f43f a9db 	beq.w	8009754 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800a39e:	2100      	movs	r1, #0
 800a3a0:	f104 0008 	add.w	r0, r4, #8
 800a3a4:	f7ff f8b6 	bl	8009514 <RCCEx_PLL2_Config.part.0>
 800a3a8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800a3aa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a3ae:	2d00      	cmp	r5, #0
 800a3b0:	f43f ae69 	beq.w	800a086 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 800a3b4:	462e      	mov	r6, r5
 800a3b6:	f7ff b9cf 	b.w	8009758 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3ba:	4952      	ldr	r1, [pc, #328]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a3bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a3be:	f001 0103 	and.w	r1, r1, #3
 800a3c2:	2903      	cmp	r1, #3
 800a3c4:	f43f a9c6 	beq.w	8009754 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a3ce:	f7ff f913 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a3d2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800a3d4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800a3d8:	e652      	b.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a3da:	494a      	ldr	r1, [pc, #296]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a3dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a3de:	f001 0103 	and.w	r1, r1, #3
 800a3e2:	2903      	cmp	r1, #3
 800a3e4:	f43f adfb 	beq.w	8009fde <HAL_RCCEx_PeriphCLKConfig+0x902>
 800a3e8:	2102      	movs	r1, #2
 800a3ea:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a3ee:	f7ff f903 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a3f2:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a3f4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a3f8:	2e00      	cmp	r6, #0
 800a3fa:	f47f a99f 	bne.w	800973c <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a3fe:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 800a400:	f7ff b995 	b.w	800972e <HAL_RCCEx_PeriphCLKConfig+0x52>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a404:	493f      	ldr	r1, [pc, #252]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a406:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a408:	f001 0103 	and.w	r1, r1, #3
 800a40c:	2903      	cmp	r1, #3
 800a40e:	d03a      	beq.n	800a486 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 800a410:	2101      	movs	r1, #1
 800a412:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a416:	f7ff f8ef 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a41a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a41c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a420:	2d00      	cmp	r5, #0
 800a422:	f47f ab5f 	bne.w	8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800a426:	e6c5      	b.n	800a1b4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a428:	4936      	ldr	r1, [pc, #216]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a42a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a42c:	f001 0103 	and.w	r1, r1, #3
 800a430:	2903      	cmp	r1, #3
 800a432:	d024      	beq.n	800a47e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800a434:	2101      	movs	r1, #1
 800a436:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a43a:	f7ff f8dd 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a43e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a440:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a444:	2d00      	cmp	r5, #0
 800a446:	f47f ab28 	bne.w	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x3be>
 800a44a:	e6c1      	b.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a44c:	492d      	ldr	r1, [pc, #180]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a44e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800a450:	f001 0103 	and.w	r1, r1, #3
 800a454:	2903      	cmp	r1, #3
 800a456:	f43f aafd 	beq.w	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800a45a:	2101      	movs	r1, #1
 800a45c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800a460:	f7ff f8ca 	bl	80095f8 <RCCEx_PLL3_Config.part.0>
 800a464:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a466:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800a46a:	2d00      	cmp	r5, #0
 800a46c:	f47f aeb9 	bne.w	800a1e2 <HAL_RCCEx_PeriphCLKConfig+0xb06>
 800a470:	e5cd      	b.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0x932>
        ret = HAL_TIMEOUT;
 800a472:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a474:	462e      	mov	r6, r5
 800a476:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a47a:	f7ff baaf 	b.w	80099dc <HAL_RCCEx_PeriphCLKConfig+0x300>
 800a47e:	2601      	movs	r6, #1
 800a480:	4635      	mov	r5, r6
 800a482:	f7ff bb0b 	b.w	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a486:	2601      	movs	r6, #1
 800a488:	4635      	mov	r5, r6
 800a48a:	f7ff bb2c 	b.w	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
        status = HAL_ERROR;
 800a48e:	2601      	movs	r6, #1
 800a490:	f7ff bbac 	b.w	8009bec <HAL_RCCEx_PeriphCLKConfig+0x510>
        status = HAL_ERROR;
 800a494:	2601      	movs	r6, #1
 800a496:	f7ff bbb7 	b.w	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a49a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a49e:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a4a2:	f7ff bbb1 	b.w	8009c08 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a4a6:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
        status = HAL_ERROR;
 800a4aa:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a4ac:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a4b0:	f7ff bb9c 	b.w	8009bec <HAL_RCCEx_PeriphCLKConfig+0x510>
 800a4b4:	2601      	movs	r6, #1
 800a4b6:	4635      	mov	r5, r6
 800a4b8:	f7ff ba8d 	b.w	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
        tickstart = HAL_GetTick();
 800a4bc:	f7f8 fe84 	bl	80031c8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a4c0:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>
        tickstart = HAL_GetTick();
 800a4c4:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4c6:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a4ca:	e004      	b.n	800a4d6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4cc:	f7f8 fe7c 	bl	80031c8 <HAL_GetTick>
 800a4d0:	1bc0      	subs	r0, r0, r7
 800a4d2:	4548      	cmp	r0, r9
 800a4d4:	d810      	bhi.n	800a4f8 <HAL_RCCEx_PeriphCLKConfig+0xe1c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a4d6:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800a4da:	079b      	lsls	r3, r3, #30
 800a4dc:	d5f6      	bpl.n	800a4cc <HAL_RCCEx_PeriphCLKConfig+0xdf0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a4de:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800a4e2:	e529      	b.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 800a4e4:	4807      	ldr	r0, [pc, #28]	@ (800a504 <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 800a4e6:	4a08      	ldr	r2, [pc, #32]	@ (800a508 <HAL_RCCEx_PeriphCLKConfig+0xe2c>)
 800a4e8:	6901      	ldr	r1, [r0, #16]
 800a4ea:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800a4ee:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 800a4f2:	430a      	orrs	r2, r1
 800a4f4:	6102      	str	r2, [r0, #16]
 800a4f6:	e52a      	b.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0x872>
        status = ret;
 800a4f8:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a4fa:	e9d4 3200 	ldrd	r3, r2, [r4]
 800a4fe:	4635      	mov	r5, r6
 800a500:	f7ff ba6c 	b.w	80099dc <HAL_RCCEx_PeriphCLKConfig+0x300>
 800a504:	58024400 	.word	0x58024400
 800a508:	00ffffcf 	.word	0x00ffffcf

0800a50c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a50c:	4a47      	ldr	r2, [pc, #284]	@ (800a62c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 800a50e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a510:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a512:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a514:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 800a516:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a51a:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a51e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 800a520:	d05b      	beq.n	800a5da <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a522:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a526:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a52a:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a52e:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a532:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 800a536:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a538:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a53c:	ee06 1a90 	vmov	s13, r1
 800a540:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800a544:	d003      	beq.n	800a54e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 800a546:	2c02      	cmp	r4, #2
 800a548:	d06a      	beq.n	800a620 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 800a54a:	2c00      	cmp	r4, #0
 800a54c:	d04a      	beq.n	800a5e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a54e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800a630 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800a552:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a556:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a55c:	ee07 3a90 	vmov	s15, r3
 800a560:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a568:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a56c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a570:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a574:	4a2d      	ldr	r2, [pc, #180]	@ (800a62c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 800a576:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800a57a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a57c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a580:	ee07 3a10 	vmov	s14, r3
 800a584:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800a588:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a58a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a58e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a592:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a596:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a59a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a59c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a5a0:	ee07 3a10 	vmov	s14, r3
 800a5a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a5a8:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a5ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a5b0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a5b4:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a5b8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800a5ba:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a5be:	ee06 3a90 	vmov	s13, r3
 800a5c2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a5c6:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a5ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a5ce:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800a5d2:	ee17 3a90 	vmov	r3, s15
 800a5d6:	6083      	str	r3, [r0, #8]
}
 800a5d8:	4770      	bx	lr
 800a5da:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a5dc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a5e0:	6083      	str	r3, [r0, #8]
}
 800a5e2:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5e4:	6813      	ldr	r3, [r2, #0]
 800a5e6:	069b      	lsls	r3, r3, #26
 800a5e8:	d51d      	bpl.n	800a626 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5ea:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a5ec:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a5f0:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5f2:	4910      	ldr	r1, [pc, #64]	@ (800a634 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 800a5f4:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a5f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5fc:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a5fe:	ee07 3a90 	vmov	s15, r3
 800a602:	ee06 1a10 	vmov	s12, r1
 800a606:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a60a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a60e:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800a612:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800a616:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800a61a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a61e:	e7a9      	b.n	800a574 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a620:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a638 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 800a624:	e795      	b.n	800a552 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a626:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a63c <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 800a62a:	e792      	b.n	800a552 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800a62c:	58024400 	.word	0x58024400
 800a630:	4a742400 	.word	0x4a742400
 800a634:	03d09000 	.word	0x03d09000
 800a638:	4bbebc20 	.word	0x4bbebc20
 800a63c:	4c742400 	.word	0x4c742400

0800a640 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a640:	4a47      	ldr	r2, [pc, #284]	@ (800a760 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 800a642:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a644:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a646:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a648:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 800a64a:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a64e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a652:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 800a654:	d05b      	beq.n	800a70e <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a656:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a65a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a65e:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a662:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a666:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 800a66a:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a66c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a670:	ee06 1a90 	vmov	s13, r1
 800a674:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800a678:	d003      	beq.n	800a682 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 800a67a:	2c02      	cmp	r4, #2
 800a67c:	d06a      	beq.n	800a754 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 800a67e:	2c00      	cmp	r4, #0
 800a680:	d04a      	beq.n	800a718 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a682:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800a764 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800a686:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a68a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a68c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a690:	ee07 3a90 	vmov	s15, r3
 800a694:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a69c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6a0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a6a4:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a6a8:	4a2d      	ldr	r2, [pc, #180]	@ (800a760 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 800a6aa:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800a6ae:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a6b0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a6b4:	ee07 3a10 	vmov	s14, r3
 800a6b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800a6bc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a6be:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a6c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a6c6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a6ca:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a6ce:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a6d0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a6d4:	ee07 3a10 	vmov	s14, r3
 800a6d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a6dc:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a6e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a6e4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a6e8:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a6ec:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800a6ee:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a6f2:	ee06 3a90 	vmov	s13, r3
 800a6f6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a6fa:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a6fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a702:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800a706:	ee17 3a90 	vmov	r3, s15
 800a70a:	6083      	str	r3, [r0, #8]
}
 800a70c:	4770      	bx	lr
 800a70e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a710:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a714:	6083      	str	r3, [r0, #8]
}
 800a716:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a718:	6813      	ldr	r3, [r2, #0]
 800a71a:	069b      	lsls	r3, r3, #26
 800a71c:	d51d      	bpl.n	800a75a <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a71e:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a720:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a724:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a726:	4910      	ldr	r1, [pc, #64]	@ (800a768 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 800a728:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a72c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a730:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a732:	ee07 3a90 	vmov	s15, r3
 800a736:	ee06 1a10 	vmov	s12, r1
 800a73a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a73e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a742:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800a746:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800a74a:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800a74e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a752:	e7a9      	b.n	800a6a8 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a754:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a76c <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 800a758:	e795      	b.n	800a686 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a75a:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a770 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 800a75e:	e792      	b.n	800a686 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800a760:	58024400 	.word	0x58024400
 800a764:	4a742400 	.word	0x4a742400
 800a768:	03d09000 	.word	0x03d09000
 800a76c:	4bbebc20 	.word	0x4bbebc20
 800a770:	4c742400 	.word	0x4c742400

0800a774 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a774:	4a47      	ldr	r2, [pc, #284]	@ (800a894 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 800a776:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a778:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a77a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a77c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 800a77e:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a782:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a786:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 800a788:	d05b      	beq.n	800a842 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a78a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a78e:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a792:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a796:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a79a:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 800a79e:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a7a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a7a4:	ee06 1a90 	vmov	s13, r1
 800a7a8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800a7ac:	d06f      	beq.n	800a88e <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 800a7ae:	2c02      	cmp	r4, #2
 800a7b0:	d06a      	beq.n	800a888 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
 800a7b2:	2c00      	cmp	r4, #0
 800a7b4:	d04a      	beq.n	800a84c <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a7b6:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800a898 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 800a7ba:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800a7be:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800a7c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7c4:	ee07 3a90 	vmov	s15, r3
 800a7c8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a7cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a7d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7d4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a7d8:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a7dc:	4a2d      	ldr	r2, [pc, #180]	@ (800a894 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 800a7de:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800a7e2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800a7e4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a7e8:	ee07 3a10 	vmov	s14, r3
 800a7ec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800a7f0:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a7f2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a7f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a7fa:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a7fe:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a802:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800a804:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800a808:	ee07 3a10 	vmov	s14, r3
 800a80c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a810:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a814:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a818:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800a81c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a820:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800a822:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800a826:	ee06 3a90 	vmov	s13, r3
 800a82a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a82e:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a832:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a836:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800a83a:	ee17 3a90 	vmov	r3, s15
 800a83e:	6083      	str	r3, [r0, #8]
}
 800a840:	4770      	bx	lr
 800a842:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a844:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a848:	6083      	str	r3, [r0, #8]
}
 800a84a:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a84c:	6813      	ldr	r3, [r2, #0]
 800a84e:	069b      	lsls	r3, r3, #26
 800a850:	d5b1      	bpl.n	800a7b6 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a852:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a854:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a858:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a85a:	4910      	ldr	r1, [pc, #64]	@ (800a89c <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 800a85c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a860:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a864:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a866:	ee07 3a90 	vmov	s15, r3
 800a86a:	ee06 1a10 	vmov	s12, r1
 800a86e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a872:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a876:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800a87a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800a87e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800a882:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a886:	e7a9      	b.n	800a7dc <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a888:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a8a0 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 800a88c:	e795      	b.n	800a7ba <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a88e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800a8a4 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800a892:	e792      	b.n	800a7ba <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800a894:	58024400 	.word	0x58024400
 800a898:	4c742400 	.word	0x4c742400
 800a89c:	03d09000 	.word	0x03d09000
 800a8a0:	4bbebc20 	.word	0x4bbebc20
 800a8a4:	4a742400 	.word	0x4a742400

0800a8a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a8a8:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 800a8ac:	430b      	orrs	r3, r1
{
 800a8ae:	b500      	push	{lr}
 800a8b0:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a8b2:	d071      	beq.n	800a998 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 800a8b4:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 800a8b8:	430b      	orrs	r3, r1
 800a8ba:	d033      	beq.n	800a924 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 800a8bc:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 800a8c0:	430b      	orrs	r3, r1
 800a8c2:	f000 80c6 	beq.w	800aa52 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a8c6:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 800a8ca:	430b      	orrs	r3, r1
 800a8cc:	d078      	beq.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a8ce:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800a8d2:	430b      	orrs	r3, r1
 800a8d4:	f000 80d3 	beq.w	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a8d8:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 800a8dc:	430b      	orrs	r3, r1
 800a8de:	f000 812c 	beq.w	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0x292>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a8e2:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800a8e6:	430b      	orrs	r3, r1
 800a8e8:	f000 8140 	beq.w	800ab6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a8ec:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 800a8f0:	430b      	orrs	r3, r1
 800a8f2:	f000 8103 	beq.w	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0x254>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a8f6:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 800a8fa:	4308      	orrs	r0, r1
 800a8fc:	d137      	bne.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a8fe:	4b96      	ldr	r3, [pc, #600]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a902:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 800a906:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a90a:	d07f      	beq.n	800aa0c <HAL_RCCEx_GetPeriphCLKFreq+0x164>
 800a90c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a910:	f000 8167 	beq.w	800abe2 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800a914:	bb5b      	cbnz	r3, 800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a916:	4b90      	ldr	r3, [pc, #576]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a918:	6818      	ldr	r0, [r3, #0]
 800a91a:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800a91e:	d038      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = HSE_VALUE;
 800a920:	488e      	ldr	r0, [pc, #568]	@ (800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800a922:	e036      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
 800a924:	4a8c      	ldr	r2, [pc, #560]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a926:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a928:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 800a92c:	2b80      	cmp	r3, #128	@ 0x80
 800a92e:	f000 808b 	beq.w	800aa48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 800a932:	d920      	bls.n	800a976 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
 800a934:	2bc0      	cmp	r3, #192	@ 0xc0
 800a936:	d02b      	beq.n	800a990 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800a938:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a93c:	d117      	bne.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a93e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a940:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a942:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a946:	0749      	lsls	r1, r1, #29
 800a948:	d502      	bpl.n	800a950 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f000 80c9 	beq.w	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a950:	4a81      	ldr	r2, [pc, #516]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a952:	6812      	ldr	r2, [r2, #0]
 800a954:	05d0      	lsls	r0, r2, #23
 800a956:	d503      	bpl.n	800a960 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 800a958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a95c:	f000 80cc 	beq.w	800aaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a960:	4a7d      	ldr	r2, [pc, #500]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a962:	6812      	ldr	r2, [r2, #0]
 800a964:	0391      	lsls	r1, r2, #14
 800a966:	d502      	bpl.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800a968:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a96c:	d0d8      	beq.n	800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 800a96e:	2000      	movs	r0, #0
}
 800a970:	b005      	add	sp, #20
 800a972:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800a976:	2b00      	cmp	r3, #0
 800a978:	d03f      	beq.n	800a9fa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800a97a:	2b40      	cmp	r3, #64	@ 0x40
 800a97c:	d1f7      	bne.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a97e:	6810      	ldr	r0, [r2, #0]
 800a980:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800a984:	d005      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a986:	a801      	add	r0, sp, #4
 800a988:	f7ff fdc0 	bl	800a50c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a98c:	9801      	ldr	r0, [sp, #4]
 800a98e:	e000      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        frequency = EXTERNAL_CLOCK_VALUE;
 800a990:	4873      	ldr	r0, [pc, #460]	@ (800ab60 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
}
 800a992:	b005      	add	sp, #20
 800a994:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a998:	4b6f      	ldr	r3, [pc, #444]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a99a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a99c:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800a9a0:	2b04      	cmp	r3, #4
 800a9a2:	d8e4      	bhi.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800a9a4:	a201      	add	r2, pc, #4	@ (adr r2, 800a9ac <HAL_RCCEx_GetPeriphCLKFreq+0x104>)
 800a9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9aa:	bf00      	nop
 800a9ac:	0800aa0d 	.word	0x0800aa0d
 800a9b0:	0800aa19 	.word	0x0800aa19
 800a9b4:	0800aa29 	.word	0x0800aa29
 800a9b8:	0800a991 	.word	0x0800a991
 800a9bc:	0800aa25 	.word	0x0800aa25
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a9c0:	4a65      	ldr	r2, [pc, #404]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a9c2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a9c4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800a9c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9cc:	d03c      	beq.n	800aa48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 800a9ce:	d935      	bls.n	800aa3c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800a9d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a9d4:	d0dc      	beq.n	800a990 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800a9d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9da:	d1c8      	bne.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9dc:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9de:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9e4:	0752      	lsls	r2, r2, #29
 800a9e6:	d5b3      	bpl.n	800a950 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d1b1      	bne.n	800a950 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a9ec:	4b5a      	ldr	r3, [pc, #360]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800a9ee:	485d      	ldr	r0, [pc, #372]	@ (800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a9f6:	40d8      	lsrs	r0, r3
 800a9f8:	e7cb      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a9fa:	6810      	ldr	r0, [r2, #0]
 800a9fc:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800aa00:	d0c7      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa02:	a801      	add	r0, sp, #4
 800aa04:	f7ff feb6 	bl	800a774 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa08:	9802      	ldr	r0, [sp, #8]
 800aa0a:	e7c2      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa0c:	4b52      	ldr	r3, [pc, #328]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aa0e:	6818      	ldr	r0, [r3, #0]
 800aa10:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800aa14:	d0bd      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800aa16:	e7f4      	b.n	800aa02 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa18:	4b4f      	ldr	r3, [pc, #316]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aa1a:	6818      	ldr	r0, [r3, #0]
 800aa1c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800aa20:	d0b7      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800aa22:	e7b0      	b.n	800a986 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa24:	4a4c      	ldr	r2, [pc, #304]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aa26:	e78a      	b.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa28:	4b4b      	ldr	r3, [pc, #300]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aa2a:	6818      	ldr	r0, [r3, #0]
 800aa2c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800aa30:	d0af      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa32:	a801      	add	r0, sp, #4
 800aa34:	f7ff fe04 	bl	800a640 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa38:	9801      	ldr	r0, [sp, #4]
 800aa3a:	e7aa      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d0dc      	beq.n	800a9fa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800aa40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa44:	d09b      	beq.n	800a97e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800aa46:	e792      	b.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa48:	6810      	ldr	r0, [r2, #0]
 800aa4a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800aa4e:	d0a0      	beq.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800aa50:	e7ef      	b.n	800aa32 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
    saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
 800aa52:	4a41      	ldr	r2, [pc, #260]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aa54:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800aa56:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
    switch (saiclocksource)
 800aa5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa5e:	d0f3      	beq.n	800aa48 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 800aa60:	d805      	bhi.n	800aa6e <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d0c9      	beq.n	800a9fa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800aa66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa6a:	d088      	beq.n	800a97e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800aa6c:	e77f      	b.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800aa6e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800aa72:	d08d      	beq.n	800a990 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800aa74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa78:	f43f af61 	beq.w	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 800aa7c:	e777      	b.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800aa7e:	4a36      	ldr	r2, [pc, #216]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aa80:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800aa82:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 800aa86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800aa8a:	d025      	beq.n	800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 800aa8c:	d80f      	bhi.n	800aaae <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 800aa8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa92:	d048      	beq.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 800aa94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa98:	d116      	bne.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa9a:	6810      	ldr	r0, [r2, #0]
 800aa9c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800aaa0:	f43f af77 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaa4:	a801      	add	r0, sp, #4
 800aaa6:	f7ff fdcb 	bl	800a640 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aaaa:	9802      	ldr	r0, [sp, #8]
 800aaac:	e771      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 800aaae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aab2:	d01c      	beq.n	800aaee <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 800aab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aab8:	f47f af59 	bne.w	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aabc:	6810      	ldr	r0, [r2, #0]
 800aabe:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800aac2:	f43f af66 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800aac6:	e72b      	b.n	800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	f47f af50 	bne.w	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
}
 800aace:	b005      	add	sp, #20
 800aad0:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800aad4:	f7fe bcd6 	b.w	8009484 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aad8:	6810      	ldr	r0, [r2, #0]
 800aada:	f010 0004 	ands.w	r0, r0, #4
 800aade:	f43f af58 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aae2:	6813      	ldr	r3, [r2, #0]
 800aae4:	481f      	ldr	r0, [pc, #124]	@ (800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800aae6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800aaea:	40d8      	lsrs	r0, r3
 800aaec:	e751      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aaee:	6810      	ldr	r0, [r2, #0]
 800aaf0:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800aaf4:	f43f af4d 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = CSI_VALUE;
 800aaf8:	481b      	ldr	r0, [pc, #108]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800aafa:	e74a      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800aafc:	4a16      	ldr	r2, [pc, #88]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800aafe:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800ab00:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 800ab04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ab08:	d072      	beq.n	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 800ab0a:	d83e      	bhi.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 800ab0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab10:	d067      	beq.n	800abe2 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800ab12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab16:	d14b      	bne.n	800abb0 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab18:	4b0f      	ldr	r3, [pc, #60]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ab1a:	6818      	ldr	r0, [r3, #0]
 800ab1c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800ab20:	f43f af37 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800ab24:	e7be      	b.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab26:	6810      	ldr	r0, [r2, #0]
 800ab28:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800ab2c:	f43f af31 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab30:	a801      	add	r0, sp, #4
 800ab32:	f7ff fceb 	bl	800a50c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab36:	9802      	ldr	r0, [sp, #8]
 800ab38:	e72b      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ab3a:	4a07      	ldr	r2, [pc, #28]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800ab3c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800ab3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 800ab42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab46:	d042      	beq.n	800abce <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 800ab48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab4c:	f43f af46 	beq.w	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	f47f af0c 	bne.w	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800ab56:	e712      	b.n	800a97e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800ab58:	58024400 	.word	0x58024400
 800ab5c:	017d7840 	.word	0x017d7840
 800ab60:	00bb8000 	.word	0x00bb8000
 800ab64:	03d09000 	.word	0x03d09000
 800ab68:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ab6c:	4b23      	ldr	r3, [pc, #140]	@ (800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800ab6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 800ab70:	03d2      	lsls	r2, r2, #15
 800ab72:	f57f af4c 	bpl.w	800aa0e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab76:	6818      	ldr	r0, [r3, #0]
 800ab78:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800ab7c:	f43f af09 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab80:	a801      	add	r0, sp, #4
 800ab82:	f7ff fcc3 	bl	800a50c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ab86:	9803      	ldr	r0, [sp, #12]
 800ab88:	e703      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 800ab8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab8e:	f43f aec2 	beq.w	800a916 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 800ab92:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800ab96:	f43f aefb 	beq.w	800a990 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800ab9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab9e:	f47f aee6 	bne.w	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aba2:	4b16      	ldr	r3, [pc, #88]	@ (800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800aba4:	6818      	ldr	r0, [r3, #0]
 800aba6:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800abaa:	f43f aef2 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800abae:	e7a3      	b.n	800aaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
    switch (srcclk)
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	f47f aedc 	bne.w	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800abb6:	f7fe fc25 	bl	8009404 <HAL_RCC_GetHCLKFreq>
 800abba:	4b10      	ldr	r3, [pc, #64]	@ (800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800abbc:	4a10      	ldr	r2, [pc, #64]	@ (800ac00 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 800abbe:	6a1b      	ldr	r3, [r3, #32]
 800abc0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800abc4:	5cd3      	ldrb	r3, [r2, r3]
 800abc6:	f003 031f 	and.w	r3, r3, #31
 800abca:	40d8      	lsrs	r0, r3
        break;
 800abcc:	e6e1      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abce:	6810      	ldr	r0, [r2, #0]
 800abd0:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800abd4:	f43f aedd 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abd8:	a801      	add	r0, sp, #4
 800abda:	f7ff fd31 	bl	800a640 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800abde:	9803      	ldr	r0, [sp, #12]
 800abe0:	e6d7      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abe2:	4b06      	ldr	r3, [pc, #24]	@ (800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800abe4:	6818      	ldr	r0, [r3, #0]
 800abe6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800abea:	f43f aed2 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800abee:	e79f      	b.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800abf0:	6810      	ldr	r0, [r2, #0]
 800abf2:	f010 0004 	ands.w	r0, r0, #4
 800abf6:	f43f aecc 	beq.w	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800abfa:	e6f7      	b.n	800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800abfc:	58024400 	.word	0x58024400
 800ac00:	08010198 	.word	0x08010198

0800ac04 <HAL_RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ac04:	6803      	ldr	r3, [r0, #0]
{
 800ac06:	b530      	push	{r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ac08:	689c      	ldr	r4, [r3, #8]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ac0a:	6918      	ldr	r0, [r3, #16]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800ac0c:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ac0e:	f3c0 000e 	ubfx	r0, r0, #0, #15

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800ac12:	f3c3 2e06 	ubfx	lr, r3, #8, #7
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800ac16:	f003 0c7f 	and.w	ip, r3, #127	@ 0x7f
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800ac1a:	f3c3 4506 	ubfx	r5, r3, #16, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ac1e:	e9c1 4001 	strd	r4, r0, [r1, #4]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800ac22:	f3c3 4405 	ubfx	r4, r3, #16, #6
 800ac26:	2000      	movs	r0, #0
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800ac28:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800ac2c:	f364 0007 	bfi	r0, r4, #0, #8
 800ac30:	f36e 200f 	bfi	r0, lr, #8, #8
 800ac34:	f36c 4017 	bfi	r0, ip, #16, #8
 800ac38:	f363 601f 	bfi	r0, r3, #24, #8
 800ac3c:	6008      	str	r0, [r1, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ac3e:	b9da      	cbnz	r2, 800ac78 <HAL_RTC_GetTime+0x74>
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ac40:	ea4f 131e 	mov.w	r3, lr, lsr #4
  return (tmp + (Value & 0x0FU));
 800ac44:	f00e 0e0f 	and.w	lr, lr, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ac48:	0924      	lsrs	r4, r4, #4
  return (tmp + (Value & 0x0FU));
 800ac4a:	f005 050f 	and.w	r5, r5, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ac4e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ac52:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & 0x0FU));
 800ac56:	eb0e 0e43 	add.w	lr, lr, r3, lsl #1
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ac5a:	ea4f 131c 	mov.w	r3, ip, lsr #4
  return (tmp + (Value & 0x0FU));
 800ac5e:	f00c 0c0f 	and.w	ip, ip, #15
 800ac62:	eb05 0544 	add.w	r5, r5, r4, lsl #1
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800ac66:	f881 e001 	strb.w	lr, [r1, #1]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ac6a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800ac6e:	700d      	strb	r5, [r1, #0]
  return (tmp + (Value & 0x0FU));
 800ac70:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800ac74:	f881 c002 	strb.w	ip, [r1, #2]
}
 800ac78:	2000      	movs	r0, #0
 800ac7a:	bd30      	pop	{r4, r5, pc}

0800ac7c <HAL_RTC_GetDate>:
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ac7c:	6803      	ldr	r3, [r0, #0]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800ac7e:	2000      	movs	r0, #0
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ac80:	685b      	ldr	r3, [r3, #4]
{
 800ac82:	b510      	push	{r4, lr}
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800ac84:	f3c3 3e42 	ubfx	lr, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800ac88:	f3c3 4c07 	ubfx	ip, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800ac8c:	f3c3 2407 	ubfx	r4, r3, #8, #8
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800ac90:	f36e 0007 	bfi	r0, lr, #0, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800ac94:	f3c3 2e04 	ubfx	lr, r3, #8, #5
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800ac98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800ac9c:	f36e 200f 	bfi	r0, lr, #8, #8
 800aca0:	f363 4017 	bfi	r0, r3, #16, #8
 800aca4:	f36c 601f 	bfi	r0, ip, #24, #8
 800aca8:	6008      	str	r0, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 800acaa:	b9d2      	cbnz	r2, 800ace2 <HAL_RTC_GetDate+0x66>
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800acac:	091a      	lsrs	r2, r3, #4
  return (tmp + (Value & 0x0FU));
 800acae:	f003 030f 	and.w	r3, r3, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800acb2:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
  return (tmp + (Value & 0x0FU));
 800acb6:	f004 040f 	and.w	r4, r4, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800acba:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800acbe:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  return (tmp + (Value & 0x0FU));
 800acc2:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800acc6:	eb04 044e 	add.w	r4, r4, lr, lsl #1
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800acca:	708b      	strb	r3, [r1, #2]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800accc:	ea4f 131c 	mov.w	r3, ip, lsr #4
  return (tmp + (Value & 0x0FU));
 800acd0:	f00c 0c0f 	and.w	ip, ip, #15
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800acd4:	704c      	strb	r4, [r1, #1]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800acd6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 800acda:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800acde:	f881 c003 	strb.w	ip, [r1, #3]
}
 800ace2:	2000      	movs	r0, #0
 800ace4:	bd10      	pop	{r4, pc}
 800ace6:	bf00      	nop

0800ace8 <RTC_ExitInitMode>:
{
 800ace8:	b538      	push	{r3, r4, r5, lr}
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800acea:	4b20      	ldr	r3, [pc, #128]	@ (800ad6c <RTC_ExitInitMode+0x84>)
{
 800acec:	4604      	mov	r4, r0
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800acee:	6801      	ldr	r1, [r0, #0]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800acf0:	68da      	ldr	r2, [r3, #12]
 800acf2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800acf6:	60da      	str	r2, [r3, #12]
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800acf8:	699a      	ldr	r2, [r3, #24]
 800acfa:	0690      	lsls	r0, r2, #26
 800acfc:	d411      	bmi.n	800ad22 <RTC_ExitInitMode+0x3a>
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800acfe:	4b1c      	ldr	r3, [pc, #112]	@ (800ad70 <RTC_ExitInitMode+0x88>)
 800ad00:	60cb      	str	r3, [r1, #12]
  tickstart = HAL_GetTick();
 800ad02:	f7f8 fa61 	bl	80031c8 <HAL_GetTick>
 800ad06:	4605      	mov	r5, r0
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ad08:	e005      	b.n	800ad16 <RTC_ExitInitMode+0x2e>
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ad0a:	f7f8 fa5d 	bl	80031c8 <HAL_GetTick>
 800ad0e:	1b43      	subs	r3, r0, r5
 800ad10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ad14:	d825      	bhi.n	800ad62 <RTC_ExitInitMode+0x7a>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	68db      	ldr	r3, [r3, #12]
 800ad1a:	069a      	lsls	r2, r3, #26
 800ad1c:	d5f5      	bpl.n	800ad0a <RTC_ExitInitMode+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 800ad1e:	2000      	movs	r0, #0
}
 800ad20:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ad22:	699a      	ldr	r2, [r3, #24]
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800ad24:	4812      	ldr	r0, [pc, #72]	@ (800ad70 <RTC_ExitInitMode+0x88>)
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ad26:	f022 0220 	bic.w	r2, r2, #32
 800ad2a:	619a      	str	r2, [r3, #24]
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800ad2c:	60c8      	str	r0, [r1, #12]
  tickstart = HAL_GetTick();
 800ad2e:	f7f8 fa4b 	bl	80031c8 <HAL_GetTick>
 800ad32:	4605      	mov	r5, r0
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ad34:	e005      	b.n	800ad42 <RTC_ExitInitMode+0x5a>
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ad36:	f7f8 fa47 	bl	80031c8 <HAL_GetTick>
 800ad3a:	1b43      	subs	r3, r0, r5
 800ad3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ad40:	d80a      	bhi.n	800ad58 <RTC_ExitInitMode+0x70>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ad42:	6823      	ldr	r3, [r4, #0]
 800ad44:	68db      	ldr	r3, [r3, #12]
 800ad46:	069b      	lsls	r3, r3, #26
 800ad48:	d5f5      	bpl.n	800ad36 <RTC_ExitInitMode+0x4e>
  HAL_StatusTypeDef status = HAL_OK;
 800ad4a:	2000      	movs	r0, #0
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ad4c:	4a07      	ldr	r2, [pc, #28]	@ (800ad6c <RTC_ExitInitMode+0x84>)
 800ad4e:	6993      	ldr	r3, [r2, #24]
 800ad50:	f043 0320 	orr.w	r3, r3, #32
 800ad54:	6193      	str	r3, [r2, #24]
}
 800ad56:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad58:	2303      	movs	r3, #3
      status = HAL_TIMEOUT;
 800ad5a:	4618      	mov	r0, r3
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad5c:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800ad60:	e7f4      	b.n	800ad4c <RTC_ExitInitMode+0x64>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad62:	2303      	movs	r3, #3
      status = HAL_TIMEOUT;
 800ad64:	4618      	mov	r0, r3
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ad66:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
}
 800ad6a:	bd38      	pop	{r3, r4, r5, pc}
 800ad6c:	58004000 	.word	0x58004000
 800ad70:	0001005f 	.word	0x0001005f

0800ad74 <HAL_RTC_Init>:
  if(hrtc != NULL)
 800ad74:	2800      	cmp	r0, #0
 800ad76:	d046      	beq.n	800ae06 <HAL_RTC_Init+0x92>
{
 800ad78:	b570      	push	{r4, r5, r6, lr}
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800ad7a:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 800ad7e:	4604      	mov	r4, r0
 800ad80:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d039      	beq.n	800adfc <HAL_RTC_Init+0x88>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ad88:	2302      	movs	r3, #2
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ad8a:	6822      	ldr	r2, [r4, #0]
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ad8c:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ad90:	68d3      	ldr	r3, [r2, #12]
 800ad92:	06db      	lsls	r3, r3, #27
 800ad94:	d504      	bpl.n	800ada0 <HAL_RTC_Init+0x2c>
      hrtc->State = HAL_RTC_STATE_READY;
 800ad96:	2301      	movs	r3, #1
 800ad98:	2000      	movs	r0, #0
 800ad9a:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
}
 800ad9e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ada0:	21ca      	movs	r1, #202	@ 0xca
 800ada2:	2353      	movs	r3, #83	@ 0x53
 800ada4:	6251      	str	r1, [r2, #36]	@ 0x24
 800ada6:	6253      	str	r3, [r2, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800ada8:	68d5      	ldr	r5, [r2, #12]
 800adaa:	f015 0540 	ands.w	r5, r5, #64	@ 0x40
 800adae:	d02c      	beq.n	800ae0a <HAL_RTC_Init+0x96>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800adb0:	6990      	ldr	r0, [r2, #24]
 800adb2:	4929      	ldr	r1, [pc, #164]	@ (800ae58 <HAL_RTC_Init+0xe4>)
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800adb4:	6863      	ldr	r3, [r4, #4]
 800adb6:	6925      	ldr	r5, [r4, #16]
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800adb8:	4001      	ands	r1, r0
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800adba:	432b      	orrs	r3, r5
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800adbc:	6191      	str	r1, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800adbe:	69a1      	ldr	r1, [r4, #24]
 800adc0:	6990      	ldr	r0, [r2, #24]
 800adc2:	430b      	orrs	r3, r1
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800adc4:	68a1      	ldr	r1, [r4, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800adc6:	4303      	orrs	r3, r0
        status = RTC_ExitInitMode(hrtc);
 800adc8:	4620      	mov	r0, r4
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800adca:	6193      	str	r3, [r2, #24]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800adcc:	68e3      	ldr	r3, [r4, #12]
 800adce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800add2:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 800add4:	f7ff ff88 	bl	800ace8 <RTC_ExitInitMode>
      if(status == HAL_OK)
 800add8:	2800      	cmp	r0, #0
 800adda:	d133      	bne.n	800ae44 <HAL_RTC_Init+0xd0>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800addc:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800adde:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800ade0:	6991      	ldr	r1, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800ade2:	e9d4 5307 	ldrd	r5, r3, [r4, #28]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800ade6:	f021 4160 	bic.w	r1, r1, #3758096384	@ 0xe0000000
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800adea:	432b      	orrs	r3, r5
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800adec:	6191      	str	r1, [r2, #24]
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adee:	21ff      	movs	r1, #255	@ 0xff
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800adf0:	4303      	orrs	r3, r0
 800adf2:	6990      	ldr	r0, [r2, #24]
 800adf4:	4303      	orrs	r3, r0
 800adf6:	6193      	str	r3, [r2, #24]
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adf8:	6251      	str	r1, [r2, #36]	@ 0x24
    if (status == HAL_OK)
 800adfa:	e7cc      	b.n	800ad96 <HAL_RTC_Init+0x22>
      hrtc->Lock = HAL_UNLOCKED;
 800adfc:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
      HAL_RTC_MspInit(hrtc);
 800ae00:	f7f7 ffa2 	bl	8002d48 <HAL_RTC_MspInit>
 800ae04:	e7c0      	b.n	800ad88 <HAL_RTC_Init+0x14>
  HAL_StatusTypeDef status = HAL_ERROR;
 800ae06:	2001      	movs	r0, #1
}
 800ae08:	4770      	bx	lr
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800ae0a:	68d3      	ldr	r3, [r2, #12]
 800ae0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae10:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 800ae12:	f7f8 f9d9 	bl	80031c8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800ae16:	4629      	mov	r1, r5
    tickstart = HAL_GetTick();
 800ae18:	4606      	mov	r6, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ae1a:	e008      	b.n	800ae2e <HAL_RTC_Init+0xba>
 800ae1c:	2903      	cmp	r1, #3
 800ae1e:	d00d      	beq.n	800ae3c <HAL_RTC_Init+0xc8>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800ae20:	f7f8 f9d2 	bl	80031c8 <HAL_GetTick>
 800ae24:	1b80      	subs	r0, r0, r6
 800ae26:	4629      	mov	r1, r5
 800ae28:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800ae2c:	d80e      	bhi.n	800ae4c <HAL_RTC_Init+0xd8>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ae2e:	6822      	ldr	r2, [r4, #0]
 800ae30:	68d5      	ldr	r5, [r2, #12]
 800ae32:	f015 0540 	ands.w	r5, r5, #64	@ 0x40
 800ae36:	d0f1      	beq.n	800ae1c <HAL_RTC_Init+0xa8>
      if (status == HAL_OK)
 800ae38:	2900      	cmp	r1, #0
 800ae3a:	d0b9      	beq.n	800adb0 <HAL_RTC_Init+0x3c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae3c:	23ff      	movs	r3, #255	@ 0xff
 800ae3e:	2003      	movs	r0, #3
 800ae40:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800ae42:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	22ff      	movs	r2, #255	@ 0xff
 800ae48:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800ae4a:	bd70      	pop	{r4, r5, r6, pc}
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ae4c:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 800ae4e:	4619      	mov	r1, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ae50:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
 800ae54:	e7eb      	b.n	800ae2e <HAL_RTC_Init+0xba>
 800ae56:	bf00      	nop
 800ae58:	fb8fffbf 	.word	0xfb8fffbf

0800ae5c <HAL_RTC_SetTime>:
{
 800ae5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(hrtc);
 800ae60:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d065      	beq.n	800af34 <HAL_RTC_SetTime+0xd8>
 800ae68:	2301      	movs	r3, #1
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ae6a:	6805      	ldr	r5, [r0, #0]
 800ae6c:	4681      	mov	r9, r0
 800ae6e:	460f      	mov	r7, r1
  __HAL_LOCK(hrtc);
 800ae70:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ae74:	2302      	movs	r3, #2
 800ae76:	4616      	mov	r6, r2
 800ae78:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ae7c:	23ca      	movs	r3, #202	@ 0xca
 800ae7e:	626b      	str	r3, [r5, #36]	@ 0x24
 800ae80:	2353      	movs	r3, #83	@ 0x53
 800ae82:	626b      	str	r3, [r5, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800ae84:	68ec      	ldr	r4, [r5, #12]
 800ae86:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 800ae8a:	d030      	beq.n	800aeee <HAL_RTC_SetTime+0x92>
    if(Format == RTC_FORMAT_BIN)
 800ae8c:	2e00      	cmp	r6, #0
 800ae8e:	d154      	bne.n	800af3a <HAL_RTC_SetTime+0xde>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ae90:	69a8      	ldr	r0, [r5, #24]
 800ae92:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 800ae96:	d07d      	beq.n	800af94 <HAL_RTC_SetTime+0x138>
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800ae98:	78f8      	ldrb	r0, [r7, #3]
 800ae9a:	0580      	lsls	r0, r0, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800ae9c:	783b      	ldrb	r3, [r7, #0]
  while (bcdlow >= 10U)
 800ae9e:	2b09      	cmp	r3, #9
 800aea0:	d908      	bls.n	800aeb4 <HAL_RTC_SetTime+0x58>
  uint32_t bcdhigh = 0U;
 800aea2:	2200      	movs	r2, #0
    bcdlow -= 10U;
 800aea4:	3b0a      	subs	r3, #10
    bcdhigh++;
 800aea6:	3201      	adds	r2, #1
    bcdlow -= 10U;
 800aea8:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 800aeaa:	2b09      	cmp	r3, #9
 800aeac:	d8fa      	bhi.n	800aea4 <HAL_RTC_SetTime+0x48>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800aeae:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800aeb2:	b2db      	uxtb	r3, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800aeb4:	787a      	ldrb	r2, [r7, #1]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800aeb6:	041b      	lsls	r3, r3, #16
  while (bcdlow >= 10U)
 800aeb8:	2a09      	cmp	r2, #9
 800aeba:	d908      	bls.n	800aece <HAL_RTC_SetTime+0x72>
  uint32_t bcdhigh = 0U;
 800aebc:	2100      	movs	r1, #0
    bcdlow -= 10U;
 800aebe:	3a0a      	subs	r2, #10
    bcdhigh++;
 800aec0:	3101      	adds	r1, #1
    bcdlow -= 10U;
 800aec2:	b2d2      	uxtb	r2, r2
  while (bcdlow >= 10U)
 800aec4:	2a09      	cmp	r2, #9
 800aec6:	d8fa      	bhi.n	800aebe <HAL_RTC_SetTime+0x62>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800aec8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800aecc:	b2d2      	uxtb	r2, r2
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800aece:	78b9      	ldrb	r1, [r7, #2]
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800aed0:	0212      	lsls	r2, r2, #8
  while (bcdlow >= 10U)
 800aed2:	2909      	cmp	r1, #9
 800aed4:	d907      	bls.n	800aee6 <HAL_RTC_SetTime+0x8a>
    bcdlow -= 10U;
 800aed6:	390a      	subs	r1, #10
    bcdhigh++;
 800aed8:	3601      	adds	r6, #1
    bcdlow -= 10U;
 800aeda:	b2c9      	uxtb	r1, r1
  while (bcdlow >= 10U)
 800aedc:	2909      	cmp	r1, #9
 800aede:	d8fa      	bhi.n	800aed6 <HAL_RTC_SetTime+0x7a>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800aee0:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
 800aee4:	b2c9      	uxtb	r1, r1
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800aee6:	4303      	orrs	r3, r0
 800aee8:	4313      	orrs	r3, r2
 800aeea:	430b      	orrs	r3, r1
 800aeec:	e033      	b.n	800af56 <HAL_RTC_SetTime+0xfa>
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800aeee:	68eb      	ldr	r3, [r5, #12]
 800aef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aef4:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 800aef6:	f7f8 f967 	bl	80031c8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800aefa:	4622      	mov	r2, r4
    tickstart = HAL_GetTick();
 800aefc:	4680      	mov	r8, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aefe:	e009      	b.n	800af14 <HAL_RTC_SetTime+0xb8>
 800af00:	2a03      	cmp	r2, #3
 800af02:	d00f      	beq.n	800af24 <HAL_RTC_SetTime+0xc8>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800af04:	f7f8 f960 	bl	80031c8 <HAL_GetTick>
 800af08:	eba0 0308 	sub.w	r3, r0, r8
 800af0c:	4622      	mov	r2, r4
 800af0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af12:	d83a      	bhi.n	800af8a <HAL_RTC_SetTime+0x12e>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800af14:	f8d9 5000 	ldr.w	r5, [r9]
 800af18:	68ec      	ldr	r4, [r5, #12]
 800af1a:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 800af1e:	d0ef      	beq.n	800af00 <HAL_RTC_SetTime+0xa4>
  if (status == HAL_OK)
 800af20:	2a00      	cmp	r2, #0
 800af22:	d0b3      	beq.n	800ae8c <HAL_RTC_SetTime+0x30>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af24:	23ff      	movs	r3, #255	@ 0xff
 800af26:	2003      	movs	r0, #3
 800af28:	626b      	str	r3, [r5, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800af2a:	2300      	movs	r3, #0
 800af2c:	f889 3024 	strb.w	r3, [r9, #36]	@ 0x24
}
 800af30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hrtc);
 800af34:	2002      	movs	r0, #2
}
 800af36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800af3a:	69aa      	ldr	r2, [r5, #24]
 800af3c:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 800af40:	d02a      	beq.n	800af98 <HAL_RTC_SetTime+0x13c>
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800af42:	78fa      	ldrb	r2, [r7, #3]
 800af44:	0592      	lsls	r2, r2, #22
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800af46:	787b      	ldrb	r3, [r7, #1]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800af48:	7839      	ldrb	r1, [r7, #0]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800af4a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800af4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800af50:	78b9      	ldrb	r1, [r7, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800af52:	430b      	orrs	r3, r1
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800af54:	4313      	orrs	r3, r2
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800af56:	4a11      	ldr	r2, [pc, #68]	@ (800af9c <HAL_RTC_SetTime+0x140>)
    status = RTC_ExitInitMode(hrtc);
 800af58:	4648      	mov	r0, r9
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800af5a:	401a      	ands	r2, r3
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800af5c:	e9d7 3103 	ldrd	r3, r1, [r7, #12]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800af60:	602a      	str	r2, [r5, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800af62:	69aa      	ldr	r2, [r5, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800af64:	430b      	orrs	r3, r1
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800af66:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800af6a:	61aa      	str	r2, [r5, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800af6c:	69aa      	ldr	r2, [r5, #24]
 800af6e:	4313      	orrs	r3, r2
 800af70:	61ab      	str	r3, [r5, #24]
    status = RTC_ExitInitMode(hrtc);
 800af72:	f7ff feb9 	bl	800ace8 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af76:	f8d9 3000 	ldr.w	r3, [r9]
 800af7a:	22ff      	movs	r2, #255	@ 0xff
 800af7c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800af7e:	2800      	cmp	r0, #0
 800af80:	d1d3      	bne.n	800af2a <HAL_RTC_SetTime+0xce>
    hrtc->State = HAL_RTC_STATE_READY;
 800af82:	2301      	movs	r3, #1
 800af84:	f889 3025 	strb.w	r3, [r9, #37]	@ 0x25
 800af88:	e7cf      	b.n	800af2a <HAL_RTC_SetTime+0xce>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af8a:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 800af8c:	461a      	mov	r2, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af8e:	f889 3025 	strb.w	r3, [r9, #37]	@ 0x25
 800af92:	e7bf      	b.n	800af14 <HAL_RTC_SetTime+0xb8>
        sTime->TimeFormat = 0x00U;
 800af94:	70fe      	strb	r6, [r7, #3]
 800af96:	e781      	b.n	800ae9c <HAL_RTC_SetTime+0x40>
        sTime->TimeFormat = 0x00U;
 800af98:	70fa      	strb	r2, [r7, #3]
 800af9a:	e7d4      	b.n	800af46 <HAL_RTC_SetTime+0xea>
 800af9c:	007f7f7f 	.word	0x007f7f7f

0800afa0 <HAL_RTC_SetDate>:
{
 800afa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 800afa2:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	f000 808b 	beq.w	800b0c2 <HAL_RTC_SetDate+0x122>
 800afac:	4605      	mov	r5, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 800afae:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 800afb0:	2001      	movs	r0, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800afb2:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
  __HAL_LOCK(hrtc);
 800afb6:	f885 0024 	strb.w	r0, [r5, #36]	@ 0x24
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800afba:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800afbc:	78cb      	ldrb	r3, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800afbe:	f891 c001 	ldrb.w	ip, [r1, #1]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800afc2:	0376      	lsls	r6, r6, #13
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800afc4:	7888      	ldrb	r0, [r1, #2]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800afc6:	b1f2      	cbz	r2, 800b006 <HAL_RTC_SetDate+0x66>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800afc8:	ea46 4403 	orr.w	r4, r6, r3, lsl #16
 800afcc:	4304      	orrs	r4, r0
 800afce:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800afd2:	682a      	ldr	r2, [r5, #0]
 800afd4:	21ca      	movs	r1, #202	@ 0xca
 800afd6:	2353      	movs	r3, #83	@ 0x53
 800afd8:	6251      	str	r1, [r2, #36]	@ 0x24
 800afda:	6253      	str	r3, [r2, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800afdc:	68d6      	ldr	r6, [r2, #12]
 800afde:	f016 0640 	ands.w	r6, r6, #64	@ 0x40
 800afe2:	d049      	beq.n	800b078 <HAL_RTC_SetDate+0xd8>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800afe4:	4b39      	ldr	r3, [pc, #228]	@ (800b0cc <HAL_RTC_SetDate+0x12c>)
    status = RTC_ExitInitMode(hrtc);
 800afe6:	4628      	mov	r0, r5
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800afe8:	4023      	ands	r3, r4
 800afea:	6053      	str	r3, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 800afec:	f7ff fe7c 	bl	800ace8 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aff0:	682b      	ldr	r3, [r5, #0]
 800aff2:	22ff      	movs	r2, #255	@ 0xff
 800aff4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 800aff6:	b910      	cbnz	r0, 800affe <HAL_RTC_SetDate+0x5e>
    hrtc->State = HAL_RTC_STATE_READY;
 800aff8:	2301      	movs	r3, #1
 800affa:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
  __HAL_UNLOCK(hrtc);
 800affe:	2300      	movs	r3, #0
 800b000:	f885 3024 	strb.w	r3, [r5, #36]	@ 0x24
}
 800b004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b006:	f01c 0f10 	tst.w	ip, #16
 800b00a:	d052      	beq.n	800b0b2 <HAL_RTC_SetDate+0x112>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b00c:	f02c 0c10 	bic.w	ip, ip, #16
  while (bcdlow >= 10U)
 800b010:	2b09      	cmp	r3, #9
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b012:	f10c 0c0a 	add.w	ip, ip, #10
 800b016:	fa5f fc8c 	uxtb.w	ip, ip
 800b01a:	f881 c001 	strb.w	ip, [r1, #1]
  while (bcdlow >= 10U)
 800b01e:	d952      	bls.n	800b0c6 <HAL_RTC_SetDate+0x126>
  uint32_t bcdhigh = 0U;
 800b020:	2100      	movs	r1, #0
    bcdlow -= 10U;
 800b022:	3b0a      	subs	r3, #10
    bcdhigh++;
 800b024:	3101      	adds	r1, #1
    bcdlow -= 10U;
 800b026:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 800b028:	2b09      	cmp	r3, #9
 800b02a:	d8fa      	bhi.n	800b022 <HAL_RTC_SetDate+0x82>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b02c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800b030:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 800b032:	f1bc 0f09 	cmp.w	ip, #9
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b036:	ea4f 4403 	mov.w	r4, r3, lsl #16
  while (bcdlow >= 10U)
 800b03a:	d90c      	bls.n	800b056 <HAL_RTC_SetDate+0xb6>
  uint32_t bcdhigh = 0U;
 800b03c:	2300      	movs	r3, #0
    bcdlow -= 10U;
 800b03e:	f1ac 0c0a 	sub.w	ip, ip, #10
    bcdhigh++;
 800b042:	3301      	adds	r3, #1
    bcdlow -= 10U;
 800b044:	fa5f fc8c 	uxtb.w	ip, ip
  while (bcdlow >= 10U)
 800b048:	f1bc 0f09 	cmp.w	ip, #9
 800b04c:	d8f7      	bhi.n	800b03e <HAL_RTC_SetDate+0x9e>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b04e:	ea4c 1303 	orr.w	r3, ip, r3, lsl #4
 800b052:	fa5f fc83 	uxtb.w	ip, r3
  while (bcdlow >= 10U)
 800b056:	2809      	cmp	r0, #9
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b058:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  while (bcdlow >= 10U)
 800b05c:	d907      	bls.n	800b06e <HAL_RTC_SetDate+0xce>
    bcdlow -= 10U;
 800b05e:	380a      	subs	r0, #10
    bcdhigh++;
 800b060:	3201      	adds	r2, #1
    bcdlow -= 10U;
 800b062:	b2c0      	uxtb	r0, r0
  while (bcdlow >= 10U)
 800b064:	2809      	cmp	r0, #9
 800b066:	d8fa      	bhi.n	800b05e <HAL_RTC_SetDate+0xbe>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800b068:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b06c:	b2d0      	uxtb	r0, r2
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b06e:	4334      	orrs	r4, r6
 800b070:	ea44 040c 	orr.w	r4, r4, ip
 800b074:	4304      	orrs	r4, r0
 800b076:	e7ac      	b.n	800afd2 <HAL_RTC_SetDate+0x32>
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b078:	68d3      	ldr	r3, [r2, #12]
 800b07a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b07e:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 800b080:	f7f8 f8a2 	bl	80031c8 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800b084:	4631      	mov	r1, r6
    tickstart = HAL_GetTick();
 800b086:	4607      	mov	r7, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b088:	e008      	b.n	800b09c <HAL_RTC_SetDate+0xfc>
 800b08a:	2903      	cmp	r1, #3
 800b08c:	d00d      	beq.n	800b0aa <HAL_RTC_SetDate+0x10a>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b08e:	f7f8 f89b 	bl	80031c8 <HAL_GetTick>
 800b092:	1bc0      	subs	r0, r0, r7
 800b094:	4631      	mov	r1, r6
 800b096:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800b09a:	d80d      	bhi.n	800b0b8 <HAL_RTC_SetDate+0x118>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b09c:	682a      	ldr	r2, [r5, #0]
 800b09e:	68d6      	ldr	r6, [r2, #12]
 800b0a0:	f016 0640 	ands.w	r6, r6, #64	@ 0x40
 800b0a4:	d0f1      	beq.n	800b08a <HAL_RTC_SetDate+0xea>
  if (status == HAL_OK)
 800b0a6:	2900      	cmp	r1, #0
 800b0a8:	d09c      	beq.n	800afe4 <HAL_RTC_SetDate+0x44>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b0aa:	23ff      	movs	r3, #255	@ 0xff
 800b0ac:	2003      	movs	r0, #3
 800b0ae:	6253      	str	r3, [r2, #36]	@ 0x24
  if (status == HAL_OK)
 800b0b0:	e7a5      	b.n	800affe <HAL_RTC_SetDate+0x5e>
  while (bcdlow >= 10U)
 800b0b2:	2b09      	cmp	r3, #9
 800b0b4:	d8b4      	bhi.n	800b020 <HAL_RTC_SetDate+0x80>
 800b0b6:	e7bc      	b.n	800b032 <HAL_RTC_SetDate+0x92>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b0b8:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 800b0ba:	4619      	mov	r1, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b0bc:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800b0c0:	e7ec      	b.n	800b09c <HAL_RTC_SetDate+0xfc>
  __HAL_LOCK(hrtc);
 800b0c2:	2002      	movs	r0, #2
}
 800b0c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b0c6:	041c      	lsls	r4, r3, #16
  while (bcdlow >= 10U)
 800b0c8:	e7b8      	b.n	800b03c <HAL_RTC_SetDate+0x9c>
 800b0ca:	bf00      	nop
 800b0cc:	00ffff3f 	.word	0x00ffff3f

0800b0d0 <SD_FindSCR.constprop.0>:
  * @brief  Finds the SD card SCR register value.
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
 800b0d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0d4:	4605      	mov	r5, r0
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	460f      	mov	r7, r1
{
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b0da:	f7f8 f875 	bl	80031c8 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b0de:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 800b0e0:	4606      	mov	r6, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b0e2:	6828      	ldr	r0, [r5, #0]
 800b0e4:	f001 fa26 	bl	800c534 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0e8:	4604      	mov	r4, r0
 800b0ea:	b118      	cbz	r0, 800b0f4 <SD_FindSCR.constprop.0+0x24>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 800b0ec:	4620      	mov	r0, r4
 800b0ee:	b006      	add	sp, #24
 800b0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b0f4:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 800b0f6:	6828      	ldr	r0, [r5, #0]
 800b0f8:	0409      	lsls	r1, r1, #16
 800b0fa:	f001 ff93 	bl	800d024 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0fe:	4604      	mov	r4, r0
 800b100:	2800      	cmp	r0, #0
 800b102:	d1f3      	bne.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
  config.DataLength    = 8U;
 800b104:	f04f 32ff 	mov.w	r2, #4294967295
 800b108:	2308      	movs	r3, #8
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b10a:	4669      	mov	r1, sp
 800b10c:	6828      	ldr	r0, [r5, #0]
  config.DataLength    = 8U;
 800b10e:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b112:	2230      	movs	r2, #48	@ 0x30
 800b114:	2302      	movs	r3, #2
 800b116:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b11a:	2200      	movs	r2, #0
 800b11c:	2301      	movs	r3, #1
 800b11e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b122:	f001 f9f1 	bl	800c508 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b126:	6828      	ldr	r0, [r5, #0]
 800b128:	f002 f910 	bl	800d34c <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b12c:	4604      	mov	r4, r0
 800b12e:	2800      	cmp	r0, #0
 800b130:	d1dc      	bne.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b132:	4682      	mov	sl, r0
 800b134:	4681      	mov	r9, r0
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b136:	f240 582a 	movw	r8, #1322	@ 0x52a
 800b13a:	e004      	b.n	800b146 <SD_FindSCR.constprop.0+0x76>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b13c:	f7f8 f844 	bl	80031c8 <HAL_GetTick>
 800b140:	1b83      	subs	r3, r0, r6
 800b142:	3301      	adds	r3, #1
 800b144:	d024      	beq.n	800b190 <SD_FindSCR.constprop.0+0xc0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b146:	6828      	ldr	r0, [r5, #0]
 800b148:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b14a:	ea13 0f08 	tst.w	r3, r8
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b14e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b150:	d10c      	bne.n	800b16c <SD_FindSCR.constprop.0+0x9c>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b152:	0319      	lsls	r1, r3, #12
 800b154:	d4f2      	bmi.n	800b13c <SD_FindSCR.constprop.0+0x6c>
 800b156:	2c00      	cmp	r4, #0
 800b158:	d1f0      	bne.n	800b13c <SD_FindSCR.constprop.0+0x6c>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b15a:	f001 f9bb 	bl	800c4d4 <SDMMC_ReadFIFO>
 800b15e:	4681      	mov	r9, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b160:	6828      	ldr	r0, [r5, #0]
      index++;
 800b162:	2401      	movs	r4, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b164:	f001 f9b6 	bl	800c4d4 <SDMMC_ReadFIFO>
 800b168:	4682      	mov	sl, r0
      index++;
 800b16a:	e7e7      	b.n	800b13c <SD_FindSCR.constprop.0+0x6c>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b16c:	071a      	lsls	r2, r3, #28
 800b16e:	d416      	bmi.n	800b19e <SD_FindSCR.constprop.0+0xce>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b170:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b172:	079b      	lsls	r3, r3, #30
 800b174:	d40f      	bmi.n	800b196 <SD_FindSCR.constprop.0+0xc6>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b176:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800b178:	f014 0420 	ands.w	r4, r4, #32
 800b17c:	d113      	bne.n	800b1a6 <SD_FindSCR.constprop.0+0xd6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b17e:	fa9a f28a 	rev.w	r2, sl
 800b182:	fa99 f389 	rev.w	r3, r9
 800b186:	490a      	ldr	r1, [pc, #40]	@ (800b1b0 <SD_FindSCR.constprop.0+0xe0>)
 800b188:	6381      	str	r1, [r0, #56]	@ 0x38
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b18a:	e9c7 2300 	strd	r2, r3, [r7]
  return HAL_SD_ERROR_NONE;
 800b18e:	e7ad      	b.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
      return HAL_SD_ERROR_TIMEOUT;
 800b190:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800b194:	e7aa      	b.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b196:	2302      	movs	r3, #2
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b198:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b19a:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b19c:	e7a6      	b.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b19e:	2308      	movs	r3, #8
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b1a0:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b1a2:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b1a4:	e7a2      	b.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b1a6:	2320      	movs	r3, #32
    return HAL_SD_ERROR_RX_OVERRUN;
 800b1a8:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b1aa:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 800b1ac:	e79e      	b.n	800b0ec <SD_FindSCR.constprop.0+0x1c>
 800b1ae:	bf00      	nop
 800b1b0:	18000f3a 	.word	0x18000f3a

0800b1b4 <HAL_SD_ReadBlocks>:
{
 800b1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	b086      	sub	sp, #24
 800b1bc:	4604      	mov	r4, r0
 800b1be:	4691      	mov	r9, r2
 800b1c0:	461f      	mov	r7, r3
 800b1c2:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  uint32_t tickstart = HAL_GetTick();
 800b1c6:	f7f7 ffff 	bl	80031c8 <HAL_GetTick>
  if (NULL == pData)
 800b1ca:	2d00      	cmp	r5, #0
 800b1cc:	d065      	beq.n	800b29a <HAL_SD_ReadBlocks+0xe6>
  if (hsd->State == HAL_SD_STATE_READY)
 800b1ce:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b1d2:	2b01      	cmp	r3, #1
 800b1d4:	d152      	bne.n	800b27c <HAL_SD_ReadBlocks+0xc8>
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b1d6:	eb09 0307 	add.w	r3, r9, r7
 800b1da:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b1dc:	2100      	movs	r1, #0
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b1de:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b1e0:	6361      	str	r1, [r4, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b1e2:	d85f      	bhi.n	800b2a4 <HAL_SD_ReadBlocks+0xf0>
    hsd->State = HAL_SD_STATE_BUSY;
 800b1e4:	2303      	movs	r3, #3
 800b1e6:	4606      	mov	r6, r0
    hsd->Instance->DCTRL = 0U;
 800b1e8:	6820      	ldr	r0, [r4, #0]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b1ea:	f04f 0a02 	mov.w	sl, #2
    hsd->State = HAL_SD_STATE_BUSY;
 800b1ee:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b1f2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    hsd->Instance->DCTRL = 0U;
 800b1f4:	62c1      	str	r1, [r0, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b1f6:	4669      	mov	r1, sp
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b1f8:	2b01      	cmp	r3, #1
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b1fa:	f04f 0300 	mov.w	r3, #0
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800b1fe:	e9cd 3304 	strd	r3, r3, [sp, #16]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b202:	f04f 33ff 	mov.w	r3, #4294967295
      add *= 512U;
 800b206:	bf18      	it	ne
 800b208:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b20c:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b20e:	027b      	lsls	r3, r7, #9
 800b210:	9301      	str	r3, [sp, #4]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b212:	2390      	movs	r3, #144	@ 0x90
 800b214:	e9cd 3a02 	strd	r3, sl, [sp, #8]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b218:	f001 f976 	bl	800c508 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b21c:	6820      	ldr	r0, [r4, #0]
    if (NumberOfBlocks > 1U)
 800b21e:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b220:	68c3      	ldr	r3, [r0, #12]
 800b222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b226:	60c3      	str	r3, [r0, #12]
    if (NumberOfBlocks > 1U)
 800b228:	d931      	bls.n	800b28e <HAL_SD_ReadBlocks+0xda>
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b22a:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800b22c:	f8c4 a02c 	str.w	sl, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b230:	f001 fad8 	bl	800c7e4 <SDMMC_CmdReadMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b234:	6822      	ldr	r2, [r4, #0]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b236:	2800      	cmp	r0, #0
 800b238:	d139      	bne.n	800b2ae <HAL_SD_ReadBlocks+0xfa>
    dataremaining = config.DataLength;
 800b23a:	f8dd 9004 	ldr.w	r9, [sp, #4]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b23e:	e005      	b.n	800b24c <HAL_SD_ReadBlocks+0x98>
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800b240:	f7f7 ffc2 	bl	80031c8 <HAL_GetTick>
 800b244:	1b82      	subs	r2, r0, r6
 800b246:	4542      	cmp	r2, r8
 800b248:	d25c      	bcs.n	800b304 <HAL_SD_ReadBlocks+0x150>
 800b24a:	6822      	ldr	r2, [r4, #0]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b24c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b24e:	4610      	mov	r0, r2
 800b250:	f413 7f95 	tst.w	r3, #298	@ 0x12a
 800b254:	d136      	bne.n	800b2c4 <HAL_SD_ReadBlocks+0x110>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 800b256:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b258:	041a      	lsls	r2, r3, #16
 800b25a:	d5f1      	bpl.n	800b240 <HAL_SD_ReadBlocks+0x8c>
 800b25c:	f1b9 0f1f 	cmp.w	r9, #31
 800b260:	d9ee      	bls.n	800b240 <HAL_SD_ReadBlocks+0x8c>
 800b262:	f105 0a20 	add.w	sl, r5, #32
 800b266:	e000      	b.n	800b26a <HAL_SD_ReadBlocks+0xb6>
          data = SDMMC_ReadFIFO(hsd->Instance);
 800b268:	6820      	ldr	r0, [r4, #0]
 800b26a:	f001 f933 	bl	800c4d4 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 800b26e:	f845 0b04 	str.w	r0, [r5], #4
        for (count = 0U; count < 8U; count++)
 800b272:	45aa      	cmp	sl, r5
 800b274:	d1f8      	bne.n	800b268 <HAL_SD_ReadBlocks+0xb4>
        dataremaining -= 32U;
 800b276:	f1a9 0920 	sub.w	r9, r9, #32
 800b27a:	e7e1      	b.n	800b240 <HAL_SD_ReadBlocks+0x8c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b27c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b27e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b282:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b284:	2301      	movs	r3, #1
}
 800b286:	4618      	mov	r0, r3
 800b288:	b006      	add	sp, #24
 800b28a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800b28e:	2301      	movs	r3, #1
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b290:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800b292:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b294:	f001 f9fa 	bl	800c68c <SDMMC_CmdReadSingleBlock>
 800b298:	e7cc      	b.n	800b234 <HAL_SD_ReadBlocks+0x80>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b29a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b29c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b2a0:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b2a2:	e7ef      	b.n	800b284 <HAL_SD_ReadBlocks+0xd0>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b2a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b2a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b2aa:	6363      	str	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 800b2ac:	e7ea      	b.n	800b284 <HAL_SD_ReadBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b2ae:	4b31      	ldr	r3, [pc, #196]	@ (800b374 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b2b0:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b2b2:	6393      	str	r3, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800b2b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b2b6:	2200      	movs	r2, #0
          hsd->ErrorCode |= errorstate;
 800b2b8:	4303      	orrs	r3, r0
 800b2ba:	6363      	str	r3, [r4, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800b2bc:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800b2c0:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 800b2c2:	e7df      	b.n	800b284 <HAL_SD_ReadBlocks+0xd0>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800b2c4:	68d3      	ldr	r3, [r2, #12]
 800b2c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2ca:	60d3      	str	r3, [r2, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b2cc:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b2ce:	05db      	lsls	r3, r3, #23
 800b2d0:	d501      	bpl.n	800b2d6 <HAL_SD_ReadBlocks+0x122>
 800b2d2:	2f01      	cmp	r7, #1
 800b2d4:	d824      	bhi.n	800b320 <HAL_SD_ReadBlocks+0x16c>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b2d6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b2d8:	f013 0308 	ands.w	r3, r3, #8
 800b2dc:	d133      	bne.n	800b346 <HAL_SD_ReadBlocks+0x192>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b2de:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b2e0:	f012 0202 	ands.w	r2, r2, #2
 800b2e4:	d124      	bne.n	800b330 <HAL_SD_ReadBlocks+0x17c>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b2e6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b2e8:	f013 0320 	ands.w	r3, r3, #32
 800b2ec:	d037      	beq.n	800b35e <HAL_SD_ReadBlocks+0x1aa>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b2ee:	4b21      	ldr	r3, [pc, #132]	@ (800b374 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b2f0:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b2f2:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b2f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b2f6:	f043 0320 	orr.w	r3, r3, #32
 800b2fa:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b2fc:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b300:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b302:	e7bf      	b.n	800b284 <HAL_SD_ReadBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b304:	6823      	ldr	r3, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 800b306:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b308:	481a      	ldr	r0, [pc, #104]	@ (800b374 <HAL_SD_ReadBlocks+0x1c0>)
        hsd->Context = SD_CONTEXT_NONE;
 800b30a:	2200      	movs	r2, #0
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b30c:	6398      	str	r0, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800b30e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b310:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b314:	6363      	str	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 800b316:	2303      	movs	r3, #3
        hsd->State = HAL_SD_STATE_READY;
 800b318:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800b31c:	62e2      	str	r2, [r4, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800b31e:	e7b2      	b.n	800b286 <HAL_SD_ReadBlocks+0xd2>
      if (hsd->SdCard.CardType != CARD_SECURED)
 800b320:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b322:	2b03      	cmp	r3, #3
 800b324:	d0d7      	beq.n	800b2d6 <HAL_SD_ReadBlocks+0x122>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b326:	f001 fc61 	bl	800cbec <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800b32a:	b9f0      	cbnz	r0, 800b36a <HAL_SD_ReadBlocks+0x1b6>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b32c:	6820      	ldr	r0, [r4, #0]
 800b32e:	e7d2      	b.n	800b2d6 <HAL_SD_ReadBlocks+0x122>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b330:	4a10      	ldr	r2, [pc, #64]	@ (800b374 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b332:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b334:	6382      	str	r2, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b336:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b338:	f042 0202 	orr.w	r2, r2, #2
 800b33c:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b33e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b342:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b344:	e79e      	b.n	800b284 <HAL_SD_ReadBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b346:	4b0b      	ldr	r3, [pc, #44]	@ (800b374 <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 800b348:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 800b34a:	2200      	movs	r2, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b34c:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b34e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b350:	f043 0308 	orr.w	r3, r3, #8
 800b354:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b356:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b35a:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b35c:	e792      	b.n	800b284 <HAL_SD_ReadBlocks+0xd0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b35e:	4906      	ldr	r1, [pc, #24]	@ (800b378 <HAL_SD_ReadBlocks+0x1c4>)
    hsd->State = HAL_SD_STATE_READY;
 800b360:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b362:	6381      	str	r1, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b364:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_OK;
 800b368:	e78d      	b.n	800b286 <HAL_SD_ReadBlocks+0xd2>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b36a:	6823      	ldr	r3, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 800b36c:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b36e:	4a01      	ldr	r2, [pc, #4]	@ (800b374 <HAL_SD_ReadBlocks+0x1c0>)
 800b370:	639a      	str	r2, [r3, #56]	@ 0x38
 800b372:	e79f      	b.n	800b2b4 <HAL_SD_ReadBlocks+0x100>
 800b374:	1fe00fff 	.word	0x1fe00fff
 800b378:	18000f3a 	.word	0x18000f3a

0800b37c <HAL_SD_WriteBlocks>:
{
 800b37c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b380:	460d      	mov	r5, r1
 800b382:	b088      	sub	sp, #32
 800b384:	4604      	mov	r4, r0
 800b386:	4691      	mov	r9, r2
 800b388:	461f      	mov	r7, r3
 800b38a:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 800b38e:	f7f7 ff1b 	bl	80031c8 <HAL_GetTick>
  if (NULL == pData)
 800b392:	2d00      	cmp	r5, #0
 800b394:	d064      	beq.n	800b460 <HAL_SD_WriteBlocks+0xe4>
  if (hsd->State == HAL_SD_STATE_READY)
 800b396:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d152      	bne.n	800b444 <HAL_SD_WriteBlocks+0xc8>
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b39e:	eb09 0307 	add.w	r3, r9, r7
 800b3a2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b3a4:	2100      	movs	r1, #0
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b3a6:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b3a8:	6361      	str	r1, [r4, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b3aa:	d85e      	bhi.n	800b46a <HAL_SD_WriteBlocks+0xee>
    hsd->State = HAL_SD_STATE_BUSY;
 800b3ac:	2303      	movs	r3, #3
 800b3ae:	4606      	mov	r6, r0
    hsd->Instance->DCTRL = 0U;
 800b3b0:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 800b3b2:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b3b6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    hsd->Instance->DCTRL = 0U;
 800b3b8:	62c1      	str	r1, [r0, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b3ba:	a902      	add	r1, sp, #8
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b3bc:	2b01      	cmp	r3, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800b3be:	f04f 0300 	mov.w	r3, #0
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b3c2:	e9cd 3305 	strd	r3, r3, [sp, #20]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800b3c6:	9307      	str	r3, [sp, #28]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b3c8:	f04f 33ff 	mov.w	r3, #4294967295
      add *= 512U;
 800b3cc:	bf18      	it	ne
 800b3ce:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b3d2:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800b3d4:	027b      	lsls	r3, r7, #9
 800b3d6:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800b3d8:	2390      	movs	r3, #144	@ 0x90
 800b3da:	9304      	str	r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b3dc:	f001 f894 	bl	800c508 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b3e0:	6820      	ldr	r0, [r4, #0]
    if (NumberOfBlocks > 1U)
 800b3e2:	2f01      	cmp	r7, #1
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b3e4:	4649      	mov	r1, r9
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800b3e6:	68c3      	ldr	r3, [r0, #12]
 800b3e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3ec:	60c3      	str	r3, [r0, #12]
    if (NumberOfBlocks > 1U)
 800b3ee:	d932      	bls.n	800b456 <HAL_SD_WriteBlocks+0xda>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800b3f0:	2320      	movs	r3, #32
 800b3f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b3f4:	f001 fb4e 	bl	800ca94 <SDMMC_CmdWriteMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b3f8:	6822      	ldr	r2, [r4, #0]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	d13a      	bne.n	800b474 <HAL_SD_WriteBlocks+0xf8>
    dataremaining = config.DataLength;
 800b3fe:	f8dd 900c 	ldr.w	r9, [sp, #12]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800b402:	e005      	b.n	800b410 <HAL_SD_WriteBlocks+0x94>
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800b404:	f7f7 fee0 	bl	80031c8 <HAL_GetTick>
 800b408:	1b82      	subs	r2, r0, r6
 800b40a:	4542      	cmp	r2, r8
 800b40c:	d25d      	bcs.n	800b4ca <HAL_SD_WriteBlocks+0x14e>
 800b40e:	6822      	ldr	r2, [r4, #0]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800b410:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b412:	4610      	mov	r0, r2
 800b414:	f413 7f8d 	tst.w	r3, #282	@ 0x11a
 800b418:	d137      	bne.n	800b48a <HAL_SD_WriteBlocks+0x10e>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 800b41a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b41c:	045a      	lsls	r2, r3, #17
 800b41e:	d5f1      	bpl.n	800b404 <HAL_SD_WriteBlocks+0x88>
 800b420:	f1b9 0f1f 	cmp.w	r9, #31
 800b424:	d9ee      	bls.n	800b404 <HAL_SD_WriteBlocks+0x88>
 800b426:	f105 0a20 	add.w	sl, r5, #32
 800b42a:	e000      	b.n	800b42e <HAL_SD_WriteBlocks+0xb2>
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b42c:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 800b42e:	f855 3b04 	ldr.w	r3, [r5], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b432:	a901      	add	r1, sp, #4
          data |= ((uint32_t)(*tempbuff) << 24U);
 800b434:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b436:	f001 f851 	bl	800c4dc <SDMMC_WriteFIFO>
        for (count = 0U; count < 8U; count++)
 800b43a:	4555      	cmp	r5, sl
 800b43c:	d1f6      	bne.n	800b42c <HAL_SD_WriteBlocks+0xb0>
        dataremaining -= 32U;
 800b43e:	f1a9 0920 	sub.w	r9, r9, #32
 800b442:	e7df      	b.n	800b404 <HAL_SD_WriteBlocks+0x88>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800b444:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b446:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b44a:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b44c:	2301      	movs	r3, #1
}
 800b44e:	4618      	mov	r0, r3
 800b450:	b008      	add	sp, #32
 800b452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800b456:	2310      	movs	r3, #16
 800b458:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b45a:	f001 fa6f 	bl	800c93c <SDMMC_CmdWriteSingleBlock>
 800b45e:	e7cb      	b.n	800b3f8 <HAL_SD_WriteBlocks+0x7c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b460:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b462:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b466:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b468:	e7f0      	b.n	800b44c <HAL_SD_WriteBlocks+0xd0>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b46a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b46c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b470:	6363      	str	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 800b472:	e7eb      	b.n	800b44c <HAL_SD_WriteBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b474:	4b30      	ldr	r3, [pc, #192]	@ (800b538 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b476:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b478:	6393      	str	r3, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800b47a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800b47c:	2200      	movs	r2, #0
          hsd->ErrorCode |= errorstate;
 800b47e:	4303      	orrs	r3, r0
 800b480:	6363      	str	r3, [r4, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800b482:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800b486:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 800b488:	e7e0      	b.n	800b44c <HAL_SD_WriteBlocks+0xd0>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800b48a:	68d3      	ldr	r3, [r2, #12]
 800b48c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b490:	60d3      	str	r3, [r2, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800b492:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800b494:	05db      	lsls	r3, r3, #23
 800b496:	d501      	bpl.n	800b49c <HAL_SD_WriteBlocks+0x120>
 800b498:	2f01      	cmp	r7, #1
 800b49a:	d822      	bhi.n	800b4e2 <HAL_SD_WriteBlocks+0x166>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b49c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b49e:	f013 0308 	ands.w	r3, r3, #8
 800b4a2:	d131      	bne.n	800b508 <HAL_SD_WriteBlocks+0x18c>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b4a4:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b4a6:	f012 0202 	ands.w	r2, r2, #2
 800b4aa:	d122      	bne.n	800b4f2 <HAL_SD_WriteBlocks+0x176>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800b4ac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b4ae:	f013 0310 	ands.w	r3, r3, #16
 800b4b2:	d035      	beq.n	800b520 <HAL_SD_WriteBlocks+0x1a4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4b4:	4b20      	ldr	r3, [pc, #128]	@ (800b538 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b4b6:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4b8:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b4ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b4bc:	f043 0310 	orr.w	r3, r3, #16
 800b4c0:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b4c2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b4c6:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b4c8:	e7c0      	b.n	800b44c <HAL_SD_WriteBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4ca:	6823      	ldr	r3, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 800b4cc:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4ce:	481a      	ldr	r0, [pc, #104]	@ (800b538 <HAL_SD_WriteBlocks+0x1bc>)
        hsd->Context = SD_CONTEXT_NONE;
 800b4d0:	2200      	movs	r2, #0
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4d2:	6398      	str	r0, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800b4d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b4d6:	6363      	str	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 800b4d8:	2303      	movs	r3, #3
        hsd->State = HAL_SD_STATE_READY;
 800b4da:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800b4de:	62e2      	str	r2, [r4, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800b4e0:	e7b5      	b.n	800b44e <HAL_SD_WriteBlocks+0xd2>
      if (hsd->SdCard.CardType != CARD_SECURED)
 800b4e2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b4e4:	2b03      	cmp	r3, #3
 800b4e6:	d0d9      	beq.n	800b49c <HAL_SD_WriteBlocks+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b4e8:	f001 fb80 	bl	800cbec <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800b4ec:	b9f0      	cbnz	r0, 800b52c <HAL_SD_WriteBlocks+0x1b0>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4ee:	6820      	ldr	r0, [r4, #0]
 800b4f0:	e7d4      	b.n	800b49c <HAL_SD_WriteBlocks+0x120>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4f2:	4a11      	ldr	r2, [pc, #68]	@ (800b538 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b4f4:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b4f6:	6382      	str	r2, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b4f8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b4fa:	f042 0202 	orr.w	r2, r2, #2
 800b4fe:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b500:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b504:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b506:	e7a1      	b.n	800b44c <HAL_SD_WriteBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b508:	4b0b      	ldr	r3, [pc, #44]	@ (800b538 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 800b50a:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 800b50c:	2200      	movs	r2, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b50e:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b510:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b512:	f043 0308 	orr.w	r3, r3, #8
 800b516:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800b518:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800b51c:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 800b51e:	e795      	b.n	800b44c <HAL_SD_WriteBlocks+0xd0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b520:	4906      	ldr	r1, [pc, #24]	@ (800b53c <HAL_SD_WriteBlocks+0x1c0>)
    hsd->State = HAL_SD_STATE_READY;
 800b522:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b524:	6381      	str	r1, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b526:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_OK;
 800b52a:	e790      	b.n	800b44e <HAL_SD_WriteBlocks+0xd2>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b52c:	6823      	ldr	r3, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 800b52e:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b530:	4a01      	ldr	r2, [pc, #4]	@ (800b538 <HAL_SD_WriteBlocks+0x1bc>)
 800b532:	639a      	str	r2, [r3, #56]	@ 0x38
 800b534:	e7a1      	b.n	800b47a <HAL_SD_WriteBlocks+0xfe>
 800b536:	bf00      	nop
 800b538:	1fe00fff 	.word	0x1fe00fff
 800b53c:	18000f3a 	.word	0x18000f3a

0800b540 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b540:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
{
 800b542:	4603      	mov	r3, r0
 800b544:	b410      	push	{r4}
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b546:	f3c2 6083 	ubfx	r0, r2, #26, #4
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b54a:	0f94      	lsrs	r4, r2, #30
 800b54c:	700c      	strb	r4, [r1, #0]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b54e:	f3c2 6401 	ubfx	r4, r2, #24, #2
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b552:	7048      	strb	r0, [r1, #1]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b554:	f3c2 4007 	ubfx	r0, r2, #16, #8
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b558:	708c      	strb	r4, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b55a:	70c8      	strb	r0, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b55c:	f3c2 2007 	ubfx	r0, r2, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b560:	b2d2      	uxtb	r2, r2
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b562:	7108      	strb	r0, [r1, #4]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b564:	2000      	movs	r0, #0
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b566:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b568:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b56a:	0d14      	lsrs	r4, r2, #20
 800b56c:	80cc      	strh	r4, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b56e:	f3c2 4403 	ubfx	r4, r2, #16, #4
 800b572:	720c      	strb	r4, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b574:	f3c2 34c0 	ubfx	r4, r2, #15, #1
 800b578:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b57a:	f3c2 3480 	ubfx	r4, r2, #14, #1
 800b57e:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b580:	f3c2 3440 	ubfx	r4, r2, #13, #1
 800b584:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b586:	f3c2 3400 	ubfx	r4, r2, #12, #1
 800b58a:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b58c:	7348      	strb	r0, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 800b58e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800b590:	2800      	cmp	r0, #0
 800b592:	d16f      	bne.n	800b674 <HAL_SD_GetCardCSD+0x134>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b594:	f640 74fc 	movw	r4, #4092	@ 0xffc
 800b598:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800b59a:	ea04 0282 	and.w	r2, r4, r2, lsl #2
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b59e:	f3c0 64c2 	ubfx	r4, r0, #27, #3
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b5a2:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 800b5a6:	610a      	str	r2, [r1, #16]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b5a8:	f3c0 5242 	ubfx	r2, r0, #21, #3
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b5ac:	750c      	strb	r4, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b5ae:	f3c0 6402 	ubfx	r4, r0, #24, #3
 800b5b2:	754c      	strb	r4, [r1, #21]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b5b4:	f3c0 4482 	ubfx	r4, r0, #18, #3
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b5b8:	758a      	strb	r2, [r1, #22]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b5ba:	f3c0 32c2 	ubfx	r2, r0, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b5be:	75cc      	strb	r4, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b5c0:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b5c2:	690c      	ldr	r4, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b5c4:	7e0a      	ldrb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b5c6:	3401      	adds	r4, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b5c8:	f002 0207 	and.w	r2, r2, #7
 800b5cc:	3202      	adds	r2, #2
 800b5ce:	4094      	lsls	r4, r2
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b5d0:	2201      	movs	r2, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b5d2:	649c      	str	r4, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b5d4:	f891 c008 	ldrb.w	ip, [r1, #8]
 800b5d8:	f00c 0c0f 	and.w	ip, ip, #15
 800b5dc:	fa02 f20c 	lsl.w	r2, r2, ip
 800b5e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b5e2:	0a52      	lsrs	r2, r2, #9
 800b5e4:	fb04 f202 	mul.w	r2, r4, r2
 800b5e8:	651a      	str	r2, [r3, #80]	@ 0x50
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b5ea:	f3c0 3280 	ubfx	r2, r0, #14, #1
    hsd->SdCard.LogBlockSize = 512U;
 800b5ee:	f44f 7400 	mov.w	r4, #512	@ 0x200
 800b5f2:	655c      	str	r4, [r3, #84]	@ 0x54
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b5f4:	f3c0 14c6 	ubfx	r4, r0, #7, #7
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b5f8:	764a      	strb	r2, [r1, #25]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b5fa:	f000 027f 	and.w	r2, r0, #127	@ 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b5fe:	768c      	strb	r4, [r1, #26]
  pCSD->Reserved3 = 0;
 800b600:	2000      	movs	r0, #0
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b602:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b604:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b606:	0fdc      	lsrs	r4, r3, #31
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b608:	f3c3 7241 	ubfx	r2, r3, #29, #2
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b60c:	770c      	strb	r4, [r1, #28]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b60e:	f3c3 6482 	ubfx	r4, r3, #26, #3
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b612:	774a      	strb	r2, [r1, #29]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b614:	f3c3 5283 	ubfx	r2, r3, #22, #4
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b618:	778c      	strb	r4, [r1, #30]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b61a:	f3c3 5440 	ubfx	r4, r3, #21, #1
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b61e:	77ca      	strb	r2, [r1, #31]
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b620:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b624:	f881 4020 	strb.w	r4, [r1, #32]
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b628:	f3c3 34c0 	ubfx	r4, r3, #15, #1
  pCSD->Reserved3 = 0;
 800b62c:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b630:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b634:	f3c3 3280 	ubfx	r2, r3, #14, #1
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b638:	f881 4023 	strb.w	r4, [r1, #35]	@ 0x23
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b63c:	f3c3 3440 	ubfx	r4, r3, #13, #1
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b640:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b644:	f3c3 3200 	ubfx	r2, r3, #12, #1
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b648:	f881 4025 	strb.w	r4, [r1, #37]	@ 0x25
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b64c:	f3c3 2481 	ubfx	r4, r3, #10, #2
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b650:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b654:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b658:	f881 4027 	strb.w	r4, [r1, #39]	@ 0x27
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b65c:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b660:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->Reserved4 = 1;
 800b664:	2201      	movs	r2, #1
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b666:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 800b66a:	f881 202a 	strb.w	r2, [r1, #42]	@ 0x2a
}
 800b66e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b672:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b674:	2801      	cmp	r0, #1
 800b676:	d10f      	bne.n	800b698 <HAL_SD_GetCardCSD+0x158>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b678:	0412      	lsls	r2, r2, #16
 800b67a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
    hsd->SdCard.BlockSize = 512U;
 800b67c:	f44f 7400 	mov.w	r4, #512	@ 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b680:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 800b684:	ea42 4210 	orr.w	r2, r2, r0, lsr #16
 800b688:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b68a:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockSize = 512U;
 800b68c:	64dc      	str	r4, [r3, #76]	@ 0x4c
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b68e:	3201      	adds	r2, #1
 800b690:	0292      	lsls	r2, r2, #10
 800b692:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b694:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b696:	e7a8      	b.n	800b5ea <HAL_SD_GetCardCSD+0xaa>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b698:	681a      	ldr	r2, [r3, #0]
    hsd->State = HAL_SD_STATE_READY;
 800b69a:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b69c:	4805      	ldr	r0, [pc, #20]	@ (800b6b4 <HAL_SD_GetCardCSD+0x174>)
 800b69e:	6390      	str	r0, [r2, #56]	@ 0x38
    return HAL_ERROR;
 800b6a0:	4608      	mov	r0, r1
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b6a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b6a4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800b6a8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b6aa:	f883 1030 	strb.w	r1, [r3, #48]	@ 0x30
}
 800b6ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6b2:	4770      	bx	lr
 800b6b4:	1fe00fff 	.word	0x1fe00fff

0800b6b8 <HAL_SD_InitCard>:
{
 800b6b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b6ba:	2200      	movs	r2, #0
{
 800b6bc:	b095      	sub	sp, #84	@ 0x54
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b6be:	2300      	movs	r3, #0
{
 800b6c0:	4604      	mov	r4, r0
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800b6c2:	2100      	movs	r1, #0
 800b6c4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b6c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800b6d0:	f7ff f8ea 	bl	800a8a8 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800b6d4:	b948      	cbnz	r0, 800b6ea <HAL_SD_InitCard+0x32>
    hsd->State = HAL_SD_STATE_READY;
 800b6d6:	2201      	movs	r2, #1
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800b6d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
    hsd->State = HAL_SD_STATE_READY;
 800b6dc:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800b6e0:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b6e2:	2501      	movs	r5, #1
}
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	b015      	add	sp, #84	@ 0x54
 800b6e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800b6ea:	0a06      	lsrs	r6, r0, #8
 800b6ec:	4b8a      	ldr	r3, [pc, #552]	@ (800b918 <HAL_SD_InitCard+0x260>)
  (void)SDMMC_Init(hsd->Instance, Init);
 800b6ee:	aa07      	add	r2, sp, #28
 800b6f0:	4605      	mov	r5, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800b6f2:	fba3 3606 	umull	r3, r6, r3, r6
  (void)SDMMC_Init(hsd->Instance, Init);
 800b6f6:	ab04      	add	r3, sp, #16
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800b6f8:	0936      	lsrs	r6, r6, #4
  (void)SDMMC_Init(hsd->Instance, Init);
 800b6fa:	9608      	str	r6, [sp, #32]
 800b6fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b700:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b704:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b706:	6820      	ldr	r0, [r4, #0]
 800b708:	f000 fec8 	bl	800c49c <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800b70c:	6820      	ldr	r0, [r4, #0]
 800b70e:	f000 feeb 	bl	800c4e8 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 800b712:	4b82      	ldr	r3, [pc, #520]	@ (800b91c <HAL_SD_InitCard+0x264>)
 800b714:	429d      	cmp	r5, r3
 800b716:	d902      	bls.n	800b71e <HAL_SD_InitCard+0x66>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800b718:	0076      	lsls	r6, r6, #1
 800b71a:	fbb5 f5f6 	udiv	r5, r5, r6
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800b71e:	4880      	ldr	r0, [pc, #512]	@ (800b920 <HAL_SD_InitCard+0x268>)
 800b720:	fbb0 f0f5 	udiv	r0, r0, r5
 800b724:	3001      	adds	r0, #1
 800b726:	f7f7 fd55 	bl	80031d4 <HAL_Delay>
  __IO uint32_t count = 0U;
 800b72a:	2300      	movs	r3, #0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b72c:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 800b72e:	9303      	str	r3, [sp, #12]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b730:	f001 fc0c 	bl	800cf4c <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b734:	4605      	mov	r5, r0
 800b736:	bb70      	cbnz	r0, 800b796 <HAL_SD_InitCard+0xde>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b738:	6820      	ldr	r0, [r4, #0]
 800b73a:	f001 fc33 	bl	800cfa4 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800b73e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 800b742:	f000 80ce 	beq.w	800b8e2 <HAL_SD_InitCard+0x22a>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b746:	2301      	movs	r3, #1
 800b748:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b74a:	2100      	movs	r1, #0
 800b74c:	6820      	ldr	r0, [r4, #0]
 800b74e:	f001 fc69 	bl	800d024 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800b752:	bb38      	cbnz	r0, 800b7a4 <HAL_SD_InitCard+0xec>
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b754:	9b03      	ldr	r3, [sp, #12]
 800b756:	f64f 76fe 	movw	r6, #65534	@ 0xfffe
 800b75a:	42b3      	cmp	r3, r6
 800b75c:	f200 80d3 	bhi.w	800b906 <HAL_SD_InitCard+0x24e>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800b760:	4f70      	ldr	r7, [pc, #448]	@ (800b924 <HAL_SD_InitCard+0x26c>)
 800b762:	e010      	b.n	800b786 <HAL_SD_InitCard+0xce>
 800b764:	6820      	ldr	r0, [r4, #0]
 800b766:	f001 fd09 	bl	800d17c <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800b76a:	4601      	mov	r1, r0
 800b76c:	b9d0      	cbnz	r0, 800b7a4 <HAL_SD_InitCard+0xec>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b76e:	6820      	ldr	r0, [r4, #0]
 800b770:	f000 fec6 	bl	800c500 <SDMMC_GetResponse>
    count++;
 800b774:	9b03      	ldr	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b776:	2800      	cmp	r0, #0
    count++;
 800b778:	f103 0301 	add.w	r3, r3, #1
 800b77c:	9303      	str	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b77e:	9b03      	ldr	r3, [sp, #12]
 800b780:	db13      	blt.n	800b7aa <HAL_SD_InitCard+0xf2>
 800b782:	42b3      	cmp	r3, r6
 800b784:	d811      	bhi.n	800b7aa <HAL_SD_InitCard+0xf2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b786:	2100      	movs	r1, #0
 800b788:	6820      	ldr	r0, [r4, #0]
 800b78a:	f001 fc4b 	bl	800d024 <SDMMC_CmdAppCommand>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800b78e:	4639      	mov	r1, r7
    if (errorstate != HAL_SD_ERROR_NONE)
 800b790:	2800      	cmp	r0, #0
 800b792:	d0e7      	beq.n	800b764 <HAL_SD_InitCard+0xac>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b794:	4605      	mov	r5, r0
    hsd->State = HAL_SD_STATE_READY;
 800b796:	2301      	movs	r3, #1
 800b798:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800b79c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b79e:	432b      	orrs	r3, r5
 800b7a0:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b7a2:	e79e      	b.n	800b6e2 <HAL_SD_InitCard+0x2a>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b7a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800b7a8:	e7f5      	b.n	800b796 <HAL_SD_InitCard+0xde>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800b7aa:	9a03      	ldr	r2, [sp, #12]
 800b7ac:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800b7b0:	429a      	cmp	r2, r3
 800b7b2:	f200 80ac 	bhi.w	800b90e <HAL_SD_InitCard+0x256>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b7b6:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800b7ba:	bf18      	it	ne
 800b7bc:	2501      	movne	r5, #1
  uint16_t sd_rca = 0U;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	63a5      	str	r5, [r4, #56]	@ 0x38
 800b7c2:	f8ad 300a 	strh.w	r3, [sp, #10]
  uint32_t tickstart = HAL_GetTick();
 800b7c6:	f7f7 fcff 	bl	80031c8 <HAL_GetTick>
 800b7ca:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800b7cc:	6820      	ldr	r0, [r4, #0]
 800b7ce:	f000 fe93 	bl	800c4f8 <SDMMC_GetPowerState>
 800b7d2:	b348      	cbz	r0, 800b828 <HAL_SD_InitCard+0x170>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800b7d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b7d6:	6820      	ldr	r0, [r4, #0]
  if (hsd->SdCard.CardType != CARD_SECURED)
 800b7d8:	2b03      	cmp	r3, #3
 800b7da:	d12e      	bne.n	800b83a <HAL_SD_InitCard+0x182>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800b7dc:	2104      	movs	r1, #4
 800b7de:	f000 fe8f 	bl	800c500 <SDMMC_GetResponse>
 800b7e2:	4603      	mov	r3, r0
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b7e4:	a909      	add	r1, sp, #36	@ 0x24
 800b7e6:	4620      	mov	r0, r4
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800b7e8:	0d1b      	lsrs	r3, r3, #20
 800b7ea:	6423      	str	r3, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b7ec:	f7ff fea8 	bl	800b540 <HAL_SD_GetCardCSD>
 800b7f0:	4605      	mov	r5, r0
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	f040 8081 	bne.w	800b8fa <HAL_SD_InitCard+0x242>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b7f8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b7fa:	6820      	ldr	r0, [r4, #0]
 800b7fc:	0409      	lsls	r1, r1, #16
 800b7fe:	f001 faf9 	bl	800cdf4 <SDMMC_CmdSelDesel>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b802:	b998      	cbnz	r0, 800b82c <HAL_SD_InitCard+0x174>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b804:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b808:	6820      	ldr	r0, [r4, #0]
 800b80a:	f000 fe93 	bl	800c534 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b80e:	2800      	cmp	r0, #0
 800b810:	f43f af68 	beq.w	800b6e4 <HAL_SD_InitCard+0x2c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b814:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800b816:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b818:	4943      	ldr	r1, [pc, #268]	@ (800b928 <HAL_SD_InitCard+0x270>)
 800b81a:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800b81c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b81e:	4303      	orrs	r3, r0
 800b820:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b822:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800b826:	e75c      	b.n	800b6e2 <HAL_SD_InitCard+0x2a>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b828:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 800b82c:	2301      	movs	r3, #1
 800b82e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800b832:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b834:	4303      	orrs	r3, r0
 800b836:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800b838:	e753      	b.n	800b6e2 <HAL_SD_InitCard+0x2a>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b83a:	f001 fe2d 	bl	800d498 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 800b83e:	2800      	cmp	r0, #0
 800b840:	d1f4      	bne.n	800b82c <HAL_SD_InitCard+0x174>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b842:	4601      	mov	r1, r0
 800b844:	6820      	ldr	r0, [r4, #0]
 800b846:	f000 fe5b 	bl	800c500 <SDMMC_GetResponse>
 800b84a:	4603      	mov	r3, r0
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b84c:	2104      	movs	r1, #4
 800b84e:	6820      	ldr	r0, [r4, #0]
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b850:	66e3      	str	r3, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b852:	f000 fe55 	bl	800c500 <SDMMC_GetResponse>
 800b856:	4603      	mov	r3, r0
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b858:	2108      	movs	r1, #8
 800b85a:	6820      	ldr	r0, [r4, #0]
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b85c:	6723      	str	r3, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b85e:	f000 fe4f 	bl	800c500 <SDMMC_GetResponse>
 800b862:	4603      	mov	r3, r0
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b864:	210c      	movs	r1, #12
 800b866:	6820      	ldr	r0, [r4, #0]
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b868:	6763      	str	r3, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b86a:	f000 fe49 	bl	800c500 <SDMMC_GetResponse>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800b86e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b870:	67a0      	str	r0, [r4, #120]	@ 0x78
  if (hsd->SdCard.CardType != CARD_SECURED)
 800b872:	2b03      	cmp	r3, #3
 800b874:	d04e      	beq.n	800b914 <HAL_SD_InitCard+0x25c>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800b876:	f241 3687 	movw	r6, #4999	@ 0x1387
 800b87a:	e008      	b.n	800b88e <HAL_SD_InitCard+0x1d6>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b87c:	f001 fe8a 	bl	800d594 <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 800b880:	2800      	cmp	r0, #0
 800b882:	d1d3      	bne.n	800b82c <HAL_SD_InitCard+0x174>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800b884:	f7f7 fca0 	bl	80031c8 <HAL_GetTick>
 800b888:	1b43      	subs	r3, r0, r5
 800b88a:	42b3      	cmp	r3, r6
 800b88c:	d838      	bhi.n	800b900 <HAL_SD_InitCard+0x248>
    while (sd_rca == 0U)
 800b88e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b892:	f10d 010a 	add.w	r1, sp, #10
 800b896:	6820      	ldr	r0, [r4, #0]
    while (sd_rca == 0U)
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d0ef      	beq.n	800b87c <HAL_SD_InitCard+0x1c4>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800b89c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800b89e:	2a03      	cmp	r2, #3
 800b8a0:	d09c      	beq.n	800b7dc <HAL_SD_InitCard+0x124>
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b8a2:	0419      	lsls	r1, r3, #16
    hsd->SdCard.RelCardAdd = sd_rca;
 800b8a4:	6463      	str	r3, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b8a6:	f001 fe35 	bl	800d514 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 800b8aa:	2800      	cmp	r0, #0
 800b8ac:	d1be      	bne.n	800b82c <HAL_SD_InitCard+0x174>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b8ae:	4601      	mov	r1, r0
 800b8b0:	6820      	ldr	r0, [r4, #0]
 800b8b2:	f000 fe25 	bl	800c500 <SDMMC_GetResponse>
 800b8b6:	4603      	mov	r3, r0
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b8b8:	2104      	movs	r1, #4
 800b8ba:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b8bc:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b8be:	f000 fe1f 	bl	800c500 <SDMMC_GetResponse>
 800b8c2:	4603      	mov	r3, r0
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b8c4:	2108      	movs	r1, #8
 800b8c6:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b8c8:	6623      	str	r3, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b8ca:	f000 fe19 	bl	800c500 <SDMMC_GetResponse>
 800b8ce:	4603      	mov	r3, r0
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b8d0:	210c      	movs	r1, #12
 800b8d2:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b8d4:	6663      	str	r3, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b8d6:	f000 fe13 	bl	800c500 <SDMMC_GetResponse>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	6820      	ldr	r0, [r4, #0]
 800b8de:	66a3      	str	r3, [r4, #104]	@ 0x68
 800b8e0:	e77c      	b.n	800b7dc <HAL_SD_InitCard+0x124>
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b8e2:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b8e4:	63e5      	str	r5, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b8e6:	f001 fb31 	bl	800cf4c <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	f47f af52 	bne.w	800b794 <HAL_SD_InitCard+0xdc>
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800b8f0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	f47f af2e 	bne.w	800b754 <HAL_SD_InitCard+0x9c>
 800b8f8:	e727      	b.n	800b74a <HAL_SD_InitCard+0x92>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b8fa:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800b8fe:	e795      	b.n	800b82c <HAL_SD_InitCard+0x174>
        return HAL_SD_ERROR_TIMEOUT;
 800b900:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
  if (errorstate != HAL_SD_ERROR_NONE)
 800b904:	e792      	b.n	800b82c <HAL_SD_InitCard+0x174>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800b906:	9b03      	ldr	r3, [sp, #12]
 800b908:	42b3      	cmp	r3, r6
 800b90a:	f67f af58 	bls.w	800b7be <HAL_SD_InitCard+0x106>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b90e:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 800b912:	e740      	b.n	800b796 <HAL_SD_InitCard+0xde>
 800b914:	6820      	ldr	r0, [r4, #0]
 800b916:	e761      	b.n	800b7dc <HAL_SD_InitCard+0x124>
 800b918:	014f8b59 	.word	0x014f8b59
 800b91c:	000c34ff 	.word	0x000c34ff
 800b920:	00012110 	.word	0x00012110
 800b924:	c1100000 	.word	0xc1100000
 800b928:	1fe00fff 	.word	0x1fe00fff

0800b92c <HAL_SD_GetCardStatus>:
{
 800b92c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (hsd->State == HAL_SD_STATE_BUSY)
 800b930:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
{
 800b934:	b097      	sub	sp, #92	@ 0x5c
  if (hsd->State == HAL_SD_STATE_BUSY)
 800b936:	2b03      	cmp	r3, #3
 800b938:	d033      	beq.n	800b9a2 <HAL_SD_GetCardStatus+0x76>
  errorstate = SD_SendSDStatus(hsd, sd_status);
 800b93a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800b93c:	460d      	mov	r5, r1
 800b93e:	f7f7 fc43 	bl	80031c8 <HAL_GetTick>
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b942:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 800b944:	4607      	mov	r7, r0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b946:	6820      	ldr	r0, [r4, #0]
 800b948:	f000 fdda 	bl	800c500 <SDMMC_GetResponse>
 800b94c:	0182      	lsls	r2, r0, #6
 800b94e:	d410      	bmi.n	800b972 <HAL_SD_GetCardStatus+0x46>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800b950:	2140      	movs	r1, #64	@ 0x40
 800b952:	6820      	ldr	r0, [r4, #0]
 800b954:	f000 fdee 	bl	800c534 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b958:	4603      	mov	r3, r0
 800b95a:	b930      	cbnz	r0, 800b96a <HAL_SD_GetCardStatus+0x3e>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b95c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b95e:	6820      	ldr	r0, [r4, #0]
 800b960:	0409      	lsls	r1, r1, #16
 800b962:	f001 fb5f 	bl	800d024 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b966:	4603      	mov	r3, r0
 800b968:	b300      	cbz	r0, 800b9ac <HAL_SD_GetCardStatus+0x80>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b96a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b96c:	6820      	ldr	r0, [r4, #0]
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b96e:	6362      	str	r2, [r4, #52]	@ 0x34
  if (errorstate != HAL_SD_ERROR_NONE)
 800b970:	e002      	b.n	800b978 <HAL_SD_GetCardStatus+0x4c>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800b972:	6820      	ldr	r0, [r4, #0]
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b974:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b978:	4a54      	ldr	r2, [pc, #336]	@ (800bacc <HAL_SD_GetCardStatus+0x1a0>)
    hsd->State = HAL_SD_STATE_READY;
 800b97a:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b97c:	6382      	str	r2, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 800b97e:	460e      	mov	r6, r1
    hsd->ErrorCode |= errorstate;
 800b980:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b982:	4313      	orrs	r3, r2
 800b984:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b986:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b98a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b98e:	f000 fdd1 	bl	800c534 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b992:	b138      	cbz	r0, 800b9a4 <HAL_SD_GetCardStatus+0x78>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b994:	6822      	ldr	r2, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800b996:	2301      	movs	r3, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b998:	494c      	ldr	r1, [pc, #304]	@ (800bacc <HAL_SD_GetCardStatus+0x1a0>)
 800b99a:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800b99c:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800b99e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800b9a2:	2601      	movs	r6, #1
}
 800b9a4:	4630      	mov	r0, r6
 800b9a6:	b017      	add	sp, #92	@ 0x5c
 800b9a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  config.DataLength    = 64U;
 800b9ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b9b0:	2340      	movs	r3, #64	@ 0x40
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b9b2:	4669      	mov	r1, sp
 800b9b4:	6820      	ldr	r0, [r4, #0]
  config.DataLength    = 64U;
 800b9b6:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b9ba:	2260      	movs	r2, #96	@ 0x60
 800b9bc:	2302      	movs	r3, #2
 800b9be:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b9ca:	f000 fd9d 	bl	800c508 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800b9ce:	6820      	ldr	r0, [r4, #0]
 800b9d0:	f001 feec 	bl	800d7ac <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	d1c7      	bne.n	800b96a <HAL_SD_GetCardStatus+0x3e>
  uint32_t *pData = pSDstatus;
 800b9da:	ae06      	add	r6, sp, #24
 800b9dc:	e004      	b.n	800b9e8 <HAL_SD_GetCardStatus+0xbc>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b9de:	f7f7 fbf3 	bl	80031c8 <HAL_GetTick>
 800b9e2:	1bc0      	subs	r0, r0, r7
 800b9e4:	3001      	adds	r0, #1
 800b9e6:	d012      	beq.n	800ba0e <HAL_SD_GetCardStatus+0xe2>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b9e8:	6820      	ldr	r0, [r4, #0]
 800b9ea:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b9ec:	f413 7f95 	tst.w	r3, #298	@ 0x12a
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800b9f0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b9f2:	d110      	bne.n	800ba16 <HAL_SD_GetCardStatus+0xea>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800b9f4:	041b      	lsls	r3, r3, #16
 800b9f6:	d5f2      	bpl.n	800b9de <HAL_SD_GetCardStatus+0xb2>
 800b9f8:	f106 0820 	add.w	r8, r6, #32
 800b9fc:	e000      	b.n	800ba00 <HAL_SD_GetCardStatus+0xd4>
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800b9fe:	6820      	ldr	r0, [r4, #0]
 800ba00:	f000 fd68 	bl	800c4d4 <SDMMC_ReadFIFO>
 800ba04:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 800ba08:	4546      	cmp	r6, r8
 800ba0a:	d1f8      	bne.n	800b9fe <HAL_SD_GetCardStatus+0xd2>
 800ba0c:	e7e7      	b.n	800b9de <HAL_SD_GetCardStatus+0xb2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ba0e:	6820      	ldr	r0, [r4, #0]
 800ba10:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ba14:	e7b0      	b.n	800b978 <HAL_SD_GetCardStatus+0x4c>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ba16:	0719      	lsls	r1, r3, #28
 800ba18:	d451      	bmi.n	800babe <HAL_SD_GetCardStatus+0x192>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ba1a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ba1c:	079a      	lsls	r2, r3, #30
 800ba1e:	d450      	bmi.n	800bac2 <HAL_SD_GetCardStatus+0x196>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ba20:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ba22:	069b      	lsls	r3, r3, #26
 800ba24:	d50a      	bpl.n	800ba3c <HAL_SD_GetCardStatus+0x110>
 800ba26:	e04e      	b.n	800bac6 <HAL_SD_GetCardStatus+0x19a>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ba28:	f000 fd54 	bl	800c4d4 <SDMMC_ReadFIFO>
 800ba2c:	f846 0b04 	str.w	r0, [r6], #4
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ba30:	f7f7 fbca 	bl	80031c8 <HAL_GetTick>
 800ba34:	1bc0      	subs	r0, r0, r7
 800ba36:	3001      	adds	r0, #1
 800ba38:	d0e9      	beq.n	800ba0e <HAL_SD_GetCardStatus+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ba3a:	6820      	ldr	r0, [r4, #0]
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800ba3c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ba3e:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 800ba42:	d1f1      	bne.n	800ba28 <HAL_SD_GetCardStatus+0xfc>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ba44:	9906      	ldr	r1, [sp, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800ba46:	461e      	mov	r6, r3
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ba48:	4a21      	ldr	r2, [pc, #132]	@ (800bad0 <HAL_SD_GetCardStatus+0x1a4>)
 800ba4a:	6382      	str	r2, [r0, #56]	@ 0x38
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ba4c:	0a0a      	lsrs	r2, r1, #8
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ba4e:	e9dd c308 	ldrd	ip, r3, [sp, #32]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ba52:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ba56:	ea4f 471c 	mov.w	r7, ip, lsr #16
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ba5a:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ba5e:	fa5f f883 	uxtb.w	r8, r3
 800ba62:	f027 07ff 	bic.w	r7, r7, #255	@ 0xff
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ba66:	fa1f f982 	uxth.w	r9, r2
 800ba6a:	9a07      	ldr	r2, [sp, #28]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ba6c:	ea47 0708 	orr.w	r7, r7, r8
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ba70:	f3c1 1881 	ubfx	r8, r1, #6, #2
 800ba74:	fa92 fe82 	rev.w	lr, r2
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ba78:	f3c1 1140 	ubfx	r1, r1, #5, #1
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ba7c:	fa5f f28c 	uxtb.w	r2, ip
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ba80:	f885 8000 	strb.w	r8, [r5]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ba84:	7069      	strb	r1, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ba86:	f8a5 9002 	strh.w	r9, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ba8a:	f8c5 e004 	str.w	lr, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ba8e:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ba90:	f3cc 2207 	ubfx	r2, ip, #8, #8
 800ba94:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ba96:	f3cc 5203 	ubfx	r2, ip, #20, #4
 800ba9a:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800ba9c:	f3c3 2285 	ubfx	r2, r3, #10, #6
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800baa0:	81af      	strh	r7, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800baa2:	73aa      	strb	r2, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800baa4:	f3c3 2201 	ubfx	r2, r3, #8, #2
 800baa8:	73ea      	strb	r2, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800baaa:	f3c3 1203 	ubfx	r2, r3, #4, #4
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800baae:	f003 030f 	and.w	r3, r3, #15
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800bab2:	742a      	strb	r2, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800bab4:	746b      	strb	r3, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800bab6:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
 800baba:	74ab      	strb	r3, [r5, #18]
 800babc:	e765      	b.n	800b98a <HAL_SD_GetCardStatus+0x5e>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800babe:	2308      	movs	r3, #8
 800bac0:	e75a      	b.n	800b978 <HAL_SD_GetCardStatus+0x4c>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bac2:	2302      	movs	r3, #2
 800bac4:	e758      	b.n	800b978 <HAL_SD_GetCardStatus+0x4c>
    return HAL_SD_ERROR_RX_OVERRUN;
 800bac6:	2320      	movs	r3, #32
 800bac8:	e756      	b.n	800b978 <HAL_SD_GetCardStatus+0x4c>
 800baca:	bf00      	nop
 800bacc:	1fe00fff 	.word	0x1fe00fff
 800bad0:	18000f3a 	.word	0x18000f3a

0800bad4 <HAL_SD_GetCardInfo>:
{
 800bad4:	b5f0      	push	{r4, r5, r6, r7, lr}
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800bad6:	e9d0 e30e 	ldrd	lr, r3, [r0, #56]	@ 0x38
 800bada:	e9d0 7610 	ldrd	r7, r6, [r0, #64]	@ 0x40
 800bade:	e9d0 5412 	ldrd	r5, r4, [r0, #72]	@ 0x48
 800bae2:	e9d0 2014 	ldrd	r2, r0, [r0, #80]	@ 0x50
 800bae6:	e9c1 e300 	strd	lr, r3, [r1]
 800baea:	e9c1 2006 	strd	r2, r0, [r1, #24]
 800baee:	e9c1 7602 	strd	r7, r6, [r1, #8]
}
 800baf2:	2000      	movs	r0, #0
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800baf4:	e9c1 5404 	strd	r5, r4, [r1, #16]
}
 800baf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bafa:	bf00      	nop

0800bafc <HAL_SD_ConfigWideBusOperation>:
  hsd->State = HAL_SD_STATE_BUSY;
 800bafc:	2203      	movs	r2, #3
  if (hsd->SdCard.CardType != CARD_SECURED)
 800bafe:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800bb00:	4293      	cmp	r3, r2
{
 800bb02:	b530      	push	{r4, r5, lr}
 800bb04:	4604      	mov	r4, r0
 800bb06:	b089      	sub	sp, #36	@ 0x24
 800bb08:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 800bb0a:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 800bb0e:	d041      	beq.n	800bb94 <HAL_SD_ConfigWideBusOperation+0x98>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800bb10:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800bb14:	d03e      	beq.n	800bb94 <HAL_SD_ConfigWideBusOperation+0x98>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800bb16:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800bb1a:	d07e      	beq.n	800bc1a <HAL_SD_ConfigWideBusOperation+0x11e>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800bb1c:	2900      	cmp	r1, #0
 800bb1e:	d05d      	beq.n	800bbdc <HAL_SD_ConfigWideBusOperation+0xe0>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800bb20:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bb22:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bb26:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800bb28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d139      	bne.n	800bba2 <HAL_SD_ConfigWideBusOperation+0xa6>
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800bb2e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800bb32:	2100      	movs	r1, #0
 800bb34:	f7fe feb8 	bl	800a8a8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	d048      	beq.n	800bbce <HAL_SD_ConfigWideBusOperation+0xd2>
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800bb3c:	6922      	ldr	r2, [r4, #16]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800bb3e:	4b50      	ldr	r3, [pc, #320]	@ (800bc80 <HAL_SD_ConfigWideBusOperation+0x184>)
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800bb40:	6861      	ldr	r1, [r4, #4]
      Init.BusWide             = WideMode;
 800bb42:	9504      	str	r5, [sp, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800bb44:	9205      	str	r2, [sp, #20]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800bb46:	fba3 5300 	umull	r5, r3, r3, r0
 800bb4a:	6962      	ldr	r2, [r4, #20]
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800bb4c:	9102      	str	r1, [sp, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800bb4e:	ebb2 6f13 	cmp.w	r2, r3, lsr #24
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800bb52:	68a1      	ldr	r1, [r4, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800bb54:	ea4f 6513 	mov.w	r5, r3, lsr #24
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800bb58:	9103      	str	r1, [sp, #12]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800bb5a:	d20e      	bcs.n	800bb7a <HAL_SD_ConfigWideBusOperation+0x7e>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800bb5c:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800bb5e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800bb62:	d00a      	beq.n	800bb7a <HAL_SD_ConfigWideBusOperation+0x7e>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800bb64:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800bb68:	d079      	beq.n	800bc5e <HAL_SD_ConfigWideBusOperation+0x162>
        if (hsd->Init.ClockDiv == 0U)
 800bb6a:	b112      	cbz	r2, 800bb72 <HAL_SD_ConfigWideBusOperation+0x76>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800bb6c:	0053      	lsls	r3, r2, #1
 800bb6e:	fbb0 f0f3 	udiv	r0, r0, r3
 800bb72:	4b44      	ldr	r3, [pc, #272]	@ (800bc84 <HAL_SD_ConfigWideBusOperation+0x188>)
 800bb74:	4298      	cmp	r0, r3
 800bb76:	bf88      	it	hi
 800bb78:	462a      	movhi	r2, r5
      (void)SDMMC_Init(hsd->Instance, Init);
 800bb7a:	a905      	add	r1, sp, #20
        Init.ClockDiv = hsd->Init.ClockDiv;
 800bb7c:	9206      	str	r2, [sp, #24]
      (void)SDMMC_Init(hsd->Instance, Init);
 800bb7e:	ab02      	add	r3, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 800bb80:	2500      	movs	r5, #0
      (void)SDMMC_Init(hsd->Instance, Init);
 800bb82:	c903      	ldmia	r1, {r0, r1}
 800bb84:	e88d 0003 	stmia.w	sp, {r0, r1}
 800bb88:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb8a:	6820      	ldr	r0, [r4, #0]
 800bb8c:	f000 fc86 	bl	800c49c <SDMMC_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bb90:	6820      	ldr	r0, [r4, #0]
 800bb92:	e00a      	b.n	800bbaa <HAL_SD_ConfigWideBusOperation+0xae>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb9a:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800bb9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d0c5      	beq.n	800bb2e <HAL_SD_ConfigWideBusOperation+0x32>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bba2:	6820      	ldr	r0, [r4, #0]
    status = HAL_ERROR;
 800bba4:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bba6:	4b38      	ldr	r3, [pc, #224]	@ (800bc88 <HAL_SD_ConfigWideBusOperation+0x18c>)
 800bba8:	6383      	str	r3, [r0, #56]	@ 0x38
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800bbaa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800bbae:	f000 fcc1 	bl	800c534 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bbb2:	b130      	cbz	r0, 800bbc2 <HAL_SD_ConfigWideBusOperation+0xc6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bbb4:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 800bbb6:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800bbb8:	4a33      	ldr	r2, [pc, #204]	@ (800bc88 <HAL_SD_ConfigWideBusOperation+0x18c>)
 800bbba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800bbbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bbbe:	4303      	orrs	r3, r0
 800bbc0:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_READY;
 800bbc2:	2301      	movs	r3, #1
}
 800bbc4:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 800bbc6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 800bbca:	b009      	add	sp, #36	@ 0x24
 800bbcc:	bd30      	pop	{r4, r5, pc}
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800bbce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 800bbd0:	2501      	movs	r5, #1
      (void)SDMMC_Init(hsd->Instance, Init);
 800bbd2:	6820      	ldr	r0, [r4, #0]
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800bbd4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bbd8:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 800bbda:	e7e6      	b.n	800bbaa <HAL_SD_ConfigWideBusOperation+0xae>
  uint32_t scr[2U] = {0UL, 0UL};
 800bbdc:	2200      	movs	r2, #0
 800bbde:	2300      	movs	r3, #0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bbe0:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800bbe2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bbe6:	f000 fc8b 	bl	800c500 <SDMMC_GetResponse>
 800bbea:	0182      	lsls	r2, r0, #6
 800bbec:	d434      	bmi.n	800bc58 <HAL_SD_ConfigWideBusOperation+0x15c>
  errorstate = SD_FindSCR(hsd, scr);
 800bbee:	a902      	add	r1, sp, #8
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	f7ff fa6d 	bl	800b0d0 <SD_FindSCR.constprop.0>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bbf6:	b960      	cbnz	r0, 800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bbf8:	9b03      	ldr	r3, [sp, #12]
 800bbfa:	03db      	lsls	r3, r3, #15
 800bbfc:	d535      	bpl.n	800bc6a <HAL_SD_ConfigWideBusOperation+0x16e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bbfe:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bc00:	6820      	ldr	r0, [r4, #0]
 800bc02:	0409      	lsls	r1, r1, #16
 800bc04:	f001 fa0e 	bl	800d024 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc08:	b918      	cbnz	r0, 800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bc0a:	4601      	mov	r1, r0
 800bc0c:	6820      	ldr	r0, [r4, #0]
 800bc0e:	f001 faf1 	bl	800d1f4 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800bc12:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc14:	4303      	orrs	r3, r0
 800bc16:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc18:	e7c0      	b.n	800bb9c <HAL_SD_ConfigWideBusOperation+0xa0>
  uint32_t scr[2U] = {0UL, 0UL};
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	2300      	movs	r3, #0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bc1e:	2100      	movs	r1, #0
 800bc20:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800bc22:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bc26:	f000 fc6b 	bl	800c500 <SDMMC_GetResponse>
 800bc2a:	0180      	lsls	r0, r0, #6
 800bc2c:	d414      	bmi.n	800bc58 <HAL_SD_ConfigWideBusOperation+0x15c>
  errorstate = SD_FindSCR(hsd, scr);
 800bc2e:	a902      	add	r1, sp, #8
 800bc30:	4620      	mov	r0, r4
 800bc32:	f7ff fa4d 	bl	800b0d0 <SD_FindSCR.constprop.0>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bc36:	2800      	cmp	r0, #0
 800bc38:	d1eb      	bne.n	800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bc3a:	9b03      	ldr	r3, [sp, #12]
 800bc3c:	0359      	lsls	r1, r3, #13
 800bc3e:	d514      	bpl.n	800bc6a <HAL_SD_ConfigWideBusOperation+0x16e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bc40:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bc42:	6820      	ldr	r0, [r4, #0]
 800bc44:	0409      	lsls	r1, r1, #16
 800bc46:	f001 f9ed 	bl	800d024 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	d1e1      	bne.n	800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bc4e:	2102      	movs	r1, #2
 800bc50:	6820      	ldr	r0, [r4, #0]
 800bc52:	f001 facf 	bl	800d1f4 <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 800bc56:	e7dc      	b.n	800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bc58:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800bc5c:	e7d9      	b.n	800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
        if (hsd->Init.ClockDiv == 0U)
 800bc5e:	b93a      	cbnz	r2, 800bc70 <HAL_SD_ConfigWideBusOperation+0x174>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800bc60:	490a      	ldr	r1, [pc, #40]	@ (800bc8c <HAL_SD_ConfigWideBusOperation+0x190>)
 800bc62:	4288      	cmp	r0, r1
 800bc64:	d989      	bls.n	800bb7a <HAL_SD_ConfigWideBusOperation+0x7e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800bc66:	0e5a      	lsrs	r2, r3, #25
 800bc68:	e787      	b.n	800bb7a <HAL_SD_ConfigWideBusOperation+0x7e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bc6a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800bc6e:	e7d0      	b.n	800bc12 <HAL_SD_ConfigWideBusOperation+0x116>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800bc70:	0051      	lsls	r1, r2, #1
 800bc72:	fbb0 f1f1 	udiv	r1, r0, r1
 800bc76:	4805      	ldr	r0, [pc, #20]	@ (800bc8c <HAL_SD_ConfigWideBusOperation+0x190>)
 800bc78:	4281      	cmp	r1, r0
 800bc7a:	f67f af7e 	bls.w	800bb7a <HAL_SD_ConfigWideBusOperation+0x7e>
 800bc7e:	e7f2      	b.n	800bc66 <HAL_SD_ConfigWideBusOperation+0x16a>
 800bc80:	55e63b89 	.word	0x55e63b89
 800bc84:	017d7840 	.word	0x017d7840
 800bc88:	1fe00fff 	.word	0x1fe00fff
 800bc8c:	02faf080 	.word	0x02faf080

0800bc90 <HAL_SD_Init>:
{
 800bc90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc92:	b087      	sub	sp, #28
  if (hsd == NULL)
 800bc94:	b168      	cbz	r0, 800bcb2 <HAL_SD_Init+0x22>
  if (hsd->State == HAL_SD_STATE_RESET)
 800bc96:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800bc9a:	4604      	mov	r4, r0
 800bc9c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d044      	beq.n	800bd2e <HAL_SD_Init+0x9e>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bca4:	2304      	movs	r3, #4
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bca6:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800bca8:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800bcac:	f7ff fd04 	bl	800b6b8 <HAL_SD_InitCard>
 800bcb0:	b118      	cbz	r0, 800bcba <HAL_SD_Init+0x2a>
    return HAL_ERROR;
 800bcb2:	2601      	movs	r6, #1
}
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	b007      	add	sp, #28
 800bcb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800bcba:	a901      	add	r1, sp, #4
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f7ff fe35 	bl	800b92c <HAL_SD_GetCardStatus>
 800bcc2:	2800      	cmp	r0, #0
 800bcc4:	d1f5      	bne.n	800bcb2 <HAL_SD_Init+0x22>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bcc6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
  speedgrade = CardStatus.UhsSpeedGrade;
 800bcc8:	f89d 3014 	ldrb.w	r3, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bccc:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bcce:	f89d 2015 	ldrb.w	r2, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 800bcd2:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 800bcd4:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bcd6:	d02e      	beq.n	800bd36 <HAL_SD_Init+0xa6>
 800bcd8:	4603      	mov	r3, r0
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800bcda:	68e1      	ldr	r1, [r4, #12]
 800bcdc:	4620      	mov	r0, r4
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800bcde:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800bce0:	f7ff ff0c 	bl	800bafc <HAL_SD_ConfigWideBusOperation>
 800bce4:	4606      	mov	r6, r0
 800bce6:	2800      	cmp	r0, #0
 800bce8:	d1e3      	bne.n	800bcb2 <HAL_SD_Init+0x22>
  tickstart = HAL_GetTick();
 800bcea:	f7f7 fa6d 	bl	80031c8 <HAL_GetTick>
 800bcee:	4607      	mov	r7, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bcf0:	e007      	b.n	800bd02 <HAL_SD_Init+0x72>
    hsd->ErrorCode |= errorstate;
 800bcf2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bcf4:	4303      	orrs	r3, r0
 800bcf6:	6363      	str	r3, [r4, #52]	@ 0x34
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bcf8:	f7f7 fa66 	bl	80031c8 <HAL_GetTick>
 800bcfc:	1bc3      	subs	r3, r0, r7
 800bcfe:	3301      	adds	r3, #1
 800bd00:	d020      	beq.n	800bd44 <HAL_SD_Init+0xb4>
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd02:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bd04:	6820      	ldr	r0, [r4, #0]
 800bd06:	0409      	lsls	r1, r1, #16
 800bd08:	f001 fca4 	bl	800d654 <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bd0c:	4605      	mov	r5, r0
 800bd0e:	2800      	cmp	r0, #0
 800bd10:	d1ef      	bne.n	800bcf2 <HAL_SD_Init+0x62>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bd12:	6820      	ldr	r0, [r4, #0]
 800bd14:	4629      	mov	r1, r5
 800bd16:	f000 fbf3 	bl	800c500 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800bd1a:	f3c0 2043 	ubfx	r0, r0, #9, #4
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800bd1e:	2804      	cmp	r0, #4
 800bd20:	d1ea      	bne.n	800bcf8 <HAL_SD_Init+0x68>
  hsd->State = HAL_SD_STATE_READY;
 800bd22:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800bd24:	6365      	str	r5, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bd26:	62e5      	str	r5, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 800bd28:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 800bd2c:	e7c2      	b.n	800bcb4 <HAL_SD_Init+0x24>
    hsd->Lock = HAL_UNLOCKED;
 800bd2e:	7602      	strb	r2, [r0, #24]
    HAL_SD_MspInit(hsd);
 800bd30:	f7f6 ff00 	bl	8002b34 <HAL_SD_MspInit>
 800bd34:	e7b6      	b.n	800bca4 <HAL_SD_Init+0x14>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800bd36:	4313      	orrs	r3, r2
 800bd38:	bf14      	ite	ne
 800bd3a:	f44f 7300 	movne.w	r3, #512	@ 0x200
 800bd3e:	f44f 7380 	moveq.w	r3, #256	@ 0x100
 800bd42:	e7ca      	b.n	800bcda <HAL_SD_Init+0x4a>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bd44:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
      hsd->State = HAL_SD_STATE_READY;
 800bd48:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 800bd4a:	2603      	movs	r6, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800bd4c:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800bd4e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 800bd52:	e7af      	b.n	800bcb4 <HAL_SD_Init+0x24>

0800bd54 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd54:	6c41      	ldr	r1, [r0, #68]	@ 0x44
{
 800bd56:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd58:	0409      	lsls	r1, r1, #16
{
 800bd5a:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd5c:	6800      	ldr	r0, [r0, #0]
 800bd5e:	f001 fc79 	bl	800d654 <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800bd62:	4601      	mov	r1, r0
 800bd64:	b120      	cbz	r0, 800bd70 <HAL_SD_GetCardState+0x1c>
    hsd->ErrorCode |= errorstate;
 800bd66:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd68:	2000      	movs	r0, #0
 800bd6a:	430b      	orrs	r3, r1
 800bd6c:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800bd6e:	bd10      	pop	{r4, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800bd70:	6820      	ldr	r0, [r4, #0]
 800bd72:	f000 fbc5 	bl	800c500 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800bd76:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 800bd7a:	bd10      	pop	{r4, pc}

0800bd7c <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800bd7c:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bd7e:	492c      	ldr	r1, [pc, #176]	@ (800be30 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 800bd80:	695a      	ldr	r2, [r3, #20]
{
 800bd82:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800bd84:	699c      	ldr	r4, [r3, #24]
 800bd86:	f044 0408 	orr.w	r4, r4, #8
 800bd8a:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800bd8c:	699c      	ldr	r4, [r3, #24]
 800bd8e:	f044 0410 	orr.w	r4, r4, #16
 800bd92:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 800bd94:	681c      	ldr	r4, [r3, #0]
 800bd96:	f024 0401 	bic.w	r4, r4, #1
 800bd9a:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bd9c:	691c      	ldr	r4, [r3, #16]
 800bd9e:	4021      	ands	r1, r4
 800bda0:	6119      	str	r1, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bda2:	6899      	ldr	r1, [r3, #8]
 800bda4:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800bda8:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bdaa:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800bdae:	2904      	cmp	r1, #4
 800bdb0:	d001      	beq.n	800bdb6 <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800bdb2:	0691      	lsls	r1, r2, #26
 800bdb4:	d430      	bmi.n	800be18 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bdb6:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800bdba:	2903      	cmp	r1, #3
 800bdbc:	d001      	beq.n	800bdc2 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800bdbe:	0654      	lsls	r4, r2, #25
 800bdc0:	d41f      	bmi.n	800be02 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800bdc2:	0591      	lsls	r1, r2, #22
 800bdc4:	d509      	bpl.n	800bdda <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bdc6:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800bdca:	f041 0101 	orr.w	r1, r1, #1
 800bdce:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bdd2:	6999      	ldr	r1, [r3, #24]
 800bdd4:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800bdd8:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800bdda:	05d2      	lsls	r2, r2, #23
 800bddc:	d509      	bpl.n	800bdf2 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bdde:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 800bde2:	f042 0208 	orr.w	r2, r2, #8
 800bde6:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bdea:	699a      	ldr	r2, [r3, #24]
 800bdec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bdf0:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800bdf2:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 800bdf4:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 800bdf8:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800bdfc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 800be00:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800be02:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800be06:	f041 0104 	orr.w	r1, r1, #4
 800be0a:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800be0e:	6999      	ldr	r1, [r3, #24]
 800be10:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800be14:	6199      	str	r1, [r3, #24]
 800be16:	e7d4      	b.n	800bdc2 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800be18:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800be1c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800be20:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800be24:	6999      	ldr	r1, [r3, #24]
 800be26:	f041 0120 	orr.w	r1, r1, #32
 800be2a:	6199      	str	r1, [r3, #24]
 800be2c:	e7c3      	b.n	800bdb6 <SPI_CloseTransfer+0x3a>
 800be2e:	bf00      	nop
 800be30:	fffffc90 	.word	0xfffffc90

0800be34 <HAL_SPI_Init>:
  if (hspi == NULL)
 800be34:	2800      	cmp	r0, #0
 800be36:	f000 80c8 	beq.w	800bfca <HAL_SPI_Init+0x196>
{
 800be3a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be3e:	4604      	mov	r4, r0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800be40:	4b67      	ldr	r3, [pc, #412]	@ (800bfe0 <HAL_SPI_Init+0x1ac>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be42:	2000      	movs	r0, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800be44:	6822      	ldr	r2, [r4, #0]
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800be46:	68e1      	ldr	r1, [r4, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800be48:	429a      	cmp	r2, r3
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800be4a:	62a0      	str	r0, [r4, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800be4c:	d016      	beq.n	800be7c <HAL_SPI_Init+0x48>
 800be4e:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 800be52:	429a      	cmp	r2, r3
 800be54:	d012      	beq.n	800be7c <HAL_SPI_Init+0x48>
 800be56:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800be5a:	429a      	cmp	r2, r3
 800be5c:	f000 80ad 	beq.w	800bfba <HAL_SPI_Init+0x186>
 800be60:	290f      	cmp	r1, #15
 800be62:	d808      	bhi.n	800be76 <HAL_SPI_Init+0x42>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800be64:	6be5      	ldr	r5, [r4, #60]	@ 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800be66:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800be6a:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800be6c:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800be6e:	fb00 3303 	mla	r3, r0, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800be72:	2b08      	cmp	r3, #8
 800be74:	d90a      	bls.n	800be8c <HAL_SPI_Init+0x58>
    return HAL_ERROR;
 800be76:	2001      	movs	r0, #1
}
 800be78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800be7c:	4b58      	ldr	r3, [pc, #352]	@ (800bfe0 <HAL_SPI_Init+0x1ac>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800be7e:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800be80:	429a      	cmp	r2, r3
 800be82:	d06d      	beq.n	800bf60 <HAL_SPI_Init+0x12c>
 800be84:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 800be88:	429a      	cmp	r2, r3
 800be8a:	d069      	beq.n	800bf60 <HAL_SPI_Init+0x12c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800be8c:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800be90:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 800be94:	2b00      	cmp	r3, #0
 800be96:	d071      	beq.n	800bf7c <HAL_SPI_Init+0x148>
 800be98:	f04f 0800 	mov.w	r8, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 800be9c:	2302      	movs	r3, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800be9e:	6860      	ldr	r0, [r4, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bea0:	f8d4 e038 	ldr.w	lr, [r4, #56]	@ 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 800bea4:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bea8:	f400 0980 	and.w	r9, r0, #4194304	@ 0x400000
  __HAL_SPI_DISABLE(hspi);
 800beac:	6813      	ldr	r3, [r2, #0]
 800beae:	f023 0301 	bic.w	r3, r3, #1
 800beb2:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800beb4:	6893      	ldr	r3, [r2, #8]
 800beb6:	f403 1cf8 	and.w	ip, r3, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800beba:	69a3      	ldr	r3, [r4, #24]
 800bebc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bec0:	d067      	beq.n	800bf92 <HAL_SPI_Init+0x15e>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bec2:	f1b9 0f00 	cmp.w	r9, #0
 800bec6:	d001      	beq.n	800becc <HAL_SPI_Init+0x98>
 800bec8:	2906      	cmp	r1, #6
 800beca:	d86f      	bhi.n	800bfac <HAL_SPI_Init+0x178>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800becc:	6817      	ldr	r7, [r2, #0]
 800bece:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 800bed2:	6017      	str	r7, [r2, #0]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bed4:	4303      	orrs	r3, r0
 800bed6:	6b67      	ldr	r7, [r4, #52]	@ 0x34
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bed8:	ea41 0108 	orr.w	r1, r1, r8
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bedc:	ea43 030e 	orr.w	r3, r3, lr
 800bee0:	433b      	orrs	r3, r7
 800bee2:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 800bee4:	433b      	orrs	r3, r7
 800bee6:	6927      	ldr	r7, [r4, #16]
 800bee8:	433b      	orrs	r3, r7
 800beea:	6967      	ldr	r7, [r4, #20]
 800beec:	433b      	orrs	r3, r7
 800beee:	6a27      	ldr	r7, [r4, #32]
 800bef0:	433b      	orrs	r3, r7
 800bef2:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800bef4:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bef6:	69e7      	ldr	r7, [r4, #28]
 800bef8:	4339      	orrs	r1, r7
 800befa:	4329      	orrs	r1, r5
 800befc:	ea41 010c 	orr.w	r1, r1, ip
 800bf00:	6091      	str	r1, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bf02:	68a1      	ldr	r1, [r4, #8]
 800bf04:	430b      	orrs	r3, r1
 800bf06:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bf08:	430b      	orrs	r3, r1
 800bf0a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800bf0c:	430b      	orrs	r3, r1
 800bf0e:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bf10:	b9c0      	cbnz	r0, 800bf44 <HAL_SPI_Init+0x110>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800bf12:	6893      	ldr	r3, [r2, #8]
 800bf14:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800bf18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800bf1c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800bf1e:	6893      	ldr	r3, [r2, #8]
 800bf20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bf24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bf28:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf2a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800bf2c:	f023 0301 	bic.w	r3, r3, #1
 800bf30:	6513      	str	r3, [r2, #80]	@ 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf32:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800bf34:	2201      	movs	r2, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf36:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 800bf3a:	4618      	mov	r0, r3
  hspi->State     = HAL_SPI_STATE_READY;
 800bf3c:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
}
 800bf40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bf44:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800bf46:	f023 0301 	bic.w	r3, r3, #1
 800bf4a:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bf4c:	f1b9 0f00 	cmp.w	r9, #0
 800bf50:	d0ef      	beq.n	800bf32 <HAL_SPI_Init+0xfe>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bf52:	68d3      	ldr	r3, [r2, #12]
 800bf54:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800bf56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bf5a:	430b      	orrs	r3, r1
 800bf5c:	60d3      	str	r3, [r2, #12]
 800bf5e:	e7e8      	b.n	800bf32 <HAL_SPI_Init+0xfe>
  data_size = (data_size + 7UL) / 8UL;
 800bf60:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bf64:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800bf66:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800bf68:	fb00 3303 	mla	r3, r0, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bf6c:	2b10      	cmp	r3, #16
 800bf6e:	d882      	bhi.n	800be76 <HAL_SPI_Init+0x42>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800bf70:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800bf74:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d18d      	bne.n	800be98 <HAL_SPI_Init+0x64>
    HAL_SPI_MspInit(hspi);
 800bf7c:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800bf7e:	f884 6080 	strb.w	r6, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 800bf82:	f7f6 fe69 	bl	8002c58 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800bf86:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bf88:	68e1      	ldr	r1, [r4, #12]
 800bf8a:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
 800bf8e:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800bf90:	e784      	b.n	800be9c <HAL_SPI_Init+0x68>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bf92:	f5b0 0f80 	cmp.w	r0, #4194304	@ 0x400000
 800bf96:	d01a      	beq.n	800bfce <HAL_SPI_Init+0x19a>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d192      	bne.n	800bec2 <HAL_SPI_Init+0x8e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800bf9c:	f1be 5f80 	cmp.w	lr, #268435456	@ 0x10000000
 800bfa0:	d194      	bne.n	800becc <HAL_SPI_Init+0x98>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800bfa2:	6817      	ldr	r7, [r2, #0]
 800bfa4:	f447 5780 	orr.w	r7, r7, #4096	@ 0x1000
 800bfa8:	6017      	str	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bfaa:	e78f      	b.n	800becc <HAL_SPI_Init+0x98>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800bfac:	6817      	ldr	r7, [r2, #0]
 800bfae:	6d26      	ldr	r6, [r4, #80]	@ 0x50
 800bfb0:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 800bfb4:	4337      	orrs	r7, r6
 800bfb6:	6017      	str	r7, [r2, #0]
 800bfb8:	e78c      	b.n	800bed4 <HAL_SPI_Init+0xa0>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bfba:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
  data_size = (data_size + 7UL) / 8UL;
 800bfbc:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bfc0:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800bfc2:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800bfc4:	fb00 3303 	mla	r3, r0, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bfc8:	e7d0      	b.n	800bf6c <HAL_SPI_Init+0x138>
    return HAL_ERROR;
 800bfca:	2001      	movs	r0, #1
}
 800bfcc:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bfce:	f1be 0f00 	cmp.w	lr, #0
 800bfd2:	f47f af79 	bne.w	800bec8 <HAL_SPI_Init+0x94>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800bfd6:	6817      	ldr	r7, [r2, #0]
 800bfd8:	f447 5780 	orr.w	r7, r7, #4096	@ 0x1000
 800bfdc:	6017      	str	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bfde:	e773      	b.n	800bec8 <HAL_SPI_Init+0x94>
 800bfe0:	40013000 	.word	0x40013000

0800bfe4 <HAL_SPI_Transmit_DMA>:
  if (hspi->State != HAL_SPI_STATE_READY)
 800bfe4:	f890 3081 	ldrb.w	r3, [r0, #129]	@ 0x81
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d17c      	bne.n	800c0e6 <HAL_SPI_Transmit_DMA+0x102>
  if ((pData == NULL) || (Size == 0UL))
 800bfec:	2900      	cmp	r1, #0
 800bfee:	f000 80a8 	beq.w	800c142 <HAL_SPI_Transmit_DMA+0x15e>
{
 800bff2:	b570      	push	{r4, r5, r6, lr}
 800bff4:	4615      	mov	r5, r2
 800bff6:	b2da      	uxtb	r2, r3
  if ((pData == NULL) || (Size == 0UL))
 800bff8:	fab5 f385 	clz	r3, r5
 800bffc:	095b      	lsrs	r3, r3, #5
 800bffe:	2d00      	cmp	r5, #0
 800c000:	d079      	beq.n	800c0f6 <HAL_SPI_Transmit_DMA+0x112>
 800c002:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800c004:	f890 0080 	ldrb.w	r0, [r0, #128]	@ 0x80
 800c008:	2801      	cmp	r0, #1
 800c00a:	f000 8098 	beq.w	800c13e <HAL_SPI_Transmit_DMA+0x15a>
 800c00e:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c012:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = NULL;
 800c014:	6663      	str	r3, [r4, #100]	@ 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c016:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->RxISR       = NULL;
 800c01a:	6723      	str	r3, [r4, #112]	@ 0x70
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c01c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxISR       = NULL;
 800c020:	6763      	str	r3, [r4, #116]	@ 0x74
  hspi->TxXferCount = Size;
 800c022:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->RxXferSize  = (uint16_t)0UL;
 800c026:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800c02a:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c02e:	68a3      	ldr	r3, [r4, #8]
    SPI_1LINE_TX(hspi);
 800c030:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c032:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c036:	65e1      	str	r1, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800c038:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c03c:	d05d      	beq.n	800c0fa <HAL_SPI_Transmit_DMA+0x116>
    SPI_2LINES_TX(hspi);
 800c03e:	68d3      	ldr	r3, [r2, #12]
 800c040:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 800c044:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c048:	60d3      	str	r3, [r2, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800c04a:	68e3      	ldr	r3, [r4, #12]
 800c04c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800c04e:	2b0f      	cmp	r3, #15
 800c050:	6986      	ldr	r6, [r0, #24]
 800c052:	d84a      	bhi.n	800c0ea <HAL_SPI_Transmit_DMA+0x106>
 800c054:	2b07      	cmp	r3, #7
 800c056:	d861      	bhi.n	800c11c <HAL_SPI_Transmit_DMA+0x138>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c058:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800c05c:	d067      	beq.n	800c12e <HAL_SPI_Transmit_DMA+0x14a>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c05e:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c062:	d106      	bne.n	800c072 <HAL_SPI_Transmit_DMA+0x8e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800c064:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800c068:	b29b      	uxth	r3, r3
 800c06a:	3303      	adds	r3, #3
 800c06c:	089b      	lsrs	r3, r3, #2
 800c06e:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c072:	4e35      	ldr	r6, [pc, #212]	@ (800c148 <HAL_SPI_Transmit_DMA+0x164>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800c074:	3220      	adds	r2, #32
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c076:	f852 3c18 	ldr.w	r3, [r2, #-24]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800c07a:	6406      	str	r6, [r0, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c07c:	4e33      	ldr	r6, [pc, #204]	@ (800c14c <HAL_SPI_Transmit_DMA+0x168>)
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c07e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800c082:	63c6      	str	r6, [r0, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800c084:	4e32      	ldr	r6, [pc, #200]	@ (800c150 <HAL_SPI_Transmit_DMA+0x16c>)
 800c086:	64c6      	str	r6, [r0, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 800c088:	2600      	movs	r6, #0
 800c08a:	6506      	str	r6, [r0, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c08c:	f842 3c18 	str.w	r3, [r2, #-24]
                                 hspi->TxXferCount))
 800c090:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800c094:	b29b      	uxth	r3, r3
 800c096:	f7f8 fc4b 	bl	8004930 <HAL_DMA_Start_IT>
 800c09a:	2800      	cmp	r0, #0
 800c09c:	d132      	bne.n	800c104 <HAL_SPI_Transmit_DMA+0x120>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c09e:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c0a0:	6823      	ldr	r3, [r4, #0]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c0a2:	69d2      	ldr	r2, [r2, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c0a4:	6859      	ldr	r1, [r3, #4]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c0a6:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800c0aa:	4a2a      	ldr	r2, [pc, #168]	@ (800c154 <HAL_SPI_Transmit_DMA+0x170>)
 800c0ac:	ea02 0201 	and.w	r2, r2, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800c0b0:	bf18      	it	ne
 800c0b2:	432a      	orrne	r2, r5
 800c0b4:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c0b6:	689a      	ldr	r2, [r3, #8]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c0b8:	6861      	ldr	r1, [r4, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c0ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c0be:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800c0c2:	609a      	str	r2, [r3, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800c0c4:	691a      	ldr	r2, [r3, #16]
 800c0c6:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800c0ca:	611a      	str	r2, [r3, #16]
  __HAL_SPI_ENABLE(hspi);
 800c0cc:	681a      	ldr	r2, [r3, #0]
 800c0ce:	f042 0201 	orr.w	r2, r2, #1
 800c0d2:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c0d4:	d103      	bne.n	800c0de <HAL_SPI_Transmit_DMA+0xfa>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c0dc:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800c0de:	2300      	movs	r3, #0
 800c0e0:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 800c0e4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800c0e6:	2002      	movs	r0, #2
 800c0e8:	4770      	bx	lr
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800c0ea:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c0ee:	d0c0      	beq.n	800c072 <HAL_SPI_Transmit_DMA+0x8e>
    __HAL_UNLOCK(hspi);
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    return HAL_ERROR;
 800c0f6:	2001      	movs	r0, #1
}
 800c0f8:	bd70      	pop	{r4, r5, r6, pc}
    SPI_1LINE_TX(hspi);
 800c0fa:	6813      	ldr	r3, [r2, #0]
 800c0fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c100:	6013      	str	r3, [r2, #0]
 800c102:	e7a2      	b.n	800c04a <HAL_SPI_Transmit_DMA+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c104:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800c108:	2201      	movs	r2, #1
    __HAL_UNLOCK(hspi);
 800c10a:	f884 6080 	strb.w	r6, [r4, #128]	@ 0x80
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c10e:	f043 0310 	orr.w	r3, r3, #16
 800c112:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800c116:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
    return HAL_ERROR;
 800c11a:	e7ec      	b.n	800c0f6 <HAL_SPI_Transmit_DMA+0x112>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800c11c:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c120:	d005      	beq.n	800c12e <HAL_SPI_Transmit_DMA+0x14a>
 800c122:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800c126:	d1e3      	bne.n	800c0f0 <HAL_SPI_Transmit_DMA+0x10c>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800c128:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800c12c:	d1a1      	bne.n	800c072 <HAL_SPI_Transmit_DMA+0x8e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800c12e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800c132:	b29b      	uxth	r3, r3
 800c134:	3301      	adds	r3, #1
 800c136:	085b      	lsrs	r3, r3, #1
 800c138:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 800c13c:	e799      	b.n	800c072 <HAL_SPI_Transmit_DMA+0x8e>
    return HAL_BUSY;
 800c13e:	2002      	movs	r0, #2
}
 800c140:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800c142:	2001      	movs	r0, #1
}
 800c144:	4770      	bx	lr
 800c146:	bf00      	nop
 800c148:	0800c18d 	.word	0x0800c18d
 800c14c:	0800c159 	.word	0x0800c159
 800c150:	0800c19d 	.word	0x0800c19d
 800c154:	ffff0000 	.word	0xffff0000

0800c158 <SPI_DMATransmitCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c158:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800c15a:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 800c15c:	f890 3081 	ldrb.w	r3, [r0, #129]	@ 0x81
 800c160:	2b07      	cmp	r3, #7
 800c162:	d009      	beq.n	800c178 <SPI_DMATransmitCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800c164:	6f83      	ldr	r3, [r0, #120]	@ 0x78
 800c166:	69db      	ldr	r3, [r3, #28]
 800c168:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c16c:	d005      	beq.n	800c17a <SPI_DMATransmitCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800c16e:	6802      	ldr	r2, [r0, #0]
 800c170:	6913      	ldr	r3, [r2, #16]
 800c172:	f043 0308 	orr.w	r3, r3, #8
 800c176:	6113      	str	r3, [r2, #16]
}
 800c178:	bd08      	pop	{r3, pc}
      HAL_SPI_TxCpltCallback(hspi);
 800c17a:	f7f6 fc29 	bl	80029d0 <HAL_SPI_TxCpltCallback>
}
 800c17e:	bd08      	pop	{r3, pc}

0800c180 <HAL_SPI_RxCpltCallback>:
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c180:	4770      	bx	lr
 800c182:	bf00      	nop

0800c184 <HAL_SPI_TxRxCpltCallback>:
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop

0800c188 <HAL_SPI_TxHalfCpltCallback>:
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c188:	4770      	bx	lr
 800c18a:	bf00      	nop

0800c18c <SPI_DMAHalfTransmitCplt>:
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c18c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800c18e:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c190:	f7ff fffa 	bl	800c188 <HAL_SPI_TxHalfCpltCallback>
}
 800c194:	bd08      	pop	{r3, pc}
 800c196:	bf00      	nop

0800c198 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c198:	4770      	bx	lr
 800c19a:	bf00      	nop

0800c19c <SPI_DMAError>:
{
 800c19c:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c19e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800c1a0:	f7f9 fc72 	bl	8005a88 <HAL_DMA_GetError>
 800c1a4:	2802      	cmp	r0, #2
 800c1a6:	d100      	bne.n	800c1aa <SPI_DMAError+0xe>
}
 800c1a8:	bd10      	pop	{r4, pc}
  uint32_t itflag = hspi->Instance->SR;
 800c1aa:	6823      	ldr	r3, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c1ac:	4930      	ldr	r1, [pc, #192]	@ (800c270 <SPI_DMAError+0xd4>)
  uint32_t itflag = hspi->Instance->SR;
 800c1ae:	695a      	ldr	r2, [r3, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c1b0:	6998      	ldr	r0, [r3, #24]
 800c1b2:	f040 0008 	orr.w	r0, r0, #8
 800c1b6:	6198      	str	r0, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c1b8:	6998      	ldr	r0, [r3, #24]
 800c1ba:	f040 0010 	orr.w	r0, r0, #16
 800c1be:	6198      	str	r0, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 800c1c0:	6818      	ldr	r0, [r3, #0]
 800c1c2:	f020 0001 	bic.w	r0, r0, #1
 800c1c6:	6018      	str	r0, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c1c8:	6918      	ldr	r0, [r3, #16]
 800c1ca:	4001      	ands	r1, r0
 800c1cc:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c1ce:	6899      	ldr	r1, [r3, #8]
 800c1d0:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800c1d4:	6099      	str	r1, [r3, #8]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c1d6:	f894 1081 	ldrb.w	r1, [r4, #129]	@ 0x81
 800c1da:	2904      	cmp	r1, #4
 800c1dc:	d001      	beq.n	800c1e2 <SPI_DMAError+0x46>
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c1de:	0691      	lsls	r1, r2, #26
 800c1e0:	d43a      	bmi.n	800c258 <SPI_DMAError+0xbc>
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c1e2:	f894 1081 	ldrb.w	r1, [r4, #129]	@ 0x81
 800c1e6:	2903      	cmp	r1, #3
 800c1e8:	d001      	beq.n	800c1ee <SPI_DMAError+0x52>
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c1ea:	0650      	lsls	r0, r2, #25
 800c1ec:	d429      	bmi.n	800c242 <SPI_DMAError+0xa6>
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c1ee:	0591      	lsls	r1, r2, #22
 800c1f0:	d509      	bpl.n	800c206 <SPI_DMAError+0x6a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c1f2:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c1f6:	f041 0101 	orr.w	r1, r1, #1
 800c1fa:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c1fe:	6999      	ldr	r1, [r3, #24]
 800c200:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800c204:	6199      	str	r1, [r3, #24]
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c206:	05d2      	lsls	r2, r2, #23
 800c208:	d509      	bpl.n	800c21e <SPI_DMAError+0x82>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c20a:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800c20e:	f042 0208 	orr.w	r2, r2, #8
 800c212:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c216:	699a      	ldr	r2, [r3, #24]
 800c218:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c21c:	619a      	str	r2, [r3, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 800c21e:	2300      	movs	r3, #0
    hspi->State = HAL_SPI_STATE_READY;
 800c220:	2201      	movs	r2, #1
    HAL_SPI_ErrorCallback(hspi);
 800c222:	4620      	mov	r0, r4
  hspi->TxXferCount = (uint16_t)0UL;
 800c224:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c228:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c22c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c230:	f043 0310 	orr.w	r3, r3, #16
 800c234:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800c238:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
    HAL_SPI_ErrorCallback(hspi);
 800c23c:	f7ff ffac 	bl	800c198 <HAL_SPI_ErrorCallback>
}
 800c240:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c242:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c246:	f041 0104 	orr.w	r1, r1, #4
 800c24a:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c24e:	6999      	ldr	r1, [r3, #24]
 800c250:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800c254:	6199      	str	r1, [r3, #24]
 800c256:	e7ca      	b.n	800c1ee <SPI_DMAError+0x52>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c258:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c25c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800c260:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c264:	6999      	ldr	r1, [r3, #24]
 800c266:	f041 0120 	orr.w	r1, r1, #32
 800c26a:	6199      	str	r1, [r3, #24]
 800c26c:	e7b9      	b.n	800c1e2 <SPI_DMAError+0x46>
 800c26e:	bf00      	nop
 800c270:	fffffc90 	.word	0xfffffc90

0800c274 <SPI_DMAAbortOnError>:
{
 800c274:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c276:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 800c278:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800c27a:	2201      	movs	r2, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 800c27c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800c280:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->State = HAL_SPI_STATE_READY;
 800c284:	f880 2081 	strb.w	r2, [r0, #129]	@ 0x81
  HAL_SPI_ErrorCallback(hspi);
 800c288:	f7ff ff86 	bl	800c198 <HAL_SPI_ErrorCallback>
}
 800c28c:	bd08      	pop	{r3, pc}
 800c28e:	bf00      	nop

0800c290 <HAL_SPI_SuspendCallback>:
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800c290:	4770      	bx	lr
 800c292:	bf00      	nop

0800c294 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 800c294:	6803      	ldr	r3, [r0, #0]
{
 800c296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itsource = hspi->Instance->IER;
 800c29a:	691e      	ldr	r6, [r3, #16]
{
 800c29c:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 800c29e:	6959      	ldr	r1, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800c2a0:	f8d3 c008 	ldr.w	ip, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 800c2a4:	ea06 0201 	and.w	r2, r6, r1
  HAL_SPI_StateTypeDef State = hspi->State;
 800c2a8:	f890 5081 	ldrb.w	r5, [r0, #129]	@ 0x81
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c2ac:	0509      	lsls	r1, r1, #20
  HAL_SPI_StateTypeDef State = hspi->State;
 800c2ae:	b2ed      	uxtb	r5, r5
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800c2b0:	d502      	bpl.n	800c2b8 <HAL_SPI_IRQHandler+0x24>
 800c2b2:	0737      	lsls	r7, r6, #28
 800c2b4:	f100 80cd 	bmi.w	800c452 <HAL_SPI_IRQHandler+0x1be>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c2b8:	f002 0164 	and.w	r1, r2, #100	@ 0x64
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c2bc:	f002 0745 	and.w	r7, r2, #69	@ 0x45
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c2c0:	f002 0626 	and.w	r6, r2, #38	@ 0x26
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800c2c4:	2904      	cmp	r1, #4
 800c2c6:	d039      	beq.n	800c33c <HAL_SPI_IRQHandler+0xa8>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c2c8:	2f01      	cmp	r7, #1
 800c2ca:	d03f      	beq.n	800c34c <HAL_SPI_IRQHandler+0xb8>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c2cc:	2e02      	cmp	r6, #2
 800c2ce:	f000 80d6 	beq.w	800c47e <HAL_SPI_IRQHandler+0x1ea>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800c2d2:	0716      	lsls	r6, r2, #28
 800c2d4:	d557      	bpl.n	800c386 <HAL_SPI_IRQHandler+0xf2>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c2d6:	699a      	ldr	r2, [r3, #24]
 800c2d8:	f042 0208 	orr.w	r2, r2, #8
 800c2dc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c2de:	699a      	ldr	r2, [r3, #24]
 800c2e0:	f042 0210 	orr.w	r2, r2, #16
 800c2e4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c2e6:	699a      	ldr	r2, [r3, #24]
 800c2e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c2ec:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800c2ee:	691a      	ldr	r2, [r3, #16]
 800c2f0:	f022 0208 	bic.w	r2, r2, #8
 800c2f4:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c2f6:	689a      	ldr	r2, [r3, #8]
 800c2f8:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 800c2fc:	d12e      	bne.n	800c35c <HAL_SPI_IRQHandler+0xc8>
      while (hspi->RxXferCount != 0UL)
 800c2fe:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800c302:	b292      	uxth	r2, r2
 800c304:	b352      	cbz	r2, 800c35c <HAL_SPI_IRQHandler+0xc8>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800c306:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800c308:	e00e      	b.n	800c328 <HAL_SPI_IRQHandler+0x94>
 800c30a:	6822      	ldr	r2, [r4, #0]
 800c30c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c30e:	f841 2b04 	str.w	r2, [r1], #4
        hspi->RxXferCount--;
 800c312:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800c316:	6661      	str	r1, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 800c318:	3a01      	subs	r2, #1
 800c31a:	b292      	uxth	r2, r2
 800c31c:	f8a4 206a 	strh.w	r2, [r4, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800c320:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800c324:	b292      	uxth	r2, r2
 800c326:	b1ca      	cbz	r2, 800c35c <HAL_SPI_IRQHandler+0xc8>
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800c328:	68e2      	ldr	r2, [r4, #12]
 800c32a:	2a0f      	cmp	r2, #15
 800c32c:	d8ed      	bhi.n	800c30a <HAL_SPI_IRQHandler+0x76>
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c32e:	2a07      	cmp	r2, #7
 800c330:	f240 809e 	bls.w	800c470 <HAL_SPI_IRQHandler+0x1dc>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c334:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800c336:	f821 2b02 	strh.w	r2, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c33a:	e7ea      	b.n	800c312 <HAL_SPI_IRQHandler+0x7e>
    hspi->TxISR(hspi);
 800c33c:	4620      	mov	r0, r4
 800c33e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800c340:	4798      	blx	r3
    hspi->RxISR(hspi);
 800c342:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c344:	4620      	mov	r0, r4
 800c346:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800c348:	2f01      	cmp	r7, #1
 800c34a:	d102      	bne.n	800c352 <HAL_SPI_IRQHandler+0xbe>
    hspi->RxISR(hspi);
 800c34c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800c34e:	4620      	mov	r0, r4
 800c350:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800c352:	2e02      	cmp	r6, #2
 800c354:	f000 8093 	beq.w	800c47e <HAL_SPI_IRQHandler+0x1ea>
}
 800c358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SPI_CloseTransfer(hspi);
 800c35c:	4620      	mov	r0, r4
 800c35e:	f7ff fd0d 	bl	800bd7c <SPI_CloseTransfer>
    hspi->State = HAL_SPI_STATE_READY;
 800c362:	2301      	movs	r3, #1
 800c364:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c368:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d17c      	bne.n	800c46a <HAL_SPI_IRQHandler+0x1d6>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800c370:	2d05      	cmp	r5, #5
 800c372:	f000 8089 	beq.w	800c488 <HAL_SPI_IRQHandler+0x1f4>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800c376:	2d04      	cmp	r5, #4
 800c378:	f000 8089 	beq.w	800c48e <HAL_SPI_IRQHandler+0x1fa>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800c37c:	2d03      	cmp	r5, #3
 800c37e:	d1eb      	bne.n	800c358 <HAL_SPI_IRQHandler+0xc4>
      HAL_SPI_TxCpltCallback(hspi);
 800c380:	f7f6 fb26 	bl	80029d0 <HAL_SPI_TxCpltCallback>
 800c384:	e7e8      	b.n	800c358 <HAL_SPI_IRQHandler+0xc4>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800c386:	f412 7f58 	tst.w	r2, #864	@ 0x360
 800c38a:	d0e5      	beq.n	800c358 <HAL_SPI_IRQHandler+0xc4>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800c38c:	0655      	lsls	r5, r2, #25
 800c38e:	d509      	bpl.n	800c3a4 <HAL_SPI_IRQHandler+0x110>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c390:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c394:	f041 0104 	orr.w	r1, r1, #4
 800c398:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c39c:	6999      	ldr	r1, [r3, #24]
 800c39e:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800c3a2:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800c3a4:	0590      	lsls	r0, r2, #22
 800c3a6:	d509      	bpl.n	800c3bc <HAL_SPI_IRQHandler+0x128>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c3a8:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c3ac:	f041 0101 	orr.w	r1, r1, #1
 800c3b0:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c3b4:	6999      	ldr	r1, [r3, #24]
 800c3b6:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800c3ba:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800c3bc:	05d1      	lsls	r1, r2, #23
 800c3be:	d509      	bpl.n	800c3d4 <HAL_SPI_IRQHandler+0x140>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c3c0:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800c3c4:	f041 0108 	orr.w	r1, r1, #8
 800c3c8:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c3cc:	6999      	ldr	r1, [r3, #24]
 800c3ce:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800c3d2:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800c3d4:	0692      	lsls	r2, r2, #26
 800c3d6:	d509      	bpl.n	800c3ec <HAL_SPI_IRQHandler+0x158>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c3d8:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800c3dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c3e0:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c3e4:	699a      	ldr	r2, [r3, #24]
 800c3e6:	f042 0220 	orr.w	r2, r2, #32
 800c3ea:	619a      	str	r2, [r3, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c3ec:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800c3f0:	2a00      	cmp	r2, #0
 800c3f2:	d0b1      	beq.n	800c358 <HAL_SPI_IRQHandler+0xc4>
      __HAL_SPI_DISABLE(hspi);
 800c3f4:	6819      	ldr	r1, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c3f6:	f40c 4c40 	and.w	ip, ip, #49152	@ 0xc000
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c3fa:	4a26      	ldr	r2, [pc, #152]	@ (800c494 <HAL_SPI_IRQHandler+0x200>)
      __HAL_SPI_DISABLE(hspi);
 800c3fc:	f021 0101 	bic.w	r1, r1, #1
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c400:	f5bc 4f40 	cmp.w	ip, #49152	@ 0xc000
      __HAL_SPI_DISABLE(hspi);
 800c404:	6019      	str	r1, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800c406:	6919      	ldr	r1, [r3, #16]
 800c408:	ea02 0201 	and.w	r2, r2, r1
 800c40c:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800c40e:	d128      	bne.n	800c462 <HAL_SPI_IRQHandler+0x1ce>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c410:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800c412:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c414:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c418:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800c41a:	b150      	cbz	r0, 800c432 <HAL_SPI_IRQHandler+0x19e>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c41c:	4b1e      	ldr	r3, [pc, #120]	@ (800c498 <HAL_SPI_IRQHandler+0x204>)
 800c41e:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c420:	f7f8 ff08 	bl	8005234 <HAL_DMA_Abort_IT>
 800c424:	b128      	cbz	r0, 800c432 <HAL_SPI_IRQHandler+0x19e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c426:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c42a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c42e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        if (hspi->hdmatx != NULL)
 800c432:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800c434:	2800      	cmp	r0, #0
 800c436:	d08f      	beq.n	800c358 <HAL_SPI_IRQHandler+0xc4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c438:	4b17      	ldr	r3, [pc, #92]	@ (800c498 <HAL_SPI_IRQHandler+0x204>)
 800c43a:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c43c:	f7f8 fefa 	bl	8005234 <HAL_DMA_Abort_IT>
 800c440:	2800      	cmp	r0, #0
 800c442:	d089      	beq.n	800c358 <HAL_SPI_IRQHandler+0xc4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c444:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800c448:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c44c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 800c450:	e782      	b.n	800c358 <HAL_SPI_IRQHandler+0xc4>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800c452:	699a      	ldr	r2, [r3, #24]
 800c454:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c458:	619a      	str	r2, [r3, #24]
    HAL_SPI_SuspendCallback(hspi);
 800c45a:	f7ff ff19 	bl	800c290 <HAL_SPI_SuspendCallback>
}
 800c45e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        hspi->State = HAL_SPI_STATE_READY;
 800c462:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 800c464:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 800c466:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800c46a:	f7ff fe95 	bl	800c198 <HAL_SPI_ErrorCallback>
 800c46e:	e773      	b.n	800c358 <HAL_SPI_IRQHandler+0xc4>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c470:	6822      	ldr	r2, [r4, #0]
 800c472:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800c476:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c478:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800c47a:	3101      	adds	r1, #1
 800c47c:	e749      	b.n	800c312 <HAL_SPI_IRQHandler+0x7e>
    hspi->TxISR(hspi);
 800c47e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800c480:	4620      	mov	r0, r4
}
 800c482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 800c486:	4718      	bx	r3
      HAL_SPI_TxRxCpltCallback(hspi);
 800c488:	f7ff fe7c 	bl	800c184 <HAL_SPI_TxRxCpltCallback>
 800c48c:	e764      	b.n	800c358 <HAL_SPI_IRQHandler+0xc4>
      HAL_SPI_RxCpltCallback(hspi);
 800c48e:	f7ff fe77 	bl	800c180 <HAL_SPI_RxCpltCallback>
 800c492:	e761      	b.n	800c358 <HAL_SPI_IRQHandler+0xc4>
 800c494:	fffffc94 	.word	0xfffffc94
 800c498:	0800c275 	.word	0x0800c275

0800c49c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800c49c:	b084      	sub	sp, #16
 800c49e:	b410      	push	{r4}
 800c4a0:	f10d 0c08 	add.w	ip, sp, #8
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800c4a4:	4614      	mov	r4, r2
{
 800c4a6:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 800c4aa:	460b      	mov	r3, r1
             Init.ClockPowerSave      | \
 800c4ac:	9904      	ldr	r1, [sp, #16]
{
 800c4ae:	4602      	mov	r2, r0
             Init.BusWide             | \
 800c4b0:	9805      	ldr	r0, [sp, #20]
  tmpreg |= (Init.ClockEdge           | \
 800c4b2:	4323      	orrs	r3, r4
             Init.HardwareFlowControl | \
             Init.ClockDiv
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c4b4:	6854      	ldr	r4, [r2, #4]
             Init.ClockPowerSave      | \
 800c4b6:	430b      	orrs	r3, r1
             Init.HardwareFlowControl | \
 800c4b8:	9906      	ldr	r1, [sp, #24]
             Init.BusWide             | \
 800c4ba:	4303      	orrs	r3, r0

  return HAL_OK;
}
 800c4bc:	2000      	movs	r0, #0
             Init.HardwareFlowControl | \
 800c4be:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c4c0:	4903      	ldr	r1, [pc, #12]	@ (800c4d0 <SDMMC_Init+0x34>)
 800c4c2:	4021      	ands	r1, r4
}
 800c4c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c4c8:	430b      	orrs	r3, r1
}
 800c4ca:	b004      	add	sp, #16
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800c4cc:	6053      	str	r3, [r2, #4]
}
 800c4ce:	4770      	bx	lr
 800c4d0:	ffc02c00 	.word	0xffc02c00

0800c4d4 <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800c4d4:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 800c4d8:	4770      	bx	lr
 800c4da:	bf00      	nop

0800c4dc <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800c4dc:	4603      	mov	r3, r0
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800c4de:	680a      	ldr	r2, [r1, #0]

  return HAL_OK;
}
 800c4e0:	2000      	movs	r0, #0
  SDMMCx->FIFO = *pWriteData;
 800c4e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 800c4e6:	4770      	bx	lr

0800c4e8 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800c4e8:	4603      	mov	r3, r0
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;

  return HAL_OK;
}
 800c4ea:	2000      	movs	r0, #0
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800c4ec:	681a      	ldr	r2, [r3, #0]
 800c4ee:	f042 0203 	orr.w	r2, r2, #3
 800c4f2:	601a      	str	r2, [r3, #0]
}
 800c4f4:	4770      	bx	lr
 800c4f6:	bf00      	nop

0800c4f8 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c4f8:	6800      	ldr	r0, [r0, #0]
}
 800c4fa:	f000 0003 	and.w	r0, r0, #3
 800c4fe:	4770      	bx	lr

0800c500 <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c500:	3014      	adds	r0, #20

  return (*(__IO uint32_t *) tmp);
 800c502:	5840      	ldr	r0, [r0, r1]
}
 800c504:	4770      	bx	lr
 800c506:	bf00      	nop

0800c508 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800c508:	b430      	push	{r4, r5}

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c50a:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
                       Data->TransferDir   | \
 800c50e:	690d      	ldr	r5, [r1, #16]
{
 800c510:	4602      	mov	r2, r0
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800c512:	4323      	orrs	r3, r4
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c514:	6808      	ldr	r0, [r1, #0]
  SDMMCx->DLEN = Data->DataLength;
 800c516:	684c      	ldr	r4, [r1, #4]
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c518:	6250      	str	r0, [r2, #36]	@ 0x24
                       Data->TransferDir   | \
 800c51a:	432b      	orrs	r3, r5
                       Data->TransferMode  | \
 800c51c:	6948      	ldr	r0, [r1, #20]
  SDMMCx->DLEN = Data->DataLength;
 800c51e:	6294      	str	r4, [r2, #40]	@ 0x28
                       Data->DPSM);

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c520:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
                       Data->TransferMode  | \
 800c522:	4303      	orrs	r3, r0

  return HAL_OK;

}
 800c524:	2000      	movs	r0, #0
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c526:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800c52a:	430b      	orrs	r3, r1
}
 800c52c:	bc30      	pop	{r4, r5}
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c52e:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800c530:	4770      	bx	lr
 800c532:	bf00      	nop

0800c534 <SDMMC_CmdBlockLength>:
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c534:	4a4f      	ldr	r2, [pc, #316]	@ (800c674 <SDMMC_CmdBlockLength+0x140>)
{
 800c536:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c538:	4b4f      	ldr	r3, [pc, #316]	@ (800c678 <SDMMC_CmdBlockLength+0x144>)
 800c53a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c53c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c540:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c544:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c548:	484c      	ldr	r0, [pc, #304]	@ (800c67c <SDMMC_CmdBlockLength+0x148>)
 800c54a:	f241 1310 	movw	r3, #4368	@ 0x1110
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c54e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c550:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c552:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c556:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c558:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c55c:	f8cc 300c 	str.w	r3, [ip, #12]

  do
  {
    if (count-- == 0U)
 800c560:	1e53      	subs	r3, r2, #1
 800c562:	b14a      	cbz	r2, 800c578 <SDMMC_CmdBlockLength+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c564:	4946      	ldr	r1, [pc, #280]	@ (800c680 <SDMMC_CmdBlockLength+0x14c>)
    sta_reg = SDMMCx->STA;
 800c566:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c56a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c56c:	420a      	tst	r2, r1
 800c56e:	d001      	beq.n	800c574 <SDMMC_CmdBlockLength+0x40>
 800c570:	0492      	lsls	r2, r2, #18
 800c572:	d504      	bpl.n	800c57e <SDMMC_CmdBlockLength+0x4a>
    if (count-- == 0U)
 800c574:	1c58      	adds	r0, r3, #1
 800c576:	d1f6      	bne.n	800c566 <SDMMC_CmdBlockLength+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c578:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c57c:	4770      	bx	lr

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c57e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c582:	075b      	lsls	r3, r3, #29
 800c584:	d443      	bmi.n	800c60e <SDMMC_CmdBlockLength+0xda>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c586:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c58a:	07d8      	lsls	r0, r3, #31
 800c58c:	d409      	bmi.n	800c5a2 <SDMMC_CmdBlockLength+0x6e>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c58e:	4b3d      	ldr	r3, [pc, #244]	@ (800c684 <SDMMC_CmdBlockLength+0x150>)
 800c590:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c594:	f8dc 3010 	ldr.w	r3, [ip, #16]

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c598:	b2db      	uxtb	r3, r3
 800c59a:	2b10      	cmp	r3, #16
 800c59c:	d005      	beq.n	800c5aa <SDMMC_CmdBlockLength+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c59e:	2001      	movs	r0, #1
 800c5a0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c5a8:	e7f9      	b.n	800c59e <SDMMC_CmdBlockLength+0x6a>
  return (*(__IO uint32_t *) tmp);
 800c5aa:	f8dc 3014 	ldr.w	r3, [ip, #20]
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c5ae:	4836      	ldr	r0, [pc, #216]	@ (800c688 <SDMMC_CmdBlockLength+0x154>)
 800c5b0:	4018      	ands	r0, r3
 800c5b2:	b358      	cbz	r0, 800c60c <SDMMC_CmdBlockLength+0xd8>
  {
    return SDMMC_ERROR_NONE;
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	db2f      	blt.n	800c618 <SDMMC_CmdBlockLength+0xe4>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c5b8:	0059      	lsls	r1, r3, #1
 800c5ba:	d430      	bmi.n	800c61e <SDMMC_CmdBlockLength+0xea>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c5bc:	009a      	lsls	r2, r3, #2
 800c5be:	d430      	bmi.n	800c622 <SDMMC_CmdBlockLength+0xee>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c5c0:	00d9      	lsls	r1, r3, #3
 800c5c2:	d430      	bmi.n	800c626 <SDMMC_CmdBlockLength+0xf2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c5c4:	011a      	lsls	r2, r3, #4
 800c5c6:	d431      	bmi.n	800c62c <SDMMC_CmdBlockLength+0xf8>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c5c8:	0159      	lsls	r1, r3, #5
 800c5ca:	d432      	bmi.n	800c632 <SDMMC_CmdBlockLength+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c5cc:	01da      	lsls	r2, r3, #7
 800c5ce:	d433      	bmi.n	800c638 <SDMMC_CmdBlockLength+0x104>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c5d0:	0219      	lsls	r1, r3, #8
 800c5d2:	d434      	bmi.n	800c63e <SDMMC_CmdBlockLength+0x10a>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c5d4:	025a      	lsls	r2, r3, #9
 800c5d6:	d435      	bmi.n	800c644 <SDMMC_CmdBlockLength+0x110>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c5d8:	0299      	lsls	r1, r3, #10
 800c5da:	d43f      	bmi.n	800c65c <SDMMC_CmdBlockLength+0x128>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c5dc:	02da      	lsls	r2, r3, #11
 800c5de:	d43a      	bmi.n	800c656 <SDMMC_CmdBlockLength+0x122>
  {
    return SDMMC_ERROR_CC_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c5e0:	0359      	lsls	r1, r3, #13
 800c5e2:	d435      	bmi.n	800c650 <SDMMC_CmdBlockLength+0x11c>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c5e4:	039a      	lsls	r2, r3, #14
 800c5e6:	d430      	bmi.n	800c64a <SDMMC_CmdBlockLength+0x116>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c5e8:	03d9      	lsls	r1, r3, #15
 800c5ea:	d440      	bmi.n	800c66e <SDMMC_CmdBlockLength+0x13a>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c5ec:	041a      	lsls	r2, r3, #16
 800c5ee:	d43b      	bmi.n	800c668 <SDMMC_CmdBlockLength+0x134>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c5f0:	0459      	lsls	r1, r3, #17
 800c5f2:	d436      	bmi.n	800c662 <SDMMC_CmdBlockLength+0x12e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c5f4:	049a      	lsls	r2, r3, #18
 800c5f6:	d407      	bmi.n	800c608 <SDMMC_CmdBlockLength+0xd4>
  {
    return SDMMC_ERROR_ERASE_RESET;
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c5f8:	f013 0f08 	tst.w	r3, #8
 800c5fc:	bf0c      	ite	eq
 800c5fe:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800c602:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800c606:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800c608:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800c60c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c60e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c610:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c612:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c616:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c618:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800c61c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c61e:	2040      	movs	r0, #64	@ 0x40
 800c620:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c622:	2080      	movs	r0, #128	@ 0x80
 800c624:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c626:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c62a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c62c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c630:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c632:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800c636:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c638:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c63c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c63e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800c642:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c644:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c648:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c64a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800c64e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c650:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800c654:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800c656:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800c65a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c65c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800c660:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c662:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c666:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c668:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c66c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c66e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c672:	4770      	bx	lr
 800c674:	2400000c 	.word	0x2400000c
 800c678:	10624dd3 	.word	0x10624dd3
 800c67c:	fffee0c0 	.word	0xfffee0c0
 800c680:	00200045 	.word	0x00200045
 800c684:	002000c5 	.word	0x002000c5
 800c688:	fdffe008 	.word	0xfdffe008

0800c68c <SDMMC_CmdReadSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c68c:	4a4f      	ldr	r2, [pc, #316]	@ (800c7cc <SDMMC_CmdReadSingleBlock+0x140>)
{
 800c68e:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c690:	4b4f      	ldr	r3, [pc, #316]	@ (800c7d0 <SDMMC_CmdReadSingleBlock+0x144>)
 800c692:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c694:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c698:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c69c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c6a0:	484c      	ldr	r0, [pc, #304]	@ (800c7d4 <SDMMC_CmdReadSingleBlock+0x148>)
 800c6a2:	f241 1311 	movw	r3, #4369	@ 0x1111
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c6a6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c6a8:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c6aa:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c6ae:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c6b0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c6b4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800c6b8:	1e53      	subs	r3, r2, #1
 800c6ba:	b14a      	cbz	r2, 800c6d0 <SDMMC_CmdReadSingleBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c6bc:	4946      	ldr	r1, [pc, #280]	@ (800c7d8 <SDMMC_CmdReadSingleBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800c6be:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c6c2:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c6c4:	420a      	tst	r2, r1
 800c6c6:	d001      	beq.n	800c6cc <SDMMC_CmdReadSingleBlock+0x40>
 800c6c8:	0492      	lsls	r2, r2, #18
 800c6ca:	d504      	bpl.n	800c6d6 <SDMMC_CmdReadSingleBlock+0x4a>
    if (count-- == 0U)
 800c6cc:	1c58      	adds	r0, r3, #1
 800c6ce:	d1f6      	bne.n	800c6be <SDMMC_CmdReadSingleBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c6d0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c6d4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c6d6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c6da:	075b      	lsls	r3, r3, #29
 800c6dc:	d443      	bmi.n	800c766 <SDMMC_CmdReadSingleBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c6de:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c6e2:	07d8      	lsls	r0, r3, #31
 800c6e4:	d409      	bmi.n	800c6fa <SDMMC_CmdReadSingleBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c6e6:	4b3d      	ldr	r3, [pc, #244]	@ (800c7dc <SDMMC_CmdReadSingleBlock+0x150>)
 800c6e8:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c6ec:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c6f0:	b2db      	uxtb	r3, r3
 800c6f2:	2b11      	cmp	r3, #17
 800c6f4:	d005      	beq.n	800c702 <SDMMC_CmdReadSingleBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c6f6:	2001      	movs	r0, #1
 800c6f8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c700:	e7f9      	b.n	800c6f6 <SDMMC_CmdReadSingleBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800c702:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c706:	4836      	ldr	r0, [pc, #216]	@ (800c7e0 <SDMMC_CmdReadSingleBlock+0x154>)
 800c708:	4018      	ands	r0, r3
 800c70a:	b358      	cbz	r0, 800c764 <SDMMC_CmdReadSingleBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	db2f      	blt.n	800c770 <SDMMC_CmdReadSingleBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c710:	0059      	lsls	r1, r3, #1
 800c712:	d430      	bmi.n	800c776 <SDMMC_CmdReadSingleBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c714:	009a      	lsls	r2, r3, #2
 800c716:	d430      	bmi.n	800c77a <SDMMC_CmdReadSingleBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c718:	00d9      	lsls	r1, r3, #3
 800c71a:	d430      	bmi.n	800c77e <SDMMC_CmdReadSingleBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c71c:	011a      	lsls	r2, r3, #4
 800c71e:	d431      	bmi.n	800c784 <SDMMC_CmdReadSingleBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c720:	0159      	lsls	r1, r3, #5
 800c722:	d432      	bmi.n	800c78a <SDMMC_CmdReadSingleBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c724:	01da      	lsls	r2, r3, #7
 800c726:	d433      	bmi.n	800c790 <SDMMC_CmdReadSingleBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c728:	0219      	lsls	r1, r3, #8
 800c72a:	d434      	bmi.n	800c796 <SDMMC_CmdReadSingleBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c72c:	025a      	lsls	r2, r3, #9
 800c72e:	d435      	bmi.n	800c79c <SDMMC_CmdReadSingleBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c730:	0299      	lsls	r1, r3, #10
 800c732:	d43f      	bmi.n	800c7b4 <SDMMC_CmdReadSingleBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c734:	02da      	lsls	r2, r3, #11
 800c736:	d43a      	bmi.n	800c7ae <SDMMC_CmdReadSingleBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c738:	0359      	lsls	r1, r3, #13
 800c73a:	d435      	bmi.n	800c7a8 <SDMMC_CmdReadSingleBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c73c:	039a      	lsls	r2, r3, #14
 800c73e:	d430      	bmi.n	800c7a2 <SDMMC_CmdReadSingleBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c740:	03d9      	lsls	r1, r3, #15
 800c742:	d440      	bmi.n	800c7c6 <SDMMC_CmdReadSingleBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c744:	041a      	lsls	r2, r3, #16
 800c746:	d43b      	bmi.n	800c7c0 <SDMMC_CmdReadSingleBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c748:	0459      	lsls	r1, r3, #17
 800c74a:	d436      	bmi.n	800c7ba <SDMMC_CmdReadSingleBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c74c:	049a      	lsls	r2, r3, #18
 800c74e:	d407      	bmi.n	800c760 <SDMMC_CmdReadSingleBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c750:	f013 0f08 	tst.w	r3, #8
 800c754:	bf0c      	ite	eq
 800c756:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800c75a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800c75e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800c760:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800c764:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c766:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c768:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c76a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c76e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c770:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800c774:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c776:	2040      	movs	r0, #64	@ 0x40
 800c778:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c77a:	2080      	movs	r0, #128	@ 0x80
 800c77c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c77e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c782:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c784:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c788:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c78a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800c78e:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c790:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c794:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c796:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800c79a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c79c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c7a0:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c7a2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800c7a6:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c7a8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800c7ac:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800c7ae:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800c7b2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c7b4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800c7b8:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c7ba:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c7be:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c7c0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c7c4:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c7c6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c7ca:	4770      	bx	lr
 800c7cc:	2400000c 	.word	0x2400000c
 800c7d0:	10624dd3 	.word	0x10624dd3
 800c7d4:	fffee0c0 	.word	0xfffee0c0
 800c7d8:	00200045 	.word	0x00200045
 800c7dc:	002000c5 	.word	0x002000c5
 800c7e0:	fdffe008 	.word	0xfdffe008

0800c7e4 <SDMMC_CmdReadMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c7e4:	4a4f      	ldr	r2, [pc, #316]	@ (800c924 <SDMMC_CmdReadMultiBlock+0x140>)
{
 800c7e6:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c7e8:	4b4f      	ldr	r3, [pc, #316]	@ (800c928 <SDMMC_CmdReadMultiBlock+0x144>)
 800c7ea:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c7ec:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c7f0:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c7f4:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c7f8:	484c      	ldr	r0, [pc, #304]	@ (800c92c <SDMMC_CmdReadMultiBlock+0x148>)
 800c7fa:	f241 1312 	movw	r3, #4370	@ 0x1112
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c7fe:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c800:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c802:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c806:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c808:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c80c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800c810:	1e53      	subs	r3, r2, #1
 800c812:	b14a      	cbz	r2, 800c828 <SDMMC_CmdReadMultiBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c814:	4946      	ldr	r1, [pc, #280]	@ (800c930 <SDMMC_CmdReadMultiBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800c816:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c81a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c81c:	420a      	tst	r2, r1
 800c81e:	d001      	beq.n	800c824 <SDMMC_CmdReadMultiBlock+0x40>
 800c820:	0492      	lsls	r2, r2, #18
 800c822:	d504      	bpl.n	800c82e <SDMMC_CmdReadMultiBlock+0x4a>
    if (count-- == 0U)
 800c824:	1c58      	adds	r0, r3, #1
 800c826:	d1f6      	bne.n	800c816 <SDMMC_CmdReadMultiBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c828:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c82c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c82e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c832:	075b      	lsls	r3, r3, #29
 800c834:	d443      	bmi.n	800c8be <SDMMC_CmdReadMultiBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c836:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c83a:	07d8      	lsls	r0, r3, #31
 800c83c:	d409      	bmi.n	800c852 <SDMMC_CmdReadMultiBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c83e:	4b3d      	ldr	r3, [pc, #244]	@ (800c934 <SDMMC_CmdReadMultiBlock+0x150>)
 800c840:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c844:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c848:	b2db      	uxtb	r3, r3
 800c84a:	2b12      	cmp	r3, #18
 800c84c:	d005      	beq.n	800c85a <SDMMC_CmdReadMultiBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c84e:	2001      	movs	r0, #1
 800c850:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c852:	2301      	movs	r3, #1
 800c854:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c858:	e7f9      	b.n	800c84e <SDMMC_CmdReadMultiBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800c85a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c85e:	4836      	ldr	r0, [pc, #216]	@ (800c938 <SDMMC_CmdReadMultiBlock+0x154>)
 800c860:	4018      	ands	r0, r3
 800c862:	b358      	cbz	r0, 800c8bc <SDMMC_CmdReadMultiBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c864:	2b00      	cmp	r3, #0
 800c866:	db2f      	blt.n	800c8c8 <SDMMC_CmdReadMultiBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c868:	0059      	lsls	r1, r3, #1
 800c86a:	d430      	bmi.n	800c8ce <SDMMC_CmdReadMultiBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c86c:	009a      	lsls	r2, r3, #2
 800c86e:	d430      	bmi.n	800c8d2 <SDMMC_CmdReadMultiBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c870:	00d9      	lsls	r1, r3, #3
 800c872:	d430      	bmi.n	800c8d6 <SDMMC_CmdReadMultiBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c874:	011a      	lsls	r2, r3, #4
 800c876:	d431      	bmi.n	800c8dc <SDMMC_CmdReadMultiBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c878:	0159      	lsls	r1, r3, #5
 800c87a:	d432      	bmi.n	800c8e2 <SDMMC_CmdReadMultiBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c87c:	01da      	lsls	r2, r3, #7
 800c87e:	d433      	bmi.n	800c8e8 <SDMMC_CmdReadMultiBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c880:	0219      	lsls	r1, r3, #8
 800c882:	d434      	bmi.n	800c8ee <SDMMC_CmdReadMultiBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c884:	025a      	lsls	r2, r3, #9
 800c886:	d435      	bmi.n	800c8f4 <SDMMC_CmdReadMultiBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c888:	0299      	lsls	r1, r3, #10
 800c88a:	d43f      	bmi.n	800c90c <SDMMC_CmdReadMultiBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c88c:	02da      	lsls	r2, r3, #11
 800c88e:	d43a      	bmi.n	800c906 <SDMMC_CmdReadMultiBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c890:	0359      	lsls	r1, r3, #13
 800c892:	d435      	bmi.n	800c900 <SDMMC_CmdReadMultiBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c894:	039a      	lsls	r2, r3, #14
 800c896:	d430      	bmi.n	800c8fa <SDMMC_CmdReadMultiBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c898:	03d9      	lsls	r1, r3, #15
 800c89a:	d440      	bmi.n	800c91e <SDMMC_CmdReadMultiBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c89c:	041a      	lsls	r2, r3, #16
 800c89e:	d43b      	bmi.n	800c918 <SDMMC_CmdReadMultiBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c8a0:	0459      	lsls	r1, r3, #17
 800c8a2:	d436      	bmi.n	800c912 <SDMMC_CmdReadMultiBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c8a4:	049a      	lsls	r2, r3, #18
 800c8a6:	d407      	bmi.n	800c8b8 <SDMMC_CmdReadMultiBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c8a8:	f013 0f08 	tst.w	r3, #8
 800c8ac:	bf0c      	ite	eq
 800c8ae:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800c8b2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800c8b6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800c8b8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800c8bc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c8be:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c8c0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c8c2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c8c6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c8c8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800c8cc:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c8ce:	2040      	movs	r0, #64	@ 0x40
 800c8d0:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c8d2:	2080      	movs	r0, #128	@ 0x80
 800c8d4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c8d6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c8da:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c8dc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c8e0:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c8e2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800c8e6:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c8e8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c8ec:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c8ee:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800c8f2:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c8f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c8f8:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c8fa:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800c8fe:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c900:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800c904:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800c906:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800c90a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c90c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800c910:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c912:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c916:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c918:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c91c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c91e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c922:	4770      	bx	lr
 800c924:	2400000c 	.word	0x2400000c
 800c928:	10624dd3 	.word	0x10624dd3
 800c92c:	fffee0c0 	.word	0xfffee0c0
 800c930:	00200045 	.word	0x00200045
 800c934:	002000c5 	.word	0x002000c5
 800c938:	fdffe008 	.word	0xfdffe008

0800c93c <SDMMC_CmdWriteSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c93c:	4a4f      	ldr	r2, [pc, #316]	@ (800ca7c <SDMMC_CmdWriteSingleBlock+0x140>)
{
 800c93e:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c940:	4b4f      	ldr	r3, [pc, #316]	@ (800ca80 <SDMMC_CmdWriteSingleBlock+0x144>)
 800c942:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c944:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c948:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c94c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c950:	484c      	ldr	r0, [pc, #304]	@ (800ca84 <SDMMC_CmdWriteSingleBlock+0x148>)
 800c952:	f241 1318 	movw	r3, #4376	@ 0x1118
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c956:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c958:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c95a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c95e:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c960:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c964:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800c968:	1e53      	subs	r3, r2, #1
 800c96a:	b14a      	cbz	r2, 800c980 <SDMMC_CmdWriteSingleBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c96c:	4946      	ldr	r1, [pc, #280]	@ (800ca88 <SDMMC_CmdWriteSingleBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800c96e:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c972:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c974:	420a      	tst	r2, r1
 800c976:	d001      	beq.n	800c97c <SDMMC_CmdWriteSingleBlock+0x40>
 800c978:	0492      	lsls	r2, r2, #18
 800c97a:	d504      	bpl.n	800c986 <SDMMC_CmdWriteSingleBlock+0x4a>
    if (count-- == 0U)
 800c97c:	1c58      	adds	r0, r3, #1
 800c97e:	d1f6      	bne.n	800c96e <SDMMC_CmdWriteSingleBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c980:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c984:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c986:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c98a:	075b      	lsls	r3, r3, #29
 800c98c:	d443      	bmi.n	800ca16 <SDMMC_CmdWriteSingleBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c98e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c992:	07d8      	lsls	r0, r3, #31
 800c994:	d409      	bmi.n	800c9aa <SDMMC_CmdWriteSingleBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c996:	4b3d      	ldr	r3, [pc, #244]	@ (800ca8c <SDMMC_CmdWriteSingleBlock+0x150>)
 800c998:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c99c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	2b18      	cmp	r3, #24
 800c9a4:	d005      	beq.n	800c9b2 <SDMMC_CmdWriteSingleBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c9a6:	2001      	movs	r0, #1
 800c9a8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c9b0:	e7f9      	b.n	800c9a6 <SDMMC_CmdWriteSingleBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800c9b2:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c9b6:	4836      	ldr	r0, [pc, #216]	@ (800ca90 <SDMMC_CmdWriteSingleBlock+0x154>)
 800c9b8:	4018      	ands	r0, r3
 800c9ba:	b358      	cbz	r0, 800ca14 <SDMMC_CmdWriteSingleBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	db2f      	blt.n	800ca20 <SDMMC_CmdWriteSingleBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c9c0:	0059      	lsls	r1, r3, #1
 800c9c2:	d430      	bmi.n	800ca26 <SDMMC_CmdWriteSingleBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c9c4:	009a      	lsls	r2, r3, #2
 800c9c6:	d430      	bmi.n	800ca2a <SDMMC_CmdWriteSingleBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c9c8:	00d9      	lsls	r1, r3, #3
 800c9ca:	d430      	bmi.n	800ca2e <SDMMC_CmdWriteSingleBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c9cc:	011a      	lsls	r2, r3, #4
 800c9ce:	d431      	bmi.n	800ca34 <SDMMC_CmdWriteSingleBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c9d0:	0159      	lsls	r1, r3, #5
 800c9d2:	d432      	bmi.n	800ca3a <SDMMC_CmdWriteSingleBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c9d4:	01da      	lsls	r2, r3, #7
 800c9d6:	d433      	bmi.n	800ca40 <SDMMC_CmdWriteSingleBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c9d8:	0219      	lsls	r1, r3, #8
 800c9da:	d434      	bmi.n	800ca46 <SDMMC_CmdWriteSingleBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c9dc:	025a      	lsls	r2, r3, #9
 800c9de:	d435      	bmi.n	800ca4c <SDMMC_CmdWriteSingleBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c9e0:	0299      	lsls	r1, r3, #10
 800c9e2:	d43f      	bmi.n	800ca64 <SDMMC_CmdWriteSingleBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c9e4:	02da      	lsls	r2, r3, #11
 800c9e6:	d43a      	bmi.n	800ca5e <SDMMC_CmdWriteSingleBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c9e8:	0359      	lsls	r1, r3, #13
 800c9ea:	d435      	bmi.n	800ca58 <SDMMC_CmdWriteSingleBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c9ec:	039a      	lsls	r2, r3, #14
 800c9ee:	d430      	bmi.n	800ca52 <SDMMC_CmdWriteSingleBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c9f0:	03d9      	lsls	r1, r3, #15
 800c9f2:	d440      	bmi.n	800ca76 <SDMMC_CmdWriteSingleBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c9f4:	041a      	lsls	r2, r3, #16
 800c9f6:	d43b      	bmi.n	800ca70 <SDMMC_CmdWriteSingleBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c9f8:	0459      	lsls	r1, r3, #17
 800c9fa:	d436      	bmi.n	800ca6a <SDMMC_CmdWriteSingleBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c9fc:	049a      	lsls	r2, r3, #18
 800c9fe:	d407      	bmi.n	800ca10 <SDMMC_CmdWriteSingleBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ca00:	f013 0f08 	tst.w	r3, #8
 800ca04:	bf0c      	ite	eq
 800ca06:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800ca0a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800ca0e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800ca10:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800ca14:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ca16:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ca18:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ca1a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ca1e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ca20:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800ca24:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ca26:	2040      	movs	r0, #64	@ 0x40
 800ca28:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ca2a:	2080      	movs	r0, #128	@ 0x80
 800ca2c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ca2e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ca32:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ca34:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ca38:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ca3a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800ca3e:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ca40:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800ca44:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ca46:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800ca4a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ca4c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800ca50:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ca52:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800ca56:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ca58:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800ca5c:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800ca5e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800ca62:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ca64:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800ca68:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ca6a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800ca6e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ca70:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800ca74:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ca76:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800ca7a:	4770      	bx	lr
 800ca7c:	2400000c 	.word	0x2400000c
 800ca80:	10624dd3 	.word	0x10624dd3
 800ca84:	fffee0c0 	.word	0xfffee0c0
 800ca88:	00200045 	.word	0x00200045
 800ca8c:	002000c5 	.word	0x002000c5
 800ca90:	fdffe008 	.word	0xfdffe008

0800ca94 <SDMMC_CmdWriteMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ca94:	4a4f      	ldr	r2, [pc, #316]	@ (800cbd4 <SDMMC_CmdWriteMultiBlock+0x140>)
{
 800ca96:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ca98:	4b4f      	ldr	r3, [pc, #316]	@ (800cbd8 <SDMMC_CmdWriteMultiBlock+0x144>)
 800ca9a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800ca9c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800caa0:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800caa4:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800caa8:	484c      	ldr	r0, [pc, #304]	@ (800cbdc <SDMMC_CmdWriteMultiBlock+0x148>)
 800caaa:	f241 1319 	movw	r3, #4377	@ 0x1119
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800caae:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cab0:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cab2:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cab6:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cab8:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cabc:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800cac0:	1e53      	subs	r3, r2, #1
 800cac2:	b14a      	cbz	r2, 800cad8 <SDMMC_CmdWriteMultiBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cac4:	4946      	ldr	r1, [pc, #280]	@ (800cbe0 <SDMMC_CmdWriteMultiBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800cac6:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800caca:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cacc:	420a      	tst	r2, r1
 800cace:	d001      	beq.n	800cad4 <SDMMC_CmdWriteMultiBlock+0x40>
 800cad0:	0492      	lsls	r2, r2, #18
 800cad2:	d504      	bpl.n	800cade <SDMMC_CmdWriteMultiBlock+0x4a>
    if (count-- == 0U)
 800cad4:	1c58      	adds	r0, r3, #1
 800cad6:	d1f6      	bne.n	800cac6 <SDMMC_CmdWriteMultiBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800cad8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800cadc:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cade:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800cae2:	075b      	lsls	r3, r3, #29
 800cae4:	d443      	bmi.n	800cb6e <SDMMC_CmdWriteMultiBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cae6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800caea:	07d8      	lsls	r0, r3, #31
 800caec:	d409      	bmi.n	800cb02 <SDMMC_CmdWriteMultiBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800caee:	4b3d      	ldr	r3, [pc, #244]	@ (800cbe4 <SDMMC_CmdWriteMultiBlock+0x150>)
 800caf0:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800caf4:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800caf8:	b2db      	uxtb	r3, r3
 800cafa:	2b19      	cmp	r3, #25
 800cafc:	d005      	beq.n	800cb0a <SDMMC_CmdWriteMultiBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cafe:	2001      	movs	r0, #1
 800cb00:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cb02:	2301      	movs	r3, #1
 800cb04:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb08:	e7f9      	b.n	800cafe <SDMMC_CmdWriteMultiBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800cb0a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800cb0e:	4836      	ldr	r0, [pc, #216]	@ (800cbe8 <SDMMC_CmdWriteMultiBlock+0x154>)
 800cb10:	4018      	ands	r0, r3
 800cb12:	b358      	cbz	r0, 800cb6c <SDMMC_CmdWriteMultiBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	db2f      	blt.n	800cb78 <SDMMC_CmdWriteMultiBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cb18:	0059      	lsls	r1, r3, #1
 800cb1a:	d430      	bmi.n	800cb7e <SDMMC_CmdWriteMultiBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cb1c:	009a      	lsls	r2, r3, #2
 800cb1e:	d430      	bmi.n	800cb82 <SDMMC_CmdWriteMultiBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cb20:	00d9      	lsls	r1, r3, #3
 800cb22:	d430      	bmi.n	800cb86 <SDMMC_CmdWriteMultiBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800cb24:	011a      	lsls	r2, r3, #4
 800cb26:	d431      	bmi.n	800cb8c <SDMMC_CmdWriteMultiBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800cb28:	0159      	lsls	r1, r3, #5
 800cb2a:	d432      	bmi.n	800cb92 <SDMMC_CmdWriteMultiBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800cb2c:	01da      	lsls	r2, r3, #7
 800cb2e:	d433      	bmi.n	800cb98 <SDMMC_CmdWriteMultiBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800cb30:	0219      	lsls	r1, r3, #8
 800cb32:	d434      	bmi.n	800cb9e <SDMMC_CmdWriteMultiBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800cb34:	025a      	lsls	r2, r3, #9
 800cb36:	d435      	bmi.n	800cba4 <SDMMC_CmdWriteMultiBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cb38:	0299      	lsls	r1, r3, #10
 800cb3a:	d43f      	bmi.n	800cbbc <SDMMC_CmdWriteMultiBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cb3c:	02da      	lsls	r2, r3, #11
 800cb3e:	d43a      	bmi.n	800cbb6 <SDMMC_CmdWriteMultiBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cb40:	0359      	lsls	r1, r3, #13
 800cb42:	d435      	bmi.n	800cbb0 <SDMMC_CmdWriteMultiBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cb44:	039a      	lsls	r2, r3, #14
 800cb46:	d430      	bmi.n	800cbaa <SDMMC_CmdWriteMultiBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cb48:	03d9      	lsls	r1, r3, #15
 800cb4a:	d440      	bmi.n	800cbce <SDMMC_CmdWriteMultiBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cb4c:	041a      	lsls	r2, r3, #16
 800cb4e:	d43b      	bmi.n	800cbc8 <SDMMC_CmdWriteMultiBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cb50:	0459      	lsls	r1, r3, #17
 800cb52:	d436      	bmi.n	800cbc2 <SDMMC_CmdWriteMultiBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cb54:	049a      	lsls	r2, r3, #18
 800cb56:	d407      	bmi.n	800cb68 <SDMMC_CmdWriteMultiBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cb58:	f013 0f08 	tst.w	r3, #8
 800cb5c:	bf0c      	ite	eq
 800cb5e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800cb62:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800cb66:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800cb68:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800cb6c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cb6e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cb70:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cb72:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cb76:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cb78:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800cb7c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cb7e:	2040      	movs	r0, #64	@ 0x40
 800cb80:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cb82:	2080      	movs	r0, #128	@ 0x80
 800cb84:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cb86:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800cb8a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cb8c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cb90:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cb92:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800cb96:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cb98:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cb9c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cb9e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800cba2:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cba4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cba8:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cbaa:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800cbae:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cbb0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800cbb4:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800cbb6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800cbba:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cbbc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800cbc0:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cbc2:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800cbc6:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cbc8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cbcc:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cbce:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cbd2:	4770      	bx	lr
 800cbd4:	2400000c 	.word	0x2400000c
 800cbd8:	10624dd3 	.word	0x10624dd3
 800cbdc:	fffee0c0 	.word	0xfffee0c0
 800cbe0:	00200045 	.word	0x00200045
 800cbe4:	002000c5 	.word	0x002000c5
 800cbe8:	fdffe008 	.word	0xfdffe008

0800cbec <SDMMC_CmdStopTransfer>:
{
 800cbec:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cbee:	4b7a      	ldr	r3, [pc, #488]	@ (800cdd8 <SDMMC_CmdStopTransfer+0x1ec>)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800cbf0:	68c0      	ldr	r0, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cbf2:	681a      	ldr	r2, [r3, #0]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800cbf4:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cbf8:	4b78      	ldr	r3, [pc, #480]	@ (800cddc <SDMMC_CmdStopTransfer+0x1f0>)
{
 800cbfa:	b430      	push	{r4, r5}
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cbfc:	4c78      	ldr	r4, [pc, #480]	@ (800cde0 <SDMMC_CmdStopTransfer+0x1f4>)
  SDMMCx->ARG = Command->Argument;
 800cbfe:	2500      	movs	r5, #0
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800cc00:	60c8      	str	r0, [r1, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc02:	fba4 4202 	umull	r4, r2, r4, r2
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800cc06:	68c8      	ldr	r0, [r1, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc08:	4c76      	ldr	r4, [pc, #472]	@ (800cde4 <SDMMC_CmdStopTransfer+0x1f8>)
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800cc0a:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc0e:	0a52      	lsrs	r2, r2, #9
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800cc10:	60c8      	str	r0, [r1, #12]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc12:	f241 100c 	movw	r0, #4364	@ 0x110c
  SDMMCx->ARG = Command->Argument;
 800cc16:	608d      	str	r5, [r1, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cc18:	fb04 f202 	mul.w	r2, r4, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cc1c:	68cc      	ldr	r4, [r1, #12]
 800cc1e:	4023      	ands	r3, r4
 800cc20:	4318      	orrs	r0, r3
 800cc22:	60c8      	str	r0, [r1, #12]
    if (count-- == 0U)
 800cc24:	b14a      	cbz	r2, 800cc3a <SDMMC_CmdStopTransfer+0x4e>
 800cc26:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800cc28:	486f      	ldr	r0, [pc, #444]	@ (800cde8 <SDMMC_CmdStopTransfer+0x1fc>)
    sta_reg = SDMMCx->STA;
 800cc2a:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800cc2c:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800cc2e:	4202      	tst	r2, r0
 800cc30:	d001      	beq.n	800cc36 <SDMMC_CmdStopTransfer+0x4a>
 800cc32:	0492      	lsls	r2, r2, #18
 800cc34:	d509      	bpl.n	800cc4a <SDMMC_CmdStopTransfer+0x5e>
    if (count-- == 0U)
 800cc36:	1c5c      	adds	r4, r3, #1
 800cc38:	d1f7      	bne.n	800cc2a <SDMMC_CmdStopTransfer+0x3e>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cc3a:	68cb      	ldr	r3, [r1, #12]
 800cc3c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800cc40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc44:	60cb      	str	r3, [r1, #12]
}
 800cc46:	bc30      	pop	{r4, r5}
 800cc48:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cc4a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800cc4c:	075b      	lsls	r3, r3, #29
 800cc4e:	d44d      	bmi.n	800ccec <SDMMC_CmdStopTransfer+0x100>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cc50:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800cc52:	f010 0001 	ands.w	r0, r0, #1
 800cc56:	d13a      	bne.n	800ccce <SDMMC_CmdStopTransfer+0xe2>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cc58:	4b64      	ldr	r3, [pc, #400]	@ (800cdec <SDMMC_CmdStopTransfer+0x200>)
 800cc5a:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800cc5c:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	2b0c      	cmp	r3, #12
 800cc62:	d136      	bne.n	800ccd2 <SDMMC_CmdStopTransfer+0xe6>
  return (*(__IO uint32_t *) tmp);
 800cc64:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800cc66:	4a62      	ldr	r2, [pc, #392]	@ (800cdf0 <SDMMC_CmdStopTransfer+0x204>)
 800cc68:	401a      	ands	r2, r3
 800cc6a:	2a00      	cmp	r2, #0
 800cc6c:	d038      	beq.n	800cce0 <SDMMC_CmdStopTransfer+0xf4>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	db36      	blt.n	800cce0 <SDMMC_CmdStopTransfer+0xf4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cc72:	005d      	lsls	r5, r3, #1
 800cc74:	d441      	bmi.n	800ccfa <SDMMC_CmdStopTransfer+0x10e>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cc76:	009c      	lsls	r4, r3, #2
 800cc78:	d445      	bmi.n	800cd06 <SDMMC_CmdStopTransfer+0x11a>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cc7a:	00d8      	lsls	r0, r3, #3
 800cc7c:	d449      	bmi.n	800cd12 <SDMMC_CmdStopTransfer+0x126>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800cc7e:	011a      	lsls	r2, r3, #4
 800cc80:	d44e      	bmi.n	800cd20 <SDMMC_CmdStopTransfer+0x134>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800cc82:	015d      	lsls	r5, r3, #5
 800cc84:	d453      	bmi.n	800cd2e <SDMMC_CmdStopTransfer+0x142>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800cc86:	01dc      	lsls	r4, r3, #7
 800cc88:	d45f      	bmi.n	800cd4a <SDMMC_CmdStopTransfer+0x15e>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800cc8a:	0218      	lsls	r0, r3, #8
 800cc8c:	d456      	bmi.n	800cd3c <SDMMC_CmdStopTransfer+0x150>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800cc8e:	025a      	lsls	r2, r3, #9
 800cc90:	d469      	bmi.n	800cd66 <SDMMC_CmdStopTransfer+0x17a>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cc92:	029d      	lsls	r5, r3, #10
 800cc94:	d460      	bmi.n	800cd58 <SDMMC_CmdStopTransfer+0x16c>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cc96:	02dc      	lsls	r4, r3, #11
 800cc98:	d47a      	bmi.n	800cd90 <SDMMC_CmdStopTransfer+0x1a4>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cc9a:	0358      	lsls	r0, r3, #13
 800cc9c:	d471      	bmi.n	800cd82 <SDMMC_CmdStopTransfer+0x196>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cc9e:	039a      	lsls	r2, r3, #14
 800cca0:	d468      	bmi.n	800cd74 <SDMMC_CmdStopTransfer+0x188>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cca2:	03dd      	lsls	r5, r3, #15
 800cca4:	f100 8090 	bmi.w	800cdc8 <SDMMC_CmdStopTransfer+0x1dc>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cca8:	041c      	lsls	r4, r3, #16
 800ccaa:	d47f      	bmi.n	800cdac <SDMMC_CmdStopTransfer+0x1c0>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ccac:	0458      	lsls	r0, r3, #17
 800ccae:	d476      	bmi.n	800cd9e <SDMMC_CmdStopTransfer+0x1b2>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ccb0:	049a      	lsls	r2, r3, #18
 800ccb2:	f100 8082 	bmi.w	800cdba <SDMMC_CmdStopTransfer+0x1ce>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ccb6:	f013 0f08 	tst.w	r3, #8
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccba:	68cb      	ldr	r3, [r1, #12]
 800ccbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ccc0:	bf14      	ite	ne
 800ccc2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ccc6:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccca:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cccc:	e7bb      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ccce:	2301      	movs	r3, #1
 800ccd0:	638b      	str	r3, [r1, #56]	@ 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccd2:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ccd4:	2001      	movs	r0, #1
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
}
 800ccda:	bc30      	pop	{r4, r5}
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccdc:	60cb      	str	r3, [r1, #12]
}
 800ccde:	4770      	bx	lr
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cce0:	68cb      	ldr	r3, [r1, #12]
 800cce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
}
 800cce6:	bc30      	pop	{r4, r5}
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cce8:	60cb      	str	r3, [r1, #12]
}
 800ccea:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ccec:	2004      	movs	r0, #4
 800ccee:	6388      	str	r0, [r1, #56]	@ 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccf0:	68cb      	ldr	r3, [r1, #12]
 800ccf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ccf6:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800ccf8:	e7a5      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccfa:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ccfc:	2040      	movs	r0, #64	@ 0x40
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800ccfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd02:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd04:	e79f      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd06:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cd08:	2080      	movs	r0, #128	@ 0x80
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd0e:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd10:	e799      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd12:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cd14:	f44f 7080 	mov.w	r0, #256	@ 0x100
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd1c:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd1e:	e792      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd20:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cd22:	f44f 7000 	mov.w	r0, #512	@ 0x200
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd2a:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd2c:	e78b      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd2e:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cd30:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd38:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd3a:	e784      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd3c:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cd3e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd46:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd48:	e77d      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd4a:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cd4c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd54:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd56:	e776      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd58:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cd5a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd62:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd64:	e76f      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd66:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cd68:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd70:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd72:	e768      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd74:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cd76:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd7e:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd80:	e761      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd82:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cd84:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd8c:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd8e:	e75a      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd90:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CC_ERR;
 800cd92:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd9a:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cd9c:	e753      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cd9e:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cda0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cda4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cda8:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cdaa:	e74c      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cdac:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cdae:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cdb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cdb6:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cdb8:	e745      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cdba:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ERASE_RESET;
 800cdbc:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cdc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cdc4:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cdc6:	e73e      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cdc8:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cdca:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800cdce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cdd2:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800cdd4:	e737      	b.n	800cc46 <SDMMC_CmdStopTransfer+0x5a>
 800cdd6:	bf00      	nop
 800cdd8:	2400000c 	.word	0x2400000c
 800cddc:	fffee0c0 	.word	0xfffee0c0
 800cde0:	10624dd3 	.word	0x10624dd3
 800cde4:	05f5e100 	.word	0x05f5e100
 800cde8:	00200045 	.word	0x00200045
 800cdec:	002000c5 	.word	0x002000c5
 800cdf0:	fdffe008 	.word	0xfdffe008

0800cdf4 <SDMMC_CmdSelDesel>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdf4:	4a4f      	ldr	r2, [pc, #316]	@ (800cf34 <SDMMC_CmdSelDesel+0x140>)
{
 800cdf6:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800cdf8:	4b4f      	ldr	r3, [pc, #316]	@ (800cf38 <SDMMC_CmdSelDesel+0x144>)
 800cdfa:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800cdfc:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ce00:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ce04:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800ce08:	484c      	ldr	r0, [pc, #304]	@ (800cf3c <SDMMC_CmdSelDesel+0x148>)
 800ce0a:	f241 1307 	movw	r3, #4359	@ 0x1107
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ce0e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ce10:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ce12:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ce16:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ce18:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ce1c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800ce20:	1e53      	subs	r3, r2, #1
 800ce22:	b14a      	cbz	r2, 800ce38 <SDMMC_CmdSelDesel+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800ce24:	4946      	ldr	r1, [pc, #280]	@ (800cf40 <SDMMC_CmdSelDesel+0x14c>)
    sta_reg = SDMMCx->STA;
 800ce26:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800ce2a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ce2c:	420a      	tst	r2, r1
 800ce2e:	d001      	beq.n	800ce34 <SDMMC_CmdSelDesel+0x40>
 800ce30:	0492      	lsls	r2, r2, #18
 800ce32:	d504      	bpl.n	800ce3e <SDMMC_CmdSelDesel+0x4a>
    if (count-- == 0U)
 800ce34:	1c58      	adds	r0, r3, #1
 800ce36:	d1f6      	bne.n	800ce26 <SDMMC_CmdSelDesel+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800ce38:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800ce3c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ce3e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ce42:	075b      	lsls	r3, r3, #29
 800ce44:	d443      	bmi.n	800cece <SDMMC_CmdSelDesel+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ce46:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ce4a:	07d8      	lsls	r0, r3, #31
 800ce4c:	d409      	bmi.n	800ce62 <SDMMC_CmdSelDesel+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ce4e:	4b3d      	ldr	r3, [pc, #244]	@ (800cf44 <SDMMC_CmdSelDesel+0x150>)
 800ce50:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ce54:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ce58:	b2db      	uxtb	r3, r3
 800ce5a:	2b07      	cmp	r3, #7
 800ce5c:	d005      	beq.n	800ce6a <SDMMC_CmdSelDesel+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce5e:	2001      	movs	r0, #1
 800ce60:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ce62:	2301      	movs	r3, #1
 800ce64:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce68:	e7f9      	b.n	800ce5e <SDMMC_CmdSelDesel+0x6a>
  return (*(__IO uint32_t *) tmp);
 800ce6a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ce6e:	4836      	ldr	r0, [pc, #216]	@ (800cf48 <SDMMC_CmdSelDesel+0x154>)
 800ce70:	4018      	ands	r0, r3
 800ce72:	b358      	cbz	r0, 800cecc <SDMMC_CmdSelDesel+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	db2f      	blt.n	800ced8 <SDMMC_CmdSelDesel+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ce78:	0059      	lsls	r1, r3, #1
 800ce7a:	d430      	bmi.n	800cede <SDMMC_CmdSelDesel+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ce7c:	009a      	lsls	r2, r3, #2
 800ce7e:	d430      	bmi.n	800cee2 <SDMMC_CmdSelDesel+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ce80:	00d9      	lsls	r1, r3, #3
 800ce82:	d430      	bmi.n	800cee6 <SDMMC_CmdSelDesel+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ce84:	011a      	lsls	r2, r3, #4
 800ce86:	d431      	bmi.n	800ceec <SDMMC_CmdSelDesel+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ce88:	0159      	lsls	r1, r3, #5
 800ce8a:	d432      	bmi.n	800cef2 <SDMMC_CmdSelDesel+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ce8c:	01da      	lsls	r2, r3, #7
 800ce8e:	d433      	bmi.n	800cef8 <SDMMC_CmdSelDesel+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ce90:	0219      	lsls	r1, r3, #8
 800ce92:	d434      	bmi.n	800cefe <SDMMC_CmdSelDesel+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ce94:	025a      	lsls	r2, r3, #9
 800ce96:	d435      	bmi.n	800cf04 <SDMMC_CmdSelDesel+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ce98:	0299      	lsls	r1, r3, #10
 800ce9a:	d43f      	bmi.n	800cf1c <SDMMC_CmdSelDesel+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ce9c:	02da      	lsls	r2, r3, #11
 800ce9e:	d43a      	bmi.n	800cf16 <SDMMC_CmdSelDesel+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cea0:	0359      	lsls	r1, r3, #13
 800cea2:	d435      	bmi.n	800cf10 <SDMMC_CmdSelDesel+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cea4:	039a      	lsls	r2, r3, #14
 800cea6:	d430      	bmi.n	800cf0a <SDMMC_CmdSelDesel+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cea8:	03d9      	lsls	r1, r3, #15
 800ceaa:	d440      	bmi.n	800cf2e <SDMMC_CmdSelDesel+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ceac:	041a      	lsls	r2, r3, #16
 800ceae:	d43b      	bmi.n	800cf28 <SDMMC_CmdSelDesel+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ceb0:	0459      	lsls	r1, r3, #17
 800ceb2:	d436      	bmi.n	800cf22 <SDMMC_CmdSelDesel+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ceb4:	049a      	lsls	r2, r3, #18
 800ceb6:	d407      	bmi.n	800cec8 <SDMMC_CmdSelDesel+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ceb8:	f013 0f08 	tst.w	r3, #8
 800cebc:	bf0c      	ite	eq
 800cebe:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800cec2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800cec6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800cec8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800cecc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cece:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ced0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ced2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ced6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ced8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800cedc:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cede:	2040      	movs	r0, #64	@ 0x40
 800cee0:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cee2:	2080      	movs	r0, #128	@ 0x80
 800cee4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cee6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ceea:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ceec:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cef0:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cef2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800cef6:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cef8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800cefc:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cefe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800cf02:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cf04:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cf08:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cf0a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800cf0e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cf10:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800cf14:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800cf16:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800cf1a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cf1c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800cf20:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cf22:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800cf26:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cf28:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cf2c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cf2e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cf32:	4770      	bx	lr
 800cf34:	2400000c 	.word	0x2400000c
 800cf38:	10624dd3 	.word	0x10624dd3
 800cf3c:	fffee0c0 	.word	0xfffee0c0
 800cf40:	00200045 	.word	0x00200045
 800cf44:	002000c5 	.word	0x002000c5
 800cf48:	fdffe008 	.word	0xfdffe008

0800cf4c <SDMMC_CmdGoIdleState>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf4c:	4b11      	ldr	r3, [pc, #68]	@ (800cf94 <SDMMC_CmdGoIdleState+0x48>)
{
 800cf4e:	4601      	mov	r1, r0
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf50:	4a11      	ldr	r2, [pc, #68]	@ (800cf98 <SDMMC_CmdGoIdleState+0x4c>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf52:	681b      	ldr	r3, [r3, #0]
{
 800cf54:	b430      	push	{r4, r5}
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf56:	4c11      	ldr	r4, [pc, #68]	@ (800cf9c <SDMMC_CmdGoIdleState+0x50>)
  SDMMCx->ARG = Command->Argument;
 800cf58:	2500      	movs	r5, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf5a:	fba4 4303 	umull	r4, r3, r4, r3
  SDMMCx->ARG = Command->Argument;
 800cf5e:	6085      	str	r5, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf60:	68c4      	ldr	r4, [r0, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf62:	0a5b      	lsrs	r3, r3, #9
 800cf64:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf68:	4022      	ands	r2, r4
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf6a:	fb00 f303 	mul.w	r3, r0, r3
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cf6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cf72:	60ca      	str	r2, [r1, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cf74:	e002      	b.n	800cf7c <SDMMC_CmdGoIdleState+0x30>
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800cf76:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 800cf78:	0612      	lsls	r2, r2, #24
 800cf7a:	d405      	bmi.n	800cf88 <SDMMC_CmdGoIdleState+0x3c>
    if (count-- == 0U)
 800cf7c:	3b01      	subs	r3, #1
 800cf7e:	d2fa      	bcs.n	800cf76 <SDMMC_CmdGoIdleState+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 800cf80:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800cf84:	bc30      	pop	{r4, r5}
 800cf86:	4770      	bx	lr

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cf88:	4b05      	ldr	r3, [pc, #20]	@ (800cfa0 <SDMMC_CmdGoIdleState+0x54>)

  return SDMMC_ERROR_NONE;
 800cf8a:	2000      	movs	r0, #0
}
 800cf8c:	bc30      	pop	{r4, r5}
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cf8e:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800cf90:	4770      	bx	lr
 800cf92:	bf00      	nop
 800cf94:	2400000c 	.word	0x2400000c
 800cf98:	fffee0c0 	.word	0xfffee0c0
 800cf9c:	10624dd3 	.word	0x10624dd3
 800cfa0:	002000c5 	.word	0x002000c5

0800cfa4 <SDMMC_CmdOperCond>:
{
 800cfa4:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cfa6:	4a1c      	ldr	r2, [pc, #112]	@ (800d018 <SDMMC_CmdOperCond+0x74>)
 800cfa8:	4b1c      	ldr	r3, [pc, #112]	@ (800d01c <SDMMC_CmdOperCond+0x78>)
 800cfaa:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cfac:	481c      	ldr	r0, [pc, #112]	@ (800d020 <SDMMC_CmdOperCond+0x7c>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cfae:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cfb2:	f241 1308 	movw	r3, #4360	@ 0x1108
{
 800cfb6:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800cfb8:	f44f 74d5 	mov.w	r4, #426	@ 0x1aa
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cfbc:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800cfbe:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cfc0:	68cc      	ldr	r4, [r1, #12]
 800cfc2:	4020      	ands	r0, r4
 800cfc4:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800cfc6:	f241 3088 	movw	r0, #5000	@ 0x1388
 800cfca:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800cfce:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800cfd0:	b14a      	cbz	r2, 800cfe6 <SDMMC_CmdOperCond+0x42>
 800cfd2:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800cfd4:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800cfd6:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cfd8:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800cfdc:	d001      	beq.n	800cfe2 <SDMMC_CmdOperCond+0x3e>
 800cfde:	0490      	lsls	r0, r2, #18
 800cfe0:	d506      	bpl.n	800cff0 <SDMMC_CmdOperCond+0x4c>
    if (count-- == 0U)
 800cfe2:	1c5c      	adds	r4, r3, #1
 800cfe4:	d1f6      	bne.n	800cfd4 <SDMMC_CmdOperCond+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800cfe6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800cfea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfee:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cff0:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800cff2:	075a      	lsls	r2, r3, #29
 800cff4:	d40c      	bmi.n	800d010 <SDMMC_CmdOperCond+0x6c>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cff6:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800cff8:	f010 0001 	ands.w	r0, r0, #1
 800cffc:	d105      	bne.n	800d00a <SDMMC_CmdOperCond+0x66>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800cffe:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d000:	065b      	lsls	r3, r3, #25
 800d002:	d5f2      	bpl.n	800cfea <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800d004:	2340      	movs	r3, #64	@ 0x40
 800d006:	638b      	str	r3, [r1, #56]	@ 0x38
 800d008:	e7ef      	b.n	800cfea <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d00a:	2301      	movs	r3, #1
 800d00c:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d00e:	e7ec      	b.n	800cfea <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d010:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d012:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d014:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d016:	e7e8      	b.n	800cfea <SDMMC_CmdOperCond+0x46>
 800d018:	2400000c 	.word	0x2400000c
 800d01c:	10624dd3 	.word	0x10624dd3
 800d020:	fffee0c0 	.word	0xfffee0c0

0800d024 <SDMMC_CmdAppCommand>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d024:	4a4f      	ldr	r2, [pc, #316]	@ (800d164 <SDMMC_CmdAppCommand+0x140>)
{
 800d026:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d028:	4b4f      	ldr	r3, [pc, #316]	@ (800d168 <SDMMC_CmdAppCommand+0x144>)
 800d02a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d02c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d030:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d034:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d038:	484c      	ldr	r0, [pc, #304]	@ (800d16c <SDMMC_CmdAppCommand+0x148>)
 800d03a:	f241 1337 	movw	r3, #4407	@ 0x1137
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d03e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d040:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d042:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d046:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d048:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d04c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d050:	1e53      	subs	r3, r2, #1
 800d052:	b14a      	cbz	r2, 800d068 <SDMMC_CmdAppCommand+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d054:	4946      	ldr	r1, [pc, #280]	@ (800d170 <SDMMC_CmdAppCommand+0x14c>)
    sta_reg = SDMMCx->STA;
 800d056:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d05a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d05c:	420a      	tst	r2, r1
 800d05e:	d001      	beq.n	800d064 <SDMMC_CmdAppCommand+0x40>
 800d060:	0492      	lsls	r2, r2, #18
 800d062:	d504      	bpl.n	800d06e <SDMMC_CmdAppCommand+0x4a>
    if (count-- == 0U)
 800d064:	1c58      	adds	r0, r3, #1
 800d066:	d1f6      	bne.n	800d056 <SDMMC_CmdAppCommand+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d068:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d06c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d06e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d072:	075b      	lsls	r3, r3, #29
 800d074:	d443      	bmi.n	800d0fe <SDMMC_CmdAppCommand+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d076:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d07a:	07d8      	lsls	r0, r3, #31
 800d07c:	d409      	bmi.n	800d092 <SDMMC_CmdAppCommand+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d07e:	4b3d      	ldr	r3, [pc, #244]	@ (800d174 <SDMMC_CmdAppCommand+0x150>)
 800d080:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d084:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d088:	b2db      	uxtb	r3, r3
 800d08a:	2b37      	cmp	r3, #55	@ 0x37
 800d08c:	d005      	beq.n	800d09a <SDMMC_CmdAppCommand+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d08e:	2001      	movs	r0, #1
 800d090:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d092:	2301      	movs	r3, #1
 800d094:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d098:	e7f9      	b.n	800d08e <SDMMC_CmdAppCommand+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d09a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d09e:	4836      	ldr	r0, [pc, #216]	@ (800d178 <SDMMC_CmdAppCommand+0x154>)
 800d0a0:	4018      	ands	r0, r3
 800d0a2:	b358      	cbz	r0, 800d0fc <SDMMC_CmdAppCommand+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	db2f      	blt.n	800d108 <SDMMC_CmdAppCommand+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d0a8:	0059      	lsls	r1, r3, #1
 800d0aa:	d430      	bmi.n	800d10e <SDMMC_CmdAppCommand+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d0ac:	009a      	lsls	r2, r3, #2
 800d0ae:	d430      	bmi.n	800d112 <SDMMC_CmdAppCommand+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d0b0:	00d9      	lsls	r1, r3, #3
 800d0b2:	d430      	bmi.n	800d116 <SDMMC_CmdAppCommand+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d0b4:	011a      	lsls	r2, r3, #4
 800d0b6:	d431      	bmi.n	800d11c <SDMMC_CmdAppCommand+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d0b8:	0159      	lsls	r1, r3, #5
 800d0ba:	d432      	bmi.n	800d122 <SDMMC_CmdAppCommand+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d0bc:	01da      	lsls	r2, r3, #7
 800d0be:	d433      	bmi.n	800d128 <SDMMC_CmdAppCommand+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d0c0:	0219      	lsls	r1, r3, #8
 800d0c2:	d434      	bmi.n	800d12e <SDMMC_CmdAppCommand+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d0c4:	025a      	lsls	r2, r3, #9
 800d0c6:	d435      	bmi.n	800d134 <SDMMC_CmdAppCommand+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d0c8:	0299      	lsls	r1, r3, #10
 800d0ca:	d43f      	bmi.n	800d14c <SDMMC_CmdAppCommand+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d0cc:	02da      	lsls	r2, r3, #11
 800d0ce:	d43a      	bmi.n	800d146 <SDMMC_CmdAppCommand+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d0d0:	0359      	lsls	r1, r3, #13
 800d0d2:	d435      	bmi.n	800d140 <SDMMC_CmdAppCommand+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d0d4:	039a      	lsls	r2, r3, #14
 800d0d6:	d430      	bmi.n	800d13a <SDMMC_CmdAppCommand+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d0d8:	03d9      	lsls	r1, r3, #15
 800d0da:	d440      	bmi.n	800d15e <SDMMC_CmdAppCommand+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d0dc:	041a      	lsls	r2, r3, #16
 800d0de:	d43b      	bmi.n	800d158 <SDMMC_CmdAppCommand+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d0e0:	0459      	lsls	r1, r3, #17
 800d0e2:	d436      	bmi.n	800d152 <SDMMC_CmdAppCommand+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d0e4:	049a      	lsls	r2, r3, #18
 800d0e6:	d407      	bmi.n	800d0f8 <SDMMC_CmdAppCommand+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d0e8:	f013 0f08 	tst.w	r3, #8
 800d0ec:	bf0c      	ite	eq
 800d0ee:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d0f2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d0f6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800d0f8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800d0fc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d0fe:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d100:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d102:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d106:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d108:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d10c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d10e:	2040      	movs	r0, #64	@ 0x40
 800d110:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d112:	2080      	movs	r0, #128	@ 0x80
 800d114:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d116:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d11a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d11c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d120:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d122:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d126:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d128:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d12c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d12e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d132:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d134:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d138:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d13a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d13e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d140:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d144:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800d146:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d14a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d14c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d150:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d152:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d156:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d158:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d15c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d15e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d162:	4770      	bx	lr
 800d164:	2400000c 	.word	0x2400000c
 800d168:	10624dd3 	.word	0x10624dd3
 800d16c:	fffee0c0 	.word	0xfffee0c0
 800d170:	00200045 	.word	0x00200045
 800d174:	002000c5 	.word	0x002000c5
 800d178:	fdffe008 	.word	0xfdffe008

0800d17c <SDMMC_CmdAppOperCommand>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d17c:	4a19      	ldr	r2, [pc, #100]	@ (800d1e4 <SDMMC_CmdAppOperCommand+0x68>)
{
 800d17e:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d180:	4b19      	ldr	r3, [pc, #100]	@ (800d1e8 <SDMMC_CmdAppOperCommand+0x6c>)
 800d182:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d184:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d188:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d18c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d190:	4816      	ldr	r0, [pc, #88]	@ (800d1ec <SDMMC_CmdAppOperCommand+0x70>)
 800d192:	f241 1329 	movw	r3, #4393	@ 0x1129
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d196:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d198:	4008      	ands	r0, r1
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d19a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d19e:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d1a0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d1a4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d1a8:	1e53      	subs	r3, r2, #1
 800d1aa:	b14a      	cbz	r2, 800d1c0 <SDMMC_CmdAppOperCommand+0x44>
    sta_reg = SDMMCx->STA;
 800d1ac:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d1b0:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d1b2:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d1b6:	d001      	beq.n	800d1bc <SDMMC_CmdAppOperCommand+0x40>
 800d1b8:	0492      	lsls	r2, r2, #18
 800d1ba:	d504      	bpl.n	800d1c6 <SDMMC_CmdAppOperCommand+0x4a>
    if (count-- == 0U)
 800d1bc:	1c59      	adds	r1, r3, #1
 800d1be:	d1f5      	bne.n	800d1ac <SDMMC_CmdAppOperCommand+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d1c0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d1c4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d1c6:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800d1ca:	f010 0004 	ands.w	r0, r0, #4
 800d1ce:	d103      	bne.n	800d1d8 <SDMMC_CmdAppOperCommand+0x5c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d1d0:	4b07      	ldr	r3, [pc, #28]	@ (800d1f0 <SDMMC_CmdAppOperCommand+0x74>)
 800d1d2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800d1d6:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d1d8:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d1da:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d1dc:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d1e0:	4770      	bx	lr
 800d1e2:	bf00      	nop
 800d1e4:	2400000c 	.word	0x2400000c
 800d1e8:	10624dd3 	.word	0x10624dd3
 800d1ec:	fffee0c0 	.word	0xfffee0c0
 800d1f0:	002000c5 	.word	0x002000c5

0800d1f4 <SDMMC_CmdBusWidth>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d1f4:	4a4f      	ldr	r2, [pc, #316]	@ (800d334 <SDMMC_CmdBusWidth+0x140>)
{
 800d1f6:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d1f8:	4b4f      	ldr	r3, [pc, #316]	@ (800d338 <SDMMC_CmdBusWidth+0x144>)
 800d1fa:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d1fc:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d200:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d204:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d208:	484c      	ldr	r0, [pc, #304]	@ (800d33c <SDMMC_CmdBusWidth+0x148>)
 800d20a:	f241 1306 	movw	r3, #4358	@ 0x1106
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d20e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d210:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d212:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d216:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d218:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d21c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d220:	1e53      	subs	r3, r2, #1
 800d222:	b14a      	cbz	r2, 800d238 <SDMMC_CmdBusWidth+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d224:	4946      	ldr	r1, [pc, #280]	@ (800d340 <SDMMC_CmdBusWidth+0x14c>)
    sta_reg = SDMMCx->STA;
 800d226:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d22a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d22c:	420a      	tst	r2, r1
 800d22e:	d001      	beq.n	800d234 <SDMMC_CmdBusWidth+0x40>
 800d230:	0492      	lsls	r2, r2, #18
 800d232:	d504      	bpl.n	800d23e <SDMMC_CmdBusWidth+0x4a>
    if (count-- == 0U)
 800d234:	1c58      	adds	r0, r3, #1
 800d236:	d1f6      	bne.n	800d226 <SDMMC_CmdBusWidth+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d238:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d23c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d23e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d242:	075b      	lsls	r3, r3, #29
 800d244:	d443      	bmi.n	800d2ce <SDMMC_CmdBusWidth+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d246:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d24a:	07d8      	lsls	r0, r3, #31
 800d24c:	d409      	bmi.n	800d262 <SDMMC_CmdBusWidth+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d24e:	4b3d      	ldr	r3, [pc, #244]	@ (800d344 <SDMMC_CmdBusWidth+0x150>)
 800d250:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d254:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d258:	b2db      	uxtb	r3, r3
 800d25a:	2b06      	cmp	r3, #6
 800d25c:	d005      	beq.n	800d26a <SDMMC_CmdBusWidth+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d25e:	2001      	movs	r0, #1
 800d260:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d262:	2301      	movs	r3, #1
 800d264:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d268:	e7f9      	b.n	800d25e <SDMMC_CmdBusWidth+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d26a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d26e:	4836      	ldr	r0, [pc, #216]	@ (800d348 <SDMMC_CmdBusWidth+0x154>)
 800d270:	4018      	ands	r0, r3
 800d272:	b358      	cbz	r0, 800d2cc <SDMMC_CmdBusWidth+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d274:	2b00      	cmp	r3, #0
 800d276:	db2f      	blt.n	800d2d8 <SDMMC_CmdBusWidth+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d278:	0059      	lsls	r1, r3, #1
 800d27a:	d430      	bmi.n	800d2de <SDMMC_CmdBusWidth+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d27c:	009a      	lsls	r2, r3, #2
 800d27e:	d430      	bmi.n	800d2e2 <SDMMC_CmdBusWidth+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d280:	00d9      	lsls	r1, r3, #3
 800d282:	d430      	bmi.n	800d2e6 <SDMMC_CmdBusWidth+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d284:	011a      	lsls	r2, r3, #4
 800d286:	d431      	bmi.n	800d2ec <SDMMC_CmdBusWidth+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d288:	0159      	lsls	r1, r3, #5
 800d28a:	d432      	bmi.n	800d2f2 <SDMMC_CmdBusWidth+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d28c:	01da      	lsls	r2, r3, #7
 800d28e:	d433      	bmi.n	800d2f8 <SDMMC_CmdBusWidth+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d290:	0219      	lsls	r1, r3, #8
 800d292:	d434      	bmi.n	800d2fe <SDMMC_CmdBusWidth+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d294:	025a      	lsls	r2, r3, #9
 800d296:	d435      	bmi.n	800d304 <SDMMC_CmdBusWidth+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d298:	0299      	lsls	r1, r3, #10
 800d29a:	d43f      	bmi.n	800d31c <SDMMC_CmdBusWidth+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d29c:	02da      	lsls	r2, r3, #11
 800d29e:	d43a      	bmi.n	800d316 <SDMMC_CmdBusWidth+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d2a0:	0359      	lsls	r1, r3, #13
 800d2a2:	d435      	bmi.n	800d310 <SDMMC_CmdBusWidth+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d2a4:	039a      	lsls	r2, r3, #14
 800d2a6:	d430      	bmi.n	800d30a <SDMMC_CmdBusWidth+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d2a8:	03d9      	lsls	r1, r3, #15
 800d2aa:	d440      	bmi.n	800d32e <SDMMC_CmdBusWidth+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d2ac:	041a      	lsls	r2, r3, #16
 800d2ae:	d43b      	bmi.n	800d328 <SDMMC_CmdBusWidth+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d2b0:	0459      	lsls	r1, r3, #17
 800d2b2:	d436      	bmi.n	800d322 <SDMMC_CmdBusWidth+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d2b4:	049a      	lsls	r2, r3, #18
 800d2b6:	d407      	bmi.n	800d2c8 <SDMMC_CmdBusWidth+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d2b8:	f013 0f08 	tst.w	r3, #8
 800d2bc:	bf0c      	ite	eq
 800d2be:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d2c2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d2c6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800d2c8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800d2cc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d2ce:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d2d0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d2d2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d2d6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d2d8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d2dc:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d2de:	2040      	movs	r0, #64	@ 0x40
 800d2e0:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d2e2:	2080      	movs	r0, #128	@ 0x80
 800d2e4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d2e6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d2ea:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d2ec:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d2f0:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d2f2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d2f6:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d2f8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d2fc:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d2fe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d302:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d304:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d308:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d30a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d30e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d310:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d314:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800d316:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d31a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d31c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d320:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d322:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d326:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d328:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d32c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d32e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d332:	4770      	bx	lr
 800d334:	2400000c 	.word	0x2400000c
 800d338:	10624dd3 	.word	0x10624dd3
 800d33c:	fffee0c0 	.word	0xfffee0c0
 800d340:	00200045 	.word	0x00200045
 800d344:	002000c5 	.word	0x002000c5
 800d348:	fdffe008 	.word	0xfdffe008

0800d34c <SDMMC_CmdSendSCR>:
{
 800d34c:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d34e:	4a4c      	ldr	r2, [pc, #304]	@ (800d480 <SDMMC_CmdSendSCR+0x134>)
 800d350:	4b4c      	ldr	r3, [pc, #304]	@ (800d484 <SDMMC_CmdSendSCR+0x138>)
 800d352:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d354:	484c      	ldr	r0, [pc, #304]	@ (800d488 <SDMMC_CmdSendSCR+0x13c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d356:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d35a:	f241 1333 	movw	r3, #4403	@ 0x1133
{
 800d35e:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d360:	2400      	movs	r4, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d362:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800d364:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d366:	68cc      	ldr	r4, [r1, #12]
 800d368:	4020      	ands	r0, r4
 800d36a:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d36c:	f241 3088 	movw	r0, #5000	@ 0x1388
 800d370:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d374:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800d376:	b14a      	cbz	r2, 800d38c <SDMMC_CmdSendSCR+0x40>
 800d378:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d37a:	4844      	ldr	r0, [pc, #272]	@ (800d48c <SDMMC_CmdSendSCR+0x140>)
    sta_reg = SDMMCx->STA;
 800d37c:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800d37e:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d380:	4202      	tst	r2, r0
 800d382:	d001      	beq.n	800d388 <SDMMC_CmdSendSCR+0x3c>
 800d384:	0492      	lsls	r2, r2, #18
 800d386:	d506      	bpl.n	800d396 <SDMMC_CmdSendSCR+0x4a>
    if (count-- == 0U)
 800d388:	1c5c      	adds	r4, r3, #1
 800d38a:	d1f7      	bne.n	800d37c <SDMMC_CmdSendSCR+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d38c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d390:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d394:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d396:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d398:	075c      	lsls	r4, r3, #29
 800d39a:	d43c      	bmi.n	800d416 <SDMMC_CmdSendSCR+0xca>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d39c:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d39e:	07d8      	lsls	r0, r3, #31
 800d3a0:	d407      	bmi.n	800d3b2 <SDMMC_CmdSendSCR+0x66>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d3a2:	4b3b      	ldr	r3, [pc, #236]	@ (800d490 <SDMMC_CmdSendSCR+0x144>)
 800d3a4:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d3a6:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d3a8:	b2db      	uxtb	r3, r3
 800d3aa:	2b33      	cmp	r3, #51	@ 0x33
 800d3ac:	d004      	beq.n	800d3b8 <SDMMC_CmdSendSCR+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d3ae:	2001      	movs	r0, #1
 800d3b0:	e7ee      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d3b6:	e7fa      	b.n	800d3ae <SDMMC_CmdSendSCR+0x62>
  return (*(__IO uint32_t *) tmp);
 800d3b8:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d3ba:	4836      	ldr	r0, [pc, #216]	@ (800d494 <SDMMC_CmdSendSCR+0x148>)
 800d3bc:	4018      	ands	r0, r3
 800d3be:	2800      	cmp	r0, #0
 800d3c0:	d0e6      	beq.n	800d390 <SDMMC_CmdSendSCR+0x44>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	db2b      	blt.n	800d41e <SDMMC_CmdSendSCR+0xd2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d3c6:	005a      	lsls	r2, r3, #1
 800d3c8:	d42c      	bmi.n	800d424 <SDMMC_CmdSendSCR+0xd8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d3ca:	009c      	lsls	r4, r3, #2
 800d3cc:	d42c      	bmi.n	800d428 <SDMMC_CmdSendSCR+0xdc>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d3ce:	00d9      	lsls	r1, r3, #3
 800d3d0:	d42c      	bmi.n	800d42c <SDMMC_CmdSendSCR+0xe0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d3d2:	011a      	lsls	r2, r3, #4
 800d3d4:	d42d      	bmi.n	800d432 <SDMMC_CmdSendSCR+0xe6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d3d6:	015c      	lsls	r4, r3, #5
 800d3d8:	d42e      	bmi.n	800d438 <SDMMC_CmdSendSCR+0xec>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d3da:	01d9      	lsls	r1, r3, #7
 800d3dc:	d42f      	bmi.n	800d43e <SDMMC_CmdSendSCR+0xf2>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d3de:	021a      	lsls	r2, r3, #8
 800d3e0:	d430      	bmi.n	800d444 <SDMMC_CmdSendSCR+0xf8>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d3e2:	025c      	lsls	r4, r3, #9
 800d3e4:	d431      	bmi.n	800d44a <SDMMC_CmdSendSCR+0xfe>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d3e6:	0299      	lsls	r1, r3, #10
 800d3e8:	d43b      	bmi.n	800d462 <SDMMC_CmdSendSCR+0x116>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d3ea:	02da      	lsls	r2, r3, #11
 800d3ec:	d436      	bmi.n	800d45c <SDMMC_CmdSendSCR+0x110>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d3ee:	035c      	lsls	r4, r3, #13
 800d3f0:	d431      	bmi.n	800d456 <SDMMC_CmdSendSCR+0x10a>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d3f2:	0399      	lsls	r1, r3, #14
 800d3f4:	d42c      	bmi.n	800d450 <SDMMC_CmdSendSCR+0x104>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d3f6:	03da      	lsls	r2, r3, #15
 800d3f8:	d43f      	bmi.n	800d47a <SDMMC_CmdSendSCR+0x12e>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d3fa:	041c      	lsls	r4, r3, #16
 800d3fc:	d43a      	bmi.n	800d474 <SDMMC_CmdSendSCR+0x128>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d3fe:	0459      	lsls	r1, r3, #17
 800d400:	d435      	bmi.n	800d46e <SDMMC_CmdSendSCR+0x122>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d402:	049a      	lsls	r2, r3, #18
 800d404:	d430      	bmi.n	800d468 <SDMMC_CmdSendSCR+0x11c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d406:	f013 0f08 	tst.w	r3, #8
 800d40a:	bf0c      	ite	eq
 800d40c:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d410:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d414:	e7bc      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d416:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d418:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d41a:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d41c:	e7b8      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d41e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d422:	e7b5      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d424:	2040      	movs	r0, #64	@ 0x40
 800d426:	e7b3      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d428:	2080      	movs	r0, #128	@ 0x80
 800d42a:	e7b1      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d42c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d430:	e7ae      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d432:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d436:	e7ab      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d438:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d43c:	e7a8      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d43e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d442:	e7a5      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d444:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d448:	e7a2      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d44a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d44e:	e79f      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d450:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d454:	e79c      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d456:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d45a:	e799      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CC_ERR;
 800d45c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d460:	e796      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d462:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d466:	e793      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ERASE_RESET;
 800d468:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800d46c:	e790      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d46e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d472:	e78d      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d474:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d478:	e78a      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d47a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d47e:	e787      	b.n	800d390 <SDMMC_CmdSendSCR+0x44>
 800d480:	2400000c 	.word	0x2400000c
 800d484:	10624dd3 	.word	0x10624dd3
 800d488:	fffee0c0 	.word	0xfffee0c0
 800d48c:	00200045 	.word	0x00200045
 800d490:	002000c5 	.word	0x002000c5
 800d494:	fdffe008 	.word	0xfdffe008

0800d498 <SDMMC_CmdSendCID>:
{
 800d498:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d49a:	4a1a      	ldr	r2, [pc, #104]	@ (800d504 <SDMMC_CmdSendCID+0x6c>)
 800d49c:	4b1a      	ldr	r3, [pc, #104]	@ (800d508 <SDMMC_CmdSendCID+0x70>)
 800d49e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4a0:	481a      	ldr	r0, [pc, #104]	@ (800d50c <SDMMC_CmdSendCID+0x74>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4a2:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4a6:	f241 3302 	movw	r3, #4866	@ 0x1302
{
 800d4aa:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d4ac:	2400      	movs	r4, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4ae:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800d4b0:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4b2:	68cc      	ldr	r4, [r1, #12]
 800d4b4:	4020      	ands	r0, r4
 800d4b6:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d4b8:	f241 3088 	movw	r0, #5000	@ 0x1388
 800d4bc:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d4c0:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800d4c2:	b14a      	cbz	r2, 800d4d8 <SDMMC_CmdSendCID+0x40>
 800d4c4:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800d4c6:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800d4c8:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d4ca:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d4ce:	d001      	beq.n	800d4d4 <SDMMC_CmdSendCID+0x3c>
 800d4d0:	0492      	lsls	r2, r2, #18
 800d4d2:	d506      	bpl.n	800d4e2 <SDMMC_CmdSendCID+0x4a>
    if (count-- == 0U)
 800d4d4:	1c58      	adds	r0, r3, #1
 800d4d6:	d1f6      	bne.n	800d4c6 <SDMMC_CmdSendCID+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 800d4d8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d4dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4e0:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d4e2:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d4e4:	075b      	lsls	r3, r3, #29
 800d4e6:	d409      	bmi.n	800d4fc <SDMMC_CmdSendCID+0x64>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d4e8:	6b48      	ldr	r0, [r1, #52]	@ 0x34
}
 800d4ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d4ee:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d4f2:	bf14      	ite	ne
 800d4f4:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d4f6:	4b06      	ldreq	r3, [pc, #24]	@ (800d510 <SDMMC_CmdSendCID+0x78>)
 800d4f8:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800d4fa:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d4fc:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d4fe:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d500:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d502:	e7eb      	b.n	800d4dc <SDMMC_CmdSendCID+0x44>
 800d504:	2400000c 	.word	0x2400000c
 800d508:	10624dd3 	.word	0x10624dd3
 800d50c:	fffee0c0 	.word	0xfffee0c0
 800d510:	002000c5 	.word	0x002000c5

0800d514 <SDMMC_CmdSendCSD>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d514:	4a1b      	ldr	r2, [pc, #108]	@ (800d584 <SDMMC_CmdSendCSD+0x70>)
{
 800d516:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d518:	4b1b      	ldr	r3, [pc, #108]	@ (800d588 <SDMMC_CmdSendCSD+0x74>)
 800d51a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d51c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d520:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d524:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d528:	4818      	ldr	r0, [pc, #96]	@ (800d58c <SDMMC_CmdSendCSD+0x78>)
 800d52a:	f241 3309 	movw	r3, #4873	@ 0x1309
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d52e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d530:	4008      	ands	r0, r1
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d532:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d536:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d538:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d53c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d540:	1e53      	subs	r3, r2, #1
 800d542:	b14a      	cbz	r2, 800d558 <SDMMC_CmdSendCSD+0x44>
    sta_reg = SDMMCx->STA;
 800d544:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d548:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d54a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d54e:	d001      	beq.n	800d554 <SDMMC_CmdSendCSD+0x40>
 800d550:	0492      	lsls	r2, r2, #18
 800d552:	d504      	bpl.n	800d55e <SDMMC_CmdSendCSD+0x4a>
    if (count-- == 0U)
 800d554:	1c59      	adds	r1, r3, #1
 800d556:	d1f5      	bne.n	800d544 <SDMMC_CmdSendCSD+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d558:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d55c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d55e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d562:	075b      	lsls	r3, r3, #29
 800d564:	d409      	bmi.n	800d57a <SDMMC_CmdSendCSD+0x66>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d566:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800d56a:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d56e:	bf14      	ite	ne
 800d570:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d572:	4b07      	ldreq	r3, [pc, #28]	@ (800d590 <SDMMC_CmdSendCSD+0x7c>)
 800d574:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800d578:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d57a:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d57c:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d57e:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d582:	4770      	bx	lr
 800d584:	2400000c 	.word	0x2400000c
 800d588:	10624dd3 	.word	0x10624dd3
 800d58c:	fffee0c0 	.word	0xfffee0c0
 800d590:	002000c5 	.word	0x002000c5

0800d594 <SDMMC_CmdSetRelAdd>:
  SDMMCx->ARG = Command->Argument;
 800d594:	2300      	movs	r3, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d596:	4a2b      	ldr	r2, [pc, #172]	@ (800d644 <SDMMC_CmdSetRelAdd+0xb0>)
{
 800d598:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d59a:	6812      	ldr	r2, [r2, #0]
{
 800d59c:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d59e:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d5a0:	68c3      	ldr	r3, [r0, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d5a2:	4829      	ldr	r0, [pc, #164]	@ (800d648 <SDMMC_CmdSetRelAdd+0xb4>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d5a4:	4c29      	ldr	r4, [pc, #164]	@ (800d64c <SDMMC_CmdSetRelAdd+0xb8>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d5a6:	fba0 0202 	umull	r0, r2, r0, r2
 800d5aa:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d5ae:	401c      	ands	r4, r3
 800d5b0:	f241 1303 	movw	r3, #4355	@ 0x1103
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d5b4:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d5b6:	4323      	orrs	r3, r4
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800d5b8:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d5bc:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d5c0:	b152      	cbz	r2, 800d5d8 <SDMMC_CmdSetRelAdd+0x44>
 800d5c2:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800d5c4:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d5c8:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d5ca:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800d5ce:	d001      	beq.n	800d5d4 <SDMMC_CmdSetRelAdd+0x40>
 800d5d0:	0492      	lsls	r2, r2, #18
 800d5d2:	d506      	bpl.n	800d5e2 <SDMMC_CmdSetRelAdd+0x4e>
    if (count-- == 0U)
 800d5d4:	1c58      	adds	r0, r3, #1
 800d5d6:	d1f5      	bne.n	800d5c4 <SDMMC_CmdSetRelAdd+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d5d8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d5dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5e0:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d5e2:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d5e6:	075c      	lsls	r4, r3, #29
 800d5e8:	d420      	bmi.n	800d62c <SDMMC_CmdSetRelAdd+0x98>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d5ea:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d5ee:	07d8      	lsls	r0, r3, #31
 800d5f0:	d406      	bmi.n	800d600 <SDMMC_CmdSetRelAdd+0x6c>
  return (uint8_t)(SDMMCx->RESPCMD);
 800d5f2:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	2b03      	cmp	r3, #3
 800d5fa:	d005      	beq.n	800d608 <SDMMC_CmdSetRelAdd+0x74>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d5fc:	2001      	movs	r0, #1
 800d5fe:	e7ed      	b.n	800d5dc <SDMMC_CmdSetRelAdd+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d600:	2301      	movs	r3, #1
 800d602:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d606:	e7f9      	b.n	800d5fc <SDMMC_CmdSetRelAdd+0x68>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d608:	4b11      	ldr	r3, [pc, #68]	@ (800d650 <SDMMC_CmdSetRelAdd+0xbc>)
 800d60a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 800d60e:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800d612:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 800d616:	d011      	beq.n	800d63c <SDMMC_CmdSetRelAdd+0xa8>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d618:	045a      	lsls	r2, r3, #17
 800d61a:	d40c      	bmi.n	800d636 <SDMMC_CmdSetRelAdd+0xa2>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d61c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800d620:	bf0c      	ite	eq
 800d622:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d626:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 800d62a:	e7d7      	b.n	800d5dc <SDMMC_CmdSetRelAdd+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d62c:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d62e:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d630:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d634:	e7d2      	b.n	800d5dc <SDMMC_CmdSetRelAdd+0x48>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d636:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d63a:	e7cf      	b.n	800d5dc <SDMMC_CmdSetRelAdd+0x48>
    *pRCA = (uint16_t)(response_r1 >> 16);
 800d63c:	0c1b      	lsrs	r3, r3, #16
 800d63e:	800b      	strh	r3, [r1, #0]
    return SDMMC_ERROR_NONE;
 800d640:	e7cc      	b.n	800d5dc <SDMMC_CmdSetRelAdd+0x48>
 800d642:	bf00      	nop
 800d644:	2400000c 	.word	0x2400000c
 800d648:	10624dd3 	.word	0x10624dd3
 800d64c:	fffee0c0 	.word	0xfffee0c0
 800d650:	002000c5 	.word	0x002000c5

0800d654 <SDMMC_CmdSendStatus>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d654:	4a4f      	ldr	r2, [pc, #316]	@ (800d794 <SDMMC_CmdSendStatus+0x140>)
{
 800d656:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d658:	4b4f      	ldr	r3, [pc, #316]	@ (800d798 <SDMMC_CmdSendStatus+0x144>)
 800d65a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800d65c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d660:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d664:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d668:	484c      	ldr	r0, [pc, #304]	@ (800d79c <SDMMC_CmdSendStatus+0x148>)
 800d66a:	f241 130d 	movw	r3, #4365	@ 0x110d
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d66e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d670:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d672:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d676:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d678:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d67c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800d680:	1e53      	subs	r3, r2, #1
 800d682:	b14a      	cbz	r2, 800d698 <SDMMC_CmdSendStatus+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d684:	4946      	ldr	r1, [pc, #280]	@ (800d7a0 <SDMMC_CmdSendStatus+0x14c>)
    sta_reg = SDMMCx->STA;
 800d686:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800d68a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d68c:	420a      	tst	r2, r1
 800d68e:	d001      	beq.n	800d694 <SDMMC_CmdSendStatus+0x40>
 800d690:	0492      	lsls	r2, r2, #18
 800d692:	d504      	bpl.n	800d69e <SDMMC_CmdSendStatus+0x4a>
    if (count-- == 0U)
 800d694:	1c58      	adds	r0, r3, #1
 800d696:	d1f6      	bne.n	800d686 <SDMMC_CmdSendStatus+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800d698:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800d69c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d69e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d6a2:	075b      	lsls	r3, r3, #29
 800d6a4:	d443      	bmi.n	800d72e <SDMMC_CmdSendStatus+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d6a6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800d6aa:	07d8      	lsls	r0, r3, #31
 800d6ac:	d409      	bmi.n	800d6c2 <SDMMC_CmdSendStatus+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d6ae:	4b3d      	ldr	r3, [pc, #244]	@ (800d7a4 <SDMMC_CmdSendStatus+0x150>)
 800d6b0:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d6b4:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d6b8:	b2db      	uxtb	r3, r3
 800d6ba:	2b0d      	cmp	r3, #13
 800d6bc:	d005      	beq.n	800d6ca <SDMMC_CmdSendStatus+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d6be:	2001      	movs	r0, #1
 800d6c0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d6c8:	e7f9      	b.n	800d6be <SDMMC_CmdSendStatus+0x6a>
  return (*(__IO uint32_t *) tmp);
 800d6ca:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d6ce:	4836      	ldr	r0, [pc, #216]	@ (800d7a8 <SDMMC_CmdSendStatus+0x154>)
 800d6d0:	4018      	ands	r0, r3
 800d6d2:	b358      	cbz	r0, 800d72c <SDMMC_CmdSendStatus+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	db2f      	blt.n	800d738 <SDMMC_CmdSendStatus+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d6d8:	0059      	lsls	r1, r3, #1
 800d6da:	d430      	bmi.n	800d73e <SDMMC_CmdSendStatus+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d6dc:	009a      	lsls	r2, r3, #2
 800d6de:	d430      	bmi.n	800d742 <SDMMC_CmdSendStatus+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d6e0:	00d9      	lsls	r1, r3, #3
 800d6e2:	d430      	bmi.n	800d746 <SDMMC_CmdSendStatus+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d6e4:	011a      	lsls	r2, r3, #4
 800d6e6:	d431      	bmi.n	800d74c <SDMMC_CmdSendStatus+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d6e8:	0159      	lsls	r1, r3, #5
 800d6ea:	d432      	bmi.n	800d752 <SDMMC_CmdSendStatus+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d6ec:	01da      	lsls	r2, r3, #7
 800d6ee:	d433      	bmi.n	800d758 <SDMMC_CmdSendStatus+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d6f0:	0219      	lsls	r1, r3, #8
 800d6f2:	d434      	bmi.n	800d75e <SDMMC_CmdSendStatus+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d6f4:	025a      	lsls	r2, r3, #9
 800d6f6:	d435      	bmi.n	800d764 <SDMMC_CmdSendStatus+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d6f8:	0299      	lsls	r1, r3, #10
 800d6fa:	d43f      	bmi.n	800d77c <SDMMC_CmdSendStatus+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d6fc:	02da      	lsls	r2, r3, #11
 800d6fe:	d43a      	bmi.n	800d776 <SDMMC_CmdSendStatus+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d700:	0359      	lsls	r1, r3, #13
 800d702:	d435      	bmi.n	800d770 <SDMMC_CmdSendStatus+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d704:	039a      	lsls	r2, r3, #14
 800d706:	d430      	bmi.n	800d76a <SDMMC_CmdSendStatus+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d708:	03d9      	lsls	r1, r3, #15
 800d70a:	d440      	bmi.n	800d78e <SDMMC_CmdSendStatus+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d70c:	041a      	lsls	r2, r3, #16
 800d70e:	d43b      	bmi.n	800d788 <SDMMC_CmdSendStatus+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d710:	0459      	lsls	r1, r3, #17
 800d712:	d436      	bmi.n	800d782 <SDMMC_CmdSendStatus+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d714:	049a      	lsls	r2, r3, #18
 800d716:	d407      	bmi.n	800d728 <SDMMC_CmdSendStatus+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d718:	f013 0f08 	tst.w	r3, #8
 800d71c:	bf0c      	ite	eq
 800d71e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d722:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d726:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800d728:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800d72c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d72e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d730:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d732:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d736:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d738:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d73c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d73e:	2040      	movs	r0, #64	@ 0x40
 800d740:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d742:	2080      	movs	r0, #128	@ 0x80
 800d744:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d746:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d74a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d74c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d750:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d752:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d756:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d758:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d75c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d75e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d762:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d764:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d768:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d76a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d76e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d770:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d774:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800d776:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d77a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d77c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d780:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d782:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d786:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d788:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d78c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d78e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d792:	4770      	bx	lr
 800d794:	2400000c 	.word	0x2400000c
 800d798:	10624dd3 	.word	0x10624dd3
 800d79c:	fffee0c0 	.word	0xfffee0c0
 800d7a0:	00200045 	.word	0x00200045
 800d7a4:	002000c5 	.word	0x002000c5
 800d7a8:	fdffe008 	.word	0xfdffe008

0800d7ac <SDMMC_CmdStatusRegister>:
{
 800d7ac:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d7ae:	4a4c      	ldr	r2, [pc, #304]	@ (800d8e0 <SDMMC_CmdStatusRegister+0x134>)
 800d7b0:	4b4c      	ldr	r3, [pc, #304]	@ (800d8e4 <SDMMC_CmdStatusRegister+0x138>)
 800d7b2:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7b4:	484c      	ldr	r0, [pc, #304]	@ (800d8e8 <SDMMC_CmdStatusRegister+0x13c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d7b6:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7ba:	f241 130d 	movw	r3, #4365	@ 0x110d
{
 800d7be:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800d7c0:	2400      	movs	r4, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d7c2:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800d7c4:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7c6:	68cc      	ldr	r4, [r1, #12]
 800d7c8:	4020      	ands	r0, r4
 800d7ca:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800d7cc:	f241 3088 	movw	r0, #5000	@ 0x1388
 800d7d0:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d7d4:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800d7d6:	b14a      	cbz	r2, 800d7ec <SDMMC_CmdStatusRegister+0x40>
 800d7d8:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800d7da:	4844      	ldr	r0, [pc, #272]	@ (800d8ec <SDMMC_CmdStatusRegister+0x140>)
    sta_reg = SDMMCx->STA;
 800d7dc:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800d7de:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800d7e0:	4202      	tst	r2, r0
 800d7e2:	d001      	beq.n	800d7e8 <SDMMC_CmdStatusRegister+0x3c>
 800d7e4:	0492      	lsls	r2, r2, #18
 800d7e6:	d506      	bpl.n	800d7f6 <SDMMC_CmdStatusRegister+0x4a>
    if (count-- == 0U)
 800d7e8:	1c5c      	adds	r4, r3, #1
 800d7ea:	d1f7      	bne.n	800d7dc <SDMMC_CmdStatusRegister+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800d7ec:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800d7f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7f4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d7f6:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d7f8:	075c      	lsls	r4, r3, #29
 800d7fa:	d43c      	bmi.n	800d876 <SDMMC_CmdStatusRegister+0xca>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d7fc:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800d7fe:	07d8      	lsls	r0, r3, #31
 800d800:	d407      	bmi.n	800d812 <SDMMC_CmdStatusRegister+0x66>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d802:	4b3b      	ldr	r3, [pc, #236]	@ (800d8f0 <SDMMC_CmdStatusRegister+0x144>)
 800d804:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800d806:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d808:	b2db      	uxtb	r3, r3
 800d80a:	2b0d      	cmp	r3, #13
 800d80c:	d004      	beq.n	800d818 <SDMMC_CmdStatusRegister+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d80e:	2001      	movs	r0, #1
 800d810:	e7ee      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d812:	2301      	movs	r3, #1
 800d814:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d816:	e7fa      	b.n	800d80e <SDMMC_CmdStatusRegister+0x62>
  return (*(__IO uint32_t *) tmp);
 800d818:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d81a:	4836      	ldr	r0, [pc, #216]	@ (800d8f4 <SDMMC_CmdStatusRegister+0x148>)
 800d81c:	4018      	ands	r0, r3
 800d81e:	2800      	cmp	r0, #0
 800d820:	d0e6      	beq.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d822:	2b00      	cmp	r3, #0
 800d824:	db2b      	blt.n	800d87e <SDMMC_CmdStatusRegister+0xd2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d826:	005a      	lsls	r2, r3, #1
 800d828:	d42c      	bmi.n	800d884 <SDMMC_CmdStatusRegister+0xd8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d82a:	009c      	lsls	r4, r3, #2
 800d82c:	d42c      	bmi.n	800d888 <SDMMC_CmdStatusRegister+0xdc>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d82e:	00d9      	lsls	r1, r3, #3
 800d830:	d42c      	bmi.n	800d88c <SDMMC_CmdStatusRegister+0xe0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d832:	011a      	lsls	r2, r3, #4
 800d834:	d42d      	bmi.n	800d892 <SDMMC_CmdStatusRegister+0xe6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d836:	015c      	lsls	r4, r3, #5
 800d838:	d42e      	bmi.n	800d898 <SDMMC_CmdStatusRegister+0xec>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d83a:	01d9      	lsls	r1, r3, #7
 800d83c:	d42f      	bmi.n	800d89e <SDMMC_CmdStatusRegister+0xf2>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d83e:	021a      	lsls	r2, r3, #8
 800d840:	d430      	bmi.n	800d8a4 <SDMMC_CmdStatusRegister+0xf8>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d842:	025c      	lsls	r4, r3, #9
 800d844:	d431      	bmi.n	800d8aa <SDMMC_CmdStatusRegister+0xfe>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d846:	0299      	lsls	r1, r3, #10
 800d848:	d43b      	bmi.n	800d8c2 <SDMMC_CmdStatusRegister+0x116>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d84a:	02da      	lsls	r2, r3, #11
 800d84c:	d436      	bmi.n	800d8bc <SDMMC_CmdStatusRegister+0x110>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d84e:	035c      	lsls	r4, r3, #13
 800d850:	d431      	bmi.n	800d8b6 <SDMMC_CmdStatusRegister+0x10a>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d852:	0399      	lsls	r1, r3, #14
 800d854:	d42c      	bmi.n	800d8b0 <SDMMC_CmdStatusRegister+0x104>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d856:	03da      	lsls	r2, r3, #15
 800d858:	d43f      	bmi.n	800d8da <SDMMC_CmdStatusRegister+0x12e>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d85a:	041c      	lsls	r4, r3, #16
 800d85c:	d43a      	bmi.n	800d8d4 <SDMMC_CmdStatusRegister+0x128>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d85e:	0459      	lsls	r1, r3, #17
 800d860:	d435      	bmi.n	800d8ce <SDMMC_CmdStatusRegister+0x122>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d862:	049a      	lsls	r2, r3, #18
 800d864:	d430      	bmi.n	800d8c8 <SDMMC_CmdStatusRegister+0x11c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d866:	f013 0f08 	tst.w	r3, #8
 800d86a:	bf0c      	ite	eq
 800d86c:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800d870:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800d874:	e7bc      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d876:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d878:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d87a:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d87c:	e7b8      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d87e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800d882:	e7b5      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d884:	2040      	movs	r0, #64	@ 0x40
 800d886:	e7b3      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d888:	2080      	movs	r0, #128	@ 0x80
 800d88a:	e7b1      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d88c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d890:	e7ae      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d892:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d896:	e7ab      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d898:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800d89c:	e7a8      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d89e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d8a2:	e7a5      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d8a4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800d8a8:	e7a2      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d8aa:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800d8ae:	e79f      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d8b0:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800d8b4:	e79c      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d8b6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800d8ba:	e799      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CC_ERR;
 800d8bc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800d8c0:	e796      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d8c2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800d8c6:	e793      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ERASE_RESET;
 800d8c8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800d8cc:	e790      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d8ce:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800d8d2:	e78d      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d8d4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800d8d8:	e78a      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d8da:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d8de:	e787      	b.n	800d7f0 <SDMMC_CmdStatusRegister+0x44>
 800d8e0:	2400000c 	.word	0x2400000c
 800d8e4:	10624dd3 	.word	0x10624dd3
 800d8e8:	fffee0c0 	.word	0xfffee0c0
 800d8ec:	00200045 	.word	0x00200045
 800d8f0:	002000c5 	.word	0x002000c5
 800d8f4:	fdffe008 	.word	0xfdffe008

0800d8f8 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800d8f8:	2000      	movs	r0, #0
 800d8fa:	4770      	bx	lr

0800d8fc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d8fc:	b510      	push	{r4, lr}
 800d8fe:	4694      	mov	ip, r2
 800d900:	b082      	sub	sp, #8
 800d902:	461c      	mov	r4, r3
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d904:	460a      	mov	r2, r1
 800d906:	4663      	mov	r3, ip
 800d908:	4601      	mov	r1, r0
 800d90a:	9400      	str	r4, [sp, #0]
 800d90c:	4803      	ldr	r0, [pc, #12]	@ (800d91c <BSP_SD_ReadBlocks+0x20>)
 800d90e:	f7fd fc51 	bl	800b1b4 <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800d912:	3800      	subs	r0, #0
 800d914:	bf18      	it	ne
 800d916:	2001      	movne	r0, #1
 800d918:	b002      	add	sp, #8
 800d91a:	bd10      	pop	{r4, pc}
 800d91c:	24000378 	.word	0x24000378

0800d920 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d920:	b510      	push	{r4, lr}
 800d922:	4694      	mov	ip, r2
 800d924:	b082      	sub	sp, #8
 800d926:	461c      	mov	r4, r3
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d928:	460a      	mov	r2, r1
 800d92a:	4663      	mov	r3, ip
 800d92c:	4601      	mov	r1, r0
 800d92e:	9400      	str	r4, [sp, #0]
 800d930:	4803      	ldr	r0, [pc, #12]	@ (800d940 <BSP_SD_WriteBlocks+0x20>)
 800d932:	f7fd fd23 	bl	800b37c <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800d936:	3800      	subs	r0, #0
 800d938:	bf18      	it	ne
 800d93a:	2001      	movne	r0, #1
 800d93c:	b002      	add	sp, #8
 800d93e:	bd10      	pop	{r4, pc}
 800d940:	24000378 	.word	0x24000378

0800d944 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d944:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d946:	4803      	ldr	r0, [pc, #12]	@ (800d954 <BSP_SD_GetCardState+0x10>)
 800d948:	f7fe fa04 	bl	800bd54 <HAL_SD_GetCardState>
}
 800d94c:	3804      	subs	r0, #4
 800d94e:	bf18      	it	ne
 800d950:	2001      	movne	r0, #1
 800d952:	bd08      	pop	{r3, pc}
 800d954:	24000378 	.word	0x24000378

0800d958 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d958:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800d95a:	4801      	ldr	r0, [pc, #4]	@ (800d960 <BSP_SD_GetCardInfo+0x8>)
 800d95c:	f7fe b8ba 	b.w	800bad4 <HAL_SD_GetCardInfo>
 800d960:	24000378 	.word	0x24000378

0800d964 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d964:	b500      	push	{lr}
  __IO uint8_t status = SD_PRESENT;
 800d966:	2301      	movs	r3, #1
{
 800d968:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 800d96a:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d96e:	f000 f821 	bl	800d9b4 <BSP_PlatformIsDetected>
 800d972:	b908      	cbnz	r0, 800d978 <BSP_SD_IsDetected+0x14>
  {
    status = SD_NOT_PRESENT;
 800d974:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 800d978:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800d97c:	b003      	add	sp, #12
 800d97e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d982:	bf00      	nop

0800d984 <BSP_SD_Init>:
{
 800d984:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d986:	f7ff ffed 	bl	800d964 <BSP_SD_IsDetected>
 800d98a:	2801      	cmp	r0, #1
 800d98c:	d001      	beq.n	800d992 <BSP_SD_Init+0xe>
    return MSD_ERROR_SD_NOT_PRESENT;
 800d98e:	2002      	movs	r0, #2
}
 800d990:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd1);
 800d992:	4807      	ldr	r0, [pc, #28]	@ (800d9b0 <BSP_SD_Init+0x2c>)
 800d994:	f7fe f97c 	bl	800bc90 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800d998:	2800      	cmp	r0, #0
 800d99a:	d1f9      	bne.n	800d990 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800d99c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800d9a0:	4803      	ldr	r0, [pc, #12]	@ (800d9b0 <BSP_SD_Init+0x2c>)
 800d9a2:	f7fe f8ab 	bl	800bafc <HAL_SD_ConfigWideBusOperation>
 800d9a6:	3800      	subs	r0, #0
 800d9a8:	bf18      	it	ne
 800d9aa:	2001      	movne	r0, #1
}
 800d9ac:	bd08      	pop	{r3, pc}
 800d9ae:	bf00      	nop
 800d9b0:	24000378 	.word	0x24000378

0800d9b4 <BSP_PlatformIsDetected>:
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d9b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d9b8:	4803      	ldr	r0, [pc, #12]	@ (800d9c8 <BSP_PlatformIsDetected+0x14>)
uint8_t	BSP_PlatformIsDetected(void) {
 800d9ba:	b508      	push	{r3, lr}
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d9bc:	f7f8 fc10 	bl	80061e0 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 800d9c0:	fab0 f080 	clz	r0, r0
 800d9c4:	0940      	lsrs	r0, r0, #5
 800d9c6:	bd08      	pop	{r3, pc}
 800d9c8:	58020000 	.word	0x58020000

0800d9cc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d9cc:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;
 800d9ce:	4c0a      	ldr	r4, [pc, #40]	@ (800d9f8 <SD_initialize+0x2c>)
 800d9d0:	2501      	movs	r5, #1
 800d9d2:	7025      	strb	r5, [r4, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800d9d4:	f7ff ffd6 	bl	800d984 <BSP_SD_Init>
 800d9d8:	b108      	cbz	r0, 800d9de <SD_initialize+0x12>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800d9da:	7820      	ldrb	r0, [r4, #0]
}
 800d9dc:	bd38      	pop	{r3, r4, r5, pc}
  Stat = STA_NOINIT;
 800d9de:	7025      	strb	r5, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 800d9e0:	f7ff ffb0 	bl	800d944 <BSP_SD_GetCardState>
 800d9e4:	b918      	cbnz	r0, 800d9ee <SD_initialize+0x22>
    Stat &= ~STA_NOINIT;
 800d9e6:	7823      	ldrb	r3, [r4, #0]
 800d9e8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800d9ec:	7023      	strb	r3, [r4, #0]
  return Stat;
 800d9ee:	7823      	ldrb	r3, [r4, #0]
 800d9f0:	b2db      	uxtb	r3, r3
    Stat = SD_CheckStatus(lun);
 800d9f2:	7023      	strb	r3, [r4, #0]
  return Stat;
 800d9f4:	7820      	ldrb	r0, [r4, #0]
}
 800d9f6:	bd38      	pop	{r3, r4, r5, pc}
 800d9f8:	24000018 	.word	0x24000018

0800d9fc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d9fc:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800d9fe:	2301      	movs	r3, #1
 800da00:	4c05      	ldr	r4, [pc, #20]	@ (800da18 <SD_status+0x1c>)
 800da02:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 800da04:	f7ff ff9e 	bl	800d944 <BSP_SD_GetCardState>
 800da08:	b918      	cbnz	r0, 800da12 <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 800da0a:	7823      	ldrb	r3, [r4, #0]
 800da0c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800da10:	7023      	strb	r3, [r4, #0]
  return Stat;
 800da12:	7820      	ldrb	r0, [r4, #0]
  return SD_CheckStatus(lun);
}
 800da14:	bd10      	pop	{r4, pc}
 800da16:	bf00      	nop
 800da18:	24000018 	.word	0x24000018

0800da1c <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800da1c:	4b16      	ldr	r3, [pc, #88]	@ (800da78 <SD_ioctl+0x5c>)
{
 800da1e:	b530      	push	{r4, r5, lr}
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800da20:	7818      	ldrb	r0, [r3, #0]
{
 800da22:	b08b      	sub	sp, #44	@ 0x2c
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800da24:	f010 0401 	ands.w	r4, r0, #1
 800da28:	d106      	bne.n	800da38 <SD_ioctl+0x1c>
 800da2a:	4615      	mov	r5, r2

  switch (cmd)
 800da2c:	2903      	cmp	r1, #3
 800da2e:	d820      	bhi.n	800da72 <SD_ioctl+0x56>
 800da30:	e8df f001 	tbb	[pc, r1]
 800da34:	06170f03 	.word	0x06170f03
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800da38:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 800da3a:	4620      	mov	r0, r4
 800da3c:	b00b      	add	sp, #44	@ 0x2c
 800da3e:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800da40:	a801      	add	r0, sp, #4
 800da42:	f7ff ff89 	bl	800d958 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800da46:	9b08      	ldr	r3, [sp, #32]
}
 800da48:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800da4a:	0a5b      	lsrs	r3, r3, #9
 800da4c:	602b      	str	r3, [r5, #0]
}
 800da4e:	b00b      	add	sp, #44	@ 0x2c
 800da50:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800da52:	a801      	add	r0, sp, #4
 800da54:	f7ff ff80 	bl	800d958 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800da58:	9b07      	ldr	r3, [sp, #28]
}
 800da5a:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800da5c:	602b      	str	r3, [r5, #0]
}
 800da5e:	b00b      	add	sp, #44	@ 0x2c
 800da60:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800da62:	a801      	add	r0, sp, #4
 800da64:	f7ff ff78 	bl	800d958 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800da68:	9b08      	ldr	r3, [sp, #32]
}
 800da6a:	4620      	mov	r0, r4
    *(WORD*)buff = CardInfo.LogBlockSize;
 800da6c:	802b      	strh	r3, [r5, #0]
}
 800da6e:	b00b      	add	sp, #44	@ 0x2c
 800da70:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 800da72:	2404      	movs	r4, #4
 800da74:	e7e1      	b.n	800da3a <SD_ioctl+0x1e>
 800da76:	bf00      	nop
 800da78:	24000018 	.word	0x24000018

0800da7c <SD_read>:
{
 800da7c:	b508      	push	{r3, lr}
 800da7e:	4608      	mov	r0, r1
 800da80:	4611      	mov	r1, r2
 800da82:	461a      	mov	r2, r3
  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800da84:	f04f 33ff 	mov.w	r3, #4294967295
 800da88:	f7ff ff38 	bl	800d8fc <BSP_SD_ReadBlocks>
 800da8c:	b108      	cbz	r0, 800da92 <SD_read+0x16>
  DRESULT res = RES_ERROR;
 800da8e:	2001      	movs	r0, #1
}
 800da90:	bd08      	pop	{r3, pc}
    while(BSP_SD_GetCardState()!= MSD_OK)
 800da92:	f7ff ff57 	bl	800d944 <BSP_SD_GetCardState>
 800da96:	2800      	cmp	r0, #0
 800da98:	d0fa      	beq.n	800da90 <SD_read+0x14>
 800da9a:	f7ff ff53 	bl	800d944 <BSP_SD_GetCardState>
 800da9e:	2800      	cmp	r0, #0
 800daa0:	d1f7      	bne.n	800da92 <SD_read+0x16>
 800daa2:	e7f5      	b.n	800da90 <SD_read+0x14>

0800daa4 <SD_write>:
{
 800daa4:	b508      	push	{r3, lr}
 800daa6:	4608      	mov	r0, r1
 800daa8:	4611      	mov	r1, r2
 800daaa:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800daac:	f04f 33ff 	mov.w	r3, #4294967295
 800dab0:	f7ff ff36 	bl	800d920 <BSP_SD_WriteBlocks>
 800dab4:	b108      	cbz	r0, 800daba <SD_write+0x16>
  DRESULT res = RES_ERROR;
 800dab6:	2001      	movs	r0, #1
}
 800dab8:	bd08      	pop	{r3, pc}
    while(BSP_SD_GetCardState()!= MSD_OK)
 800daba:	f7ff ff43 	bl	800d944 <BSP_SD_GetCardState>
 800dabe:	2800      	cmp	r0, #0
 800dac0:	d0fa      	beq.n	800dab8 <SD_write+0x14>
 800dac2:	f7ff ff3f 	bl	800d944 <BSP_SD_GetCardState>
 800dac6:	2800      	cmp	r0, #0
 800dac8:	d1f7      	bne.n	800daba <SD_write+0x16>
 800daca:	e7f5      	b.n	800dab8 <SD_write+0x14>

0800dacc <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800dacc:	4b03      	ldr	r3, [pc, #12]	@ (800dadc <disk_status+0x10>)
 800dace:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 800dad2:	4403      	add	r3, r0
 800dad4:	6852      	ldr	r2, [r2, #4]
 800dad6:	7a18      	ldrb	r0, [r3, #8]
 800dad8:	6853      	ldr	r3, [r2, #4]
 800dada:	4718      	bx	r3
 800dadc:	240ac8d8 	.word	0x240ac8d8

0800dae0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800dae0:	b538      	push	{r3, r4, r5, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800dae2:	4d09      	ldr	r5, [pc, #36]	@ (800db08 <disk_initialize+0x28>)
 800dae4:	5c2b      	ldrb	r3, [r5, r0]
 800dae6:	b10b      	cbz	r3, 800daec <disk_initialize+0xc>
  DSTATUS stat = RES_OK;
 800dae8:	2000      	movs	r0, #0
    {
      disk.is_initialized[pdrv] = 1;
    }
  }
  return stat;
}
 800daea:	bd38      	pop	{r3, r4, r5, pc}
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800daec:	eb05 0280 	add.w	r2, r5, r0, lsl #2
 800daf0:	182b      	adds	r3, r5, r0
 800daf2:	4604      	mov	r4, r0
 800daf4:	6852      	ldr	r2, [r2, #4]
 800daf6:	7a18      	ldrb	r0, [r3, #8]
 800daf8:	6813      	ldr	r3, [r2, #0]
 800dafa:	4798      	blx	r3
    if(stat == RES_OK)
 800dafc:	2800      	cmp	r0, #0
 800dafe:	d1f4      	bne.n	800daea <disk_initialize+0xa>
      disk.is_initialized[pdrv] = 1;
 800db00:	2301      	movs	r3, #1
 800db02:	552b      	strb	r3, [r5, r4]
 800db04:	e7f0      	b.n	800dae8 <disk_initialize+0x8>
 800db06:	bf00      	nop
 800db08:	240ac8d8 	.word	0x240ac8d8

0800db0c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800db0c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800db0e:	4c05      	ldr	r4, [pc, #20]	@ (800db24 <disk_read+0x18>)
 800db10:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800db14:	4404      	add	r4, r0
 800db16:	686d      	ldr	r5, [r5, #4]
 800db18:	7a20      	ldrb	r0, [r4, #8]
 800db1a:	68ac      	ldr	r4, [r5, #8]
 800db1c:	46a4      	mov	ip, r4
  return res;
}
 800db1e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800db20:	4760      	bx	ip
 800db22:	bf00      	nop
 800db24:	240ac8d8 	.word	0x240ac8d8

0800db28 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800db28:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800db2a:	4c05      	ldr	r4, [pc, #20]	@ (800db40 <disk_write+0x18>)
 800db2c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800db30:	4404      	add	r4, r0
 800db32:	686d      	ldr	r5, [r5, #4]
 800db34:	7a20      	ldrb	r0, [r4, #8]
 800db36:	68ec      	ldr	r4, [r5, #12]
 800db38:	46a4      	mov	ip, r4
  return res;
}
 800db3a:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800db3c:	4760      	bx	ip
 800db3e:	bf00      	nop
 800db40:	240ac8d8 	.word	0x240ac8d8

0800db44 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800db44:	4b04      	ldr	r3, [pc, #16]	@ (800db58 <disk_ioctl+0x14>)
 800db46:	eb03 0c00 	add.w	ip, r3, r0
 800db4a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800db4e:	685b      	ldr	r3, [r3, #4]
 800db50:	f89c 0008 	ldrb.w	r0, [ip, #8]
 800db54:	691b      	ldr	r3, [r3, #16]
 800db56:	4718      	bx	r3
 800db58:	240ac8d8 	.word	0x240ac8d8

0800db5c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800db5c:	4602      	mov	r2, r0
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 800db5e:	4b28      	ldr	r3, [pc, #160]	@ (800dc00 <inc_lock+0xa4>)
{
 800db60:	b4f0      	push	{r4, r5, r6, r7}
		if (Files[i].fs == dp->obj.fs &&
 800db62:	6818      	ldr	r0, [r3, #0]
 800db64:	6814      	ldr	r4, [r2, #0]
 800db66:	4284      	cmp	r4, r0
 800db68:	d022      	beq.n	800dbb0 <inc_lock+0x54>
 800db6a:	691d      	ldr	r5, [r3, #16]
 800db6c:	42a5      	cmp	r5, r4
 800db6e:	d005      	beq.n	800db7c <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800db70:	b370      	cbz	r0, 800dbd0 <inc_lock+0x74>
 800db72:	2d00      	cmp	r5, #0
 800db74:	d040      	beq.n	800dbf8 <inc_lock+0x9c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800db76:	2000      	movs	r0, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */

	return i + 1;
}
 800db78:	bcf0      	pop	{r4, r5, r6, r7}
 800db7a:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 800db7c:	695e      	ldr	r6, [r3, #20]
 800db7e:	6897      	ldr	r7, [r2, #8]
 800db80:	42be      	cmp	r6, r7
 800db82:	d1f5      	bne.n	800db70 <inc_lock+0x14>
			Files[i].clu == dp->obj.sclust &&
 800db84:	699e      	ldr	r6, [r3, #24]
 800db86:	6957      	ldr	r7, [r2, #20]
 800db88:	42be      	cmp	r6, r7
 800db8a:	d1f1      	bne.n	800db70 <inc_lock+0x14>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800db8c:	f04f 0c01 	mov.w	ip, #1
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800db90:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 800db94:	ea4f 150c 	mov.w	r5, ip, lsl #4
 800db98:	8992      	ldrh	r2, [r2, #12]
 800db9a:	b1a1      	cbz	r1, 800dbc6 <inc_lock+0x6a>
 800db9c:	2a00      	cmp	r2, #0
 800db9e:	d1ea      	bne.n	800db76 <inc_lock+0x1a>
	return i + 1;
 800dba0:	f10c 0001 	add.w	r0, ip, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dba4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dba8:	442b      	add	r3, r5
}
 800dbaa:	bcf0      	pop	{r4, r5, r6, r7}
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dbac:	819a      	strh	r2, [r3, #12]
}
 800dbae:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 800dbb0:	6895      	ldr	r5, [r2, #8]
 800dbb2:	685e      	ldr	r6, [r3, #4]
 800dbb4:	42ae      	cmp	r6, r5
 800dbb6:	d1d8      	bne.n	800db6a <inc_lock+0xe>
			Files[i].clu == dp->obj.sclust &&
 800dbb8:	6955      	ldr	r5, [r2, #20]
 800dbba:	689e      	ldr	r6, [r3, #8]
 800dbbc:	42ae      	cmp	r6, r5
 800dbbe:	d1d4      	bne.n	800db6a <inc_lock+0xe>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dbc0:	f04f 0c00 	mov.w	ip, #0
 800dbc4:	e7e4      	b.n	800db90 <inc_lock+0x34>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dbc6:	3201      	adds	r2, #1
	return i + 1;
 800dbc8:	f10c 0001 	add.w	r0, ip, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dbcc:	b292      	uxth	r2, r2
 800dbce:	e7eb      	b.n	800dba8 <inc_lock+0x4c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800dbd0:	4684      	mov	ip, r0
 800dbd2:	2001      	movs	r0, #1
		Files[i].fs = dp->obj.fs;
 800dbd4:	ea4f 150c 	mov.w	r5, ip, lsl #4
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800dbd8:	2900      	cmp	r1, #0
		Files[i].fs = dp->obj.fs;
 800dbda:	eb03 110c 	add.w	r1, r3, ip, lsl #4
 800dbde:	515c      	str	r4, [r3, r5]
		Files[i].clu = dp->obj.sclust;
 800dbe0:	6894      	ldr	r4, [r2, #8]
 800dbe2:	6952      	ldr	r2, [r2, #20]
 800dbe4:	e9c1 4201 	strd	r4, r2, [r1, #4]
		Files[i].ctr = 0;
 800dbe8:	f04f 0200 	mov.w	r2, #0
 800dbec:	818a      	strh	r2, [r1, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800dbee:	bf14      	ite	ne
 800dbf0:	f44f 7280 	movne.w	r2, #256	@ 0x100
 800dbf4:	2201      	moveq	r2, #1
 800dbf6:	e7d7      	b.n	800dba8 <inc_lock+0x4c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800dbf8:	2002      	movs	r0, #2
 800dbfa:	f04f 0c01 	mov.w	ip, #1
 800dbfe:	e7e9      	b.n	800dbd4 <inc_lock+0x78>
 800dc00:	240ac8b0 	.word	0x240ac8b0

0800dc04 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800dc04:	b570      	push	{r4, r5, r6, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dc06:	f04f 36ff 	mov.w	r6, #4294967295
 800dc0a:	2300      	movs	r3, #0
{
 800dc0c:	4604      	mov	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800dc0e:	42b1      	cmp	r1, r6
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dc10:	70c3      	strb	r3, [r0, #3]
 800dc12:	62c6      	str	r6, [r0, #44]	@ 0x2c
	if (sector != fs->winsect) {	/* Window offset changed? */
 800dc14:	d122      	bne.n	800dc5c <check_fs+0x58>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dc16:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800dc1a:	f8b4 222e 	ldrh.w	r2, [r4, #558]	@ 0x22e
 800dc1e:	429a      	cmp	r2, r3
 800dc20:	d11a      	bne.n	800dc58 <check_fs+0x54>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800dc22:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800dc26:	2be9      	cmp	r3, #233	@ 0xe9
 800dc28:	d007      	beq.n	800dc3a <check_fs+0x36>
 800dc2a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800dc2c:	4a13      	ldr	r2, [pc, #76]	@ (800dc7c <check_fs+0x78>)
 800dc2e:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 800dc32:	4293      	cmp	r3, r2
 800dc34:	d001      	beq.n	800dc3a <check_fs+0x36>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800dc36:	2002      	movs	r0, #2
}
 800dc38:	bd70      	pop	{r4, r5, r6, pc}
	rv = rv << 8 | ptr[0];
 800dc3a:	f8d4 3066 	ldr.w	r3, [r4, #102]	@ 0x66
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dc3e:	4a10      	ldr	r2, [pc, #64]	@ (800dc80 <check_fs+0x7c>)
 800dc40:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800dc44:	4293      	cmp	r3, r2
 800dc46:	d017      	beq.n	800dc78 <check_fs+0x74>
	rv = rv << 8 | ptr[0];
 800dc48:	f8d4 0082 	ldr.w	r0, [r4, #130]	@ 0x82
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800dc4c:	4b0d      	ldr	r3, [pc, #52]	@ (800dc84 <check_fs+0x80>)
 800dc4e:	1ac0      	subs	r0, r0, r3
 800dc50:	bf18      	it	ne
 800dc52:	2001      	movne	r0, #1
 800dc54:	0040      	lsls	r0, r0, #1
}
 800dc56:	bd70      	pop	{r4, r5, r6, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dc58:	2003      	movs	r0, #3
}
 800dc5a:	bd70      	pop	{r4, r5, r6, pc}
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800dc5c:	460d      	mov	r5, r1
 800dc5e:	460a      	mov	r2, r1
 800dc60:	2301      	movs	r3, #1
 800dc62:	f100 0130 	add.w	r1, r0, #48	@ 0x30
 800dc66:	7840      	ldrb	r0, [r0, #1]
 800dc68:	f7ff ff50 	bl	800db0c <disk_read>
 800dc6c:	b110      	cbz	r0, 800dc74 <check_fs+0x70>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800dc6e:	2004      	movs	r0, #4
			fs->winsect = sector;
 800dc70:	62e6      	str	r6, [r4, #44]	@ 0x2c
}
 800dc72:	bd70      	pop	{r4, r5, r6, pc}
			fs->winsect = sector;
 800dc74:	62e5      	str	r5, [r4, #44]	@ 0x2c
	return res;
 800dc76:	e7ce      	b.n	800dc16 <check_fs+0x12>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dc78:	2000      	movs	r0, #0
}
 800dc7a:	bd70      	pop	{r4, r5, r6, pc}
 800dc7c:	009000eb 	.word	0x009000eb
 800dc80:	00544146 	.word	0x00544146
 800dc84:	33544146 	.word	0x33544146

0800dc88 <sync_fs>:
{
 800dc88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dc8a:	78c3      	ldrb	r3, [r0, #3]
{
 800dc8c:	4604      	mov	r4, r0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dc8e:	b95b      	cbnz	r3, 800dca8 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800dc90:	7823      	ldrb	r3, [r4, #0]
 800dc92:	2b03      	cmp	r3, #3
 800dc94:	d02a      	beq.n	800dcec <sync_fs+0x64>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800dc96:	2200      	movs	r2, #0
 800dc98:	7860      	ldrb	r0, [r4, #1]
 800dc9a:	4611      	mov	r1, r2
 800dc9c:	f7ff ff52 	bl	800db44 <disk_ioctl>
 800dca0:	3800      	subs	r0, #0
 800dca2:	bf18      	it	ne
 800dca4:	2001      	movne	r0, #1
}
 800dca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 800dca8:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800dcaa:	f100 0730 	add.w	r7, r0, #48	@ 0x30
 800dcae:	2301      	movs	r3, #1
 800dcb0:	7840      	ldrb	r0, [r0, #1]
 800dcb2:	462a      	mov	r2, r5
 800dcb4:	4639      	mov	r1, r7
 800dcb6:	f7ff ff37 	bl	800db28 <disk_write>
 800dcba:	b9a8      	cbnz	r0, 800dce8 <sync_fs+0x60>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800dcbc:	6a22      	ldr	r2, [r4, #32]
 800dcbe:	69a3      	ldr	r3, [r4, #24]
 800dcc0:	1aaa      	subs	r2, r5, r2
			fs->wflag = 0;
 800dcc2:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800dcc4:	429a      	cmp	r2, r3
 800dcc6:	d2e3      	bcs.n	800dc90 <sync_fs+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dcc8:	78a6      	ldrb	r6, [r4, #2]
 800dcca:	2e01      	cmp	r6, #1
 800dccc:	d801      	bhi.n	800dcd2 <sync_fs+0x4a>
 800dcce:	e7df      	b.n	800dc90 <sync_fs+0x8>
					wsect += fs->fsize;
 800dcd0:	69a3      	ldr	r3, [r4, #24]
 800dcd2:	441d      	add	r5, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dcd4:	3e01      	subs	r6, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	4639      	mov	r1, r7
 800dcda:	462a      	mov	r2, r5
 800dcdc:	7860      	ldrb	r0, [r4, #1]
 800dcde:	f7ff ff23 	bl	800db28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dce2:	2e01      	cmp	r6, #1
 800dce4:	d1f4      	bne.n	800dcd0 <sync_fs+0x48>
 800dce6:	e7d3      	b.n	800dc90 <sync_fs+0x8>
			res = FR_DISK_ERR;
 800dce8:	2001      	movs	r0, #1
}
 800dcea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800dcec:	7925      	ldrb	r5, [r4, #4]
 800dcee:	2d01      	cmp	r5, #1
 800dcf0:	d1d1      	bne.n	800dc96 <sync_fs+0xe>
			mem_set(fs->win, 0, SS(fs));
 800dcf2:	f104 0630 	add.w	r6, r4, #48	@ 0x30
		*d++ = (BYTE)val;
 800dcf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dcfa:	2100      	movs	r1, #0
 800dcfc:	4630      	mov	r0, r6
 800dcfe:	f001 fda1 	bl	800f844 <memset>
	*ptr++ = (BYTE)val; val >>= 8;
 800dd02:	480f      	ldr	r0, [pc, #60]	@ (800dd40 <sync_fs+0xb8>)
	*ptr++ = (BYTE)val; val >>= 8;
 800dd04:	f64a 2355 	movw	r3, #43605	@ 0xaa55
	*ptr++ = (BYTE)val; val >>= 8;
 800dd08:	6320      	str	r0, [r4, #48]	@ 0x30
 800dd0a:	f100 50ff 	add.w	r0, r0, #534773760	@ 0x1fe00000
	*ptr++ = (BYTE)val; val >>= 8;
 800dd0e:	f8a4 322e 	strh.w	r3, [r4, #558]	@ 0x22e
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800dd12:	462b      	mov	r3, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800dd14:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
 800dd18:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800dd1c:	3020      	adds	r0, #32
 800dd1e:	f8c4 2218 	str.w	r2, [r4, #536]	@ 0x218
			fs->winsect = fs->volbase + 1;
 800dd22:	69e2      	ldr	r2, [r4, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800dd24:	f8c4 121c 	str.w	r1, [r4, #540]	@ 0x21c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800dd28:	4631      	mov	r1, r6
			fs->winsect = fs->volbase + 1;
 800dd2a:	3201      	adds	r2, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800dd2c:	f8c4 0214 	str.w	r0, [r4, #532]	@ 0x214
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800dd30:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800dd32:	62e2      	str	r2, [r4, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800dd34:	f7ff fef8 	bl	800db28 <disk_write>
			fs->fsi_flag = 0;
 800dd38:	2300      	movs	r3, #0
 800dd3a:	7123      	strb	r3, [r4, #4]
 800dd3c:	e7ab      	b.n	800dc96 <sync_fs+0xe>
 800dd3e:	bf00      	nop
 800dd40:	41615252 	.word	0x41615252

0800dd44 <move_window>:
{
 800dd44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 800dd48:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
 800dd4a:	428e      	cmp	r6, r1
 800dd4c:	d102      	bne.n	800dd54 <move_window+0x10>
	FRESULT res = FR_OK;
 800dd4e:	2000      	movs	r0, #0
}
 800dd50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dd54:	4604      	mov	r4, r0
 800dd56:	460d      	mov	r5, r1
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800dd58:	7840      	ldrb	r0, [r0, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dd5a:	78e3      	ldrb	r3, [r4, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800dd5c:	f104 0730 	add.w	r7, r4, #48	@ 0x30
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800dd60:	b95b      	cbnz	r3, 800dd7a <move_window+0x36>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800dd62:	2301      	movs	r3, #1
 800dd64:	4639      	mov	r1, r7
 800dd66:	462a      	mov	r2, r5
 800dd68:	f7ff fed0 	bl	800db0c <disk_read>
 800dd6c:	b110      	cbz	r0, 800dd74 <move_window+0x30>
				res = FR_DISK_ERR;
 800dd6e:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800dd70:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 800dd74:	62e5      	str	r5, [r4, #44]	@ 0x2c
}
 800dd76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	4632      	mov	r2, r6
 800dd7e:	4639      	mov	r1, r7
 800dd80:	f7ff fed2 	bl	800db28 <disk_write>
 800dd84:	b9d0      	cbnz	r0, 800ddbc <move_window+0x78>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800dd86:	6a22      	ldr	r2, [r4, #32]
 800dd88:	69a3      	ldr	r3, [r4, #24]
 800dd8a:	1ab2      	subs	r2, r6, r2
			fs->wflag = 0;
 800dd8c:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800dd8e:	429a      	cmp	r2, r3
 800dd90:	d212      	bcs.n	800ddb8 <move_window+0x74>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dd92:	f894 8002 	ldrb.w	r8, [r4, #2]
 800dd96:	f1b8 0f01 	cmp.w	r8, #1
 800dd9a:	d801      	bhi.n	800dda0 <move_window+0x5c>
 800dd9c:	e00c      	b.n	800ddb8 <move_window+0x74>
					wsect += fs->fsize;
 800dd9e:	69a3      	ldr	r3, [r4, #24]
 800dda0:	441e      	add	r6, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dda2:	f108 38ff 	add.w	r8, r8, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 800dda6:	2301      	movs	r3, #1
 800dda8:	4639      	mov	r1, r7
 800ddaa:	4632      	mov	r2, r6
 800ddac:	7860      	ldrb	r0, [r4, #1]
 800ddae:	f7ff febb 	bl	800db28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ddb2:	f1b8 0f01 	cmp.w	r8, #1
 800ddb6:	d1f2      	bne.n	800dd9e <move_window+0x5a>
 800ddb8:	7860      	ldrb	r0, [r4, #1]
 800ddba:	e7d2      	b.n	800dd62 <move_window+0x1e>
			res = FR_DISK_ERR;
 800ddbc:	2001      	movs	r0, #1
 800ddbe:	e7c7      	b.n	800dd50 <move_window+0xc>

0800ddc0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ddc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ddc4:	2300      	movs	r3, #0
	if (*path) {	/* If the pointer is not a null */
 800ddc6:	6804      	ldr	r4, [r0, #0]
	*rfs = 0;
 800ddc8:	600b      	str	r3, [r1, #0]
	if (*path) {	/* If the pointer is not a null */
 800ddca:	b18c      	cbz	r4, 800ddf0 <find_volume+0x30>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ddcc:	7825      	ldrb	r5, [r4, #0]
 800ddce:	2d20      	cmp	r5, #32
 800ddd0:	d911      	bls.n	800ddf6 <find_volume+0x36>
 800ddd2:	2d3a      	cmp	r5, #58	@ 0x3a
 800ddd4:	d00f      	beq.n	800ddf6 <find_volume+0x36>
 800ddd6:	46a4      	mov	ip, r4
 800ddd8:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800dddc:	2b20      	cmp	r3, #32
 800ddde:	d90c      	bls.n	800ddfa <find_volume+0x3a>
 800dde0:	2b3a      	cmp	r3, #58	@ 0x3a
 800dde2:	d1f9      	bne.n	800ddd8 <find_volume+0x18>
			i = *tp++ - '0';
 800dde4:	3401      	adds	r4, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800dde6:	45a4      	cmp	ip, r4
 800dde8:	d102      	bne.n	800ddf0 <find_volume+0x30>
 800ddea:	2d30      	cmp	r5, #48	@ 0x30
 800ddec:	f000 80e1 	beq.w	800dfb2 <find_volume+0x1f2>
	vol = get_ldnumber(path);
	if (vol < 0) return FR_INVALID_DRIVE;
 800ddf0:	200b      	movs	r0, #11
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 800ddf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ddf6:	462b      	mov	r3, r5
 800ddf8:	46a4      	mov	ip, r4
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ddfa:	2b3a      	cmp	r3, #58	@ 0x3a
 800ddfc:	d0f2      	beq.n	800dde4 <find_volume+0x24>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ddfe:	4ba1      	ldr	r3, [pc, #644]	@ (800e084 <find_volume+0x2c4>)
 800de00:	681c      	ldr	r4, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800de02:	2c00      	cmp	r4, #0
 800de04:	f000 80c6 	beq.w	800df94 <find_volume+0x1d4>
	*rfs = fs;							/* Return pointer to the file system object */
 800de08:	600c      	str	r4, [r1, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800de0a:	f002 05fe 	and.w	r5, r2, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800de0e:	7823      	ldrb	r3, [r4, #0]
 800de10:	b153      	cbz	r3, 800de28 <find_volume+0x68>
		stat = disk_status(fs->drv);
 800de12:	7860      	ldrb	r0, [r4, #1]
 800de14:	f7ff fe5a 	bl	800dacc <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800de18:	07c3      	lsls	r3, r0, #31
 800de1a:	d405      	bmi.n	800de28 <find_volume+0x68>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800de1c:	b115      	cbz	r5, 800de24 <find_volume+0x64>
 800de1e:	0747      	lsls	r7, r0, #29
 800de20:	f100 80b5 	bmi.w	800df8e <find_volume+0x1ce>
			return FR_OK;				/* The file system object is valid */
 800de24:	2000      	movs	r0, #0
 800de26:	e08d      	b.n	800df44 <find_volume+0x184>
	fs->fs_type = 0;					/* Clear the file system object */
 800de28:	2000      	movs	r0, #0
 800de2a:	8020      	strh	r0, [r4, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800de2c:	f7ff fe58 	bl	800dae0 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800de30:	07c6      	lsls	r6, r0, #31
 800de32:	f100 8089 	bmi.w	800df48 <find_volume+0x188>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800de36:	b115      	cbz	r5, 800de3e <find_volume+0x7e>
 800de38:	0745      	lsls	r5, r0, #29
 800de3a:	f100 80a8 	bmi.w	800df8e <find_volume+0x1ce>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800de3e:	2100      	movs	r1, #0
 800de40:	4620      	mov	r0, r4
 800de42:	f7ff fedf 	bl	800dc04 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800de46:	2802      	cmp	r0, #2
 800de48:	f000 8081 	beq.w	800df4e <find_volume+0x18e>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800de4c:	2804      	cmp	r0, #4
 800de4e:	f000 80ac 	beq.w	800dfaa <find_volume+0x1ea>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800de52:	2801      	cmp	r0, #1
 800de54:	d875      	bhi.n	800df42 <find_volume+0x182>
 800de56:	2500      	movs	r5, #0
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800de58:	f8b4 303b 	ldrh.w	r3, [r4, #59]	@ 0x3b
 800de5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de60:	d16f      	bne.n	800df42 <find_volume+0x182>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800de62:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800de66:	b901      	cbnz	r1, 800de6a <find_volume+0xaa>
	rv = rv << 8 | ptr[0];
 800de68:	6d61      	ldr	r1, [r4, #84]	@ 0x54
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800de6a:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
		fs->fsize = fasize;
 800de6e:	61a1      	str	r1, [r4, #24]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800de70:	1e53      	subs	r3, r2, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800de72:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800de74:	2b01      	cmp	r3, #1
 800de76:	d864      	bhi.n	800df42 <find_volume+0x182>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800de78:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 800de7c:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d05f      	beq.n	800df42 <find_volume+0x182>
 800de82:	1e58      	subs	r0, r3, #1
 800de84:	4218      	tst	r0, r3
 800de86:	d15c      	bne.n	800df42 <find_volume+0x182>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800de88:	f8b4 7041 	ldrh.w	r7, [r4, #65]	@ 0x41
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800de8c:	0738      	lsls	r0, r7, #28
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800de8e:	8127      	strh	r7, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800de90:	d157      	bne.n	800df42 <find_volume+0x182>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800de92:	f8b4 0043 	ldrh.w	r0, [r4, #67]	@ 0x43
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800de96:	b900      	cbnz	r0, 800de9a <find_volume+0xda>
	rv = rv << 8 | ptr[0];
 800de98:	6d20      	ldr	r0, [r4, #80]	@ 0x50
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800de9a:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800de9e:	f1bc 0f00 	cmp.w	ip, #0
 800dea2:	d04e      	beq.n	800df42 <find_volume+0x182>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dea4:	fb01 f202 	mul.w	r2, r1, r2
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dea8:	eb0c 1617 	add.w	r6, ip, r7, lsr #4
 800deac:	4416      	add	r6, r2
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800deae:	42b0      	cmp	r0, r6
 800deb0:	d347      	bcc.n	800df42 <find_volume+0x182>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800deb2:	1b80      	subs	r0, r0, r6
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800deb4:	4298      	cmp	r0, r3
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800deb6:	fbb0 fef3 	udiv	lr, r0, r3
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800deba:	d342      	bcc.n	800df42 <find_volume+0x182>
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800debc:	eb0c 0305 	add.w	r3, ip, r5
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dec0:	f64f 7cf5 	movw	ip, #65525	@ 0xfff5
		fs->database = bsect + sysect;					/* Data start sector */
 800dec4:	442e      	add	r6, r5
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dec6:	f10e 0002 	add.w	r0, lr, #2
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800deca:	45e6      	cmp	lr, ip
 800decc:	f240 808f 	bls.w	800dfee <find_volume+0x22e>
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ded0:	6223      	str	r3, [r4, #32]
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ded2:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
		fs->database = bsect + sysect;					/* Data start sector */
 800ded6:	62a6      	str	r6, [r4, #40]	@ 0x28
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ded8:	433b      	orrs	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800deda:	6160      	str	r0, [r4, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800dedc:	61e5      	str	r5, [r4, #28]
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dede:	d130      	bne.n	800df42 <find_volume+0x182>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dee0:	0083      	lsls	r3, r0, #2
	rv = rv << 8 | ptr[0];
 800dee2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dee4:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dee8:	6262      	str	r2, [r4, #36]	@ 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800deea:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
 800deee:	d328      	bcc.n	800df42 <find_volume+0x182>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800def0:	f8b4 2060 	ldrh.w	r2, [r4, #96]	@ 0x60
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800def4:	f04f 33ff 	mov.w	r3, #4294967295
		fs->fsi_flag = 0x80;
 800def8:	2180      	movs	r1, #128	@ 0x80
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800defa:	2a01      	cmp	r2, #1
		fs->fsi_flag = 0x80;
 800defc:	7121      	strb	r1, [r4, #4]
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800defe:	e9c4 3303 	strd	r3, r3, [r4, #12]
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800df02:	f000 809c 	beq.w	800e03e <find_volume+0x27e>
		fmt = FS_FAT32;
 800df06:	2303      	movs	r3, #3
	fs->id = ++Fsid;		/* File system mount ID */
 800df08:	495f      	ldr	r1, [pc, #380]	@ (800e088 <find_volume+0x2c8>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800df0a:	7023      	strb	r3, [r4, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800df0c:	4a5f      	ldr	r2, [pc, #380]	@ (800e08c <find_volume+0x2cc>)
	fs->id = ++Fsid;		/* File system mount ID */
 800df0e:	880b      	ldrh	r3, [r1, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800df10:	6810      	ldr	r0, [r2, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800df12:	3301      	adds	r3, #1
		if (Files[i].fs == fs) Files[i].fs = 0;
 800df14:	42a0      	cmp	r0, r4
	fs->id = ++Fsid;		/* File system mount ID */
 800df16:	b29b      	uxth	r3, r3
 800df18:	800b      	strh	r3, [r1, #0]
 800df1a:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800df1c:	f000 808c 	beq.w	800e038 <find_volume+0x278>
 800df20:	6913      	ldr	r3, [r2, #16]
 800df22:	429c      	cmp	r4, r3
 800df24:	f47f af7e 	bne.w	800de24 <find_volume+0x64>
 800df28:	2300      	movs	r3, #0
 800df2a:	6113      	str	r3, [r2, #16]
 800df2c:	e77a      	b.n	800de24 <find_volume+0x64>
	rv = rv << 8 | ptr[0];
 800df2e:	f8d4 5226 	ldr.w	r5, [r4, #550]	@ 0x226
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800df32:	2e00      	cmp	r6, #0
 800df34:	d14a      	bne.n	800dfcc <find_volume+0x20c>
 800df36:	2f00      	cmp	r7, #0
 800df38:	d151      	bne.n	800dfde <find_volume+0x21e>
 800df3a:	f1b8 0f00 	cmp.w	r8, #0
 800df3e:	d13c      	bne.n	800dfba <find_volume+0x1fa>
 800df40:	bb55      	cbnz	r5, 800df98 <find_volume+0x1d8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800df42:	200d      	movs	r0, #13
}
 800df44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800df48:	2003      	movs	r0, #3
}
 800df4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800df4e:	f894 61f2 	ldrb.w	r6, [r4, #498]	@ 0x1f2
 800df52:	b10e      	cbz	r6, 800df58 <find_volume+0x198>
	rv = rv << 8 | ptr[0];
 800df54:	f8d4 61f6 	ldr.w	r6, [r4, #502]	@ 0x1f6
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800df58:	f894 7202 	ldrb.w	r7, [r4, #514]	@ 0x202
 800df5c:	b10f      	cbz	r7, 800df62 <find_volume+0x1a2>
	rv = rv << 8 | ptr[0];
 800df5e:	f8d4 7206 	ldr.w	r7, [r4, #518]	@ 0x206
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800df62:	f894 3212 	ldrb.w	r3, [r4, #530]	@ 0x212
 800df66:	b313      	cbz	r3, 800dfae <find_volume+0x1ee>
	rv = rv << 8 | ptr[0];
 800df68:	f8d4 8216 	ldr.w	r8, [r4, #534]	@ 0x216
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800df6c:	f894 5222 	ldrb.w	r5, [r4, #546]	@ 0x222
 800df70:	2d00      	cmp	r5, #0
 800df72:	d1dc      	bne.n	800df2e <find_volume+0x16e>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800df74:	bb56      	cbnz	r6, 800dfcc <find_volume+0x20c>
 800df76:	bb8f      	cbnz	r7, 800dfdc <find_volume+0x21c>
 800df78:	f1b8 0f00 	cmp.w	r8, #0
 800df7c:	d0e1      	beq.n	800df42 <find_volume+0x182>
 800df7e:	4641      	mov	r1, r8
 800df80:	4620      	mov	r0, r4
 800df82:	f7ff fe3f 	bl	800dc04 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800df86:	2801      	cmp	r0, #1
 800df88:	d8db      	bhi.n	800df42 <find_volume+0x182>
			bsect = br[i];
 800df8a:	4645      	mov	r5, r8
 800df8c:	e764      	b.n	800de58 <find_volume+0x98>
				return FR_WRITE_PROTECTED;
 800df8e:	200a      	movs	r0, #10
}
 800df90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800df94:	200c      	movs	r0, #12
 800df96:	e7d5      	b.n	800df44 <find_volume+0x184>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800df98:	4629      	mov	r1, r5
 800df9a:	4620      	mov	r0, r4
 800df9c:	f7ff fe32 	bl	800dc04 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dfa0:	2801      	cmp	r0, #1
 800dfa2:	f67f af59 	bls.w	800de58 <find_volume+0x98>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dfa6:	2804      	cmp	r0, #4
 800dfa8:	d1cb      	bne.n	800df42 <find_volume+0x182>
 800dfaa:	2001      	movs	r0, #1
 800dfac:	e7ca      	b.n	800df44 <find_volume+0x184>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800dfae:	4698      	mov	r8, r3
 800dfb0:	e7dc      	b.n	800df6c <find_volume+0x1ac>
					*path = ++tt;
 800dfb2:	f10c 0301 	add.w	r3, ip, #1
 800dfb6:	6003      	str	r3, [r0, #0]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dfb8:	e721      	b.n	800ddfe <find_volume+0x3e>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dfba:	4641      	mov	r1, r8
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	f7ff fe21 	bl	800dc04 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dfc2:	2801      	cmp	r0, #1
 800dfc4:	d9e1      	bls.n	800df8a <find_volume+0x1ca>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dfc6:	2d00      	cmp	r5, #0
 800dfc8:	d1e6      	bne.n	800df98 <find_volume+0x1d8>
 800dfca:	e7ba      	b.n	800df42 <find_volume+0x182>
 800dfcc:	4631      	mov	r1, r6
 800dfce:	4620      	mov	r0, r4
 800dfd0:	f7ff fe18 	bl	800dc04 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dfd4:	2801      	cmp	r0, #1
 800dfd6:	d8ae      	bhi.n	800df36 <find_volume+0x176>
			bsect = br[i];
 800dfd8:	4635      	mov	r5, r6
 800dfda:	e73d      	b.n	800de58 <find_volume+0x98>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800dfdc:	4635      	mov	r5, r6
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dfde:	4639      	mov	r1, r7
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	f7ff fe0f 	bl	800dc04 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dfe6:	2801      	cmp	r0, #1
 800dfe8:	d8a7      	bhi.n	800df3a <find_volume+0x17a>
			bsect = br[i];
 800dfea:	463d      	mov	r5, r7
 800dfec:	e734      	b.n	800de58 <find_volume+0x98>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dfee:	f640 7cf5 	movw	ip, #4085	@ 0xff5
		fs->volbase = bsect;							/* Volume start sector */
 800dff2:	61e5      	str	r5, [r4, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 800dff4:	62a6      	str	r6, [r4, #40]	@ 0x28
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dff6:	45e6      	cmp	lr, ip
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dff8:	6160      	str	r0, [r4, #20]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dffa:	6223      	str	r3, [r4, #32]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dffc:	d816      	bhi.n	800e02c <find_volume+0x26c>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dffe:	2f00      	cmp	r7, #0
 800e000:	d09f      	beq.n	800df42 <find_volume+0x182>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e002:	441a      	add	r2, r3
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e004:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800e008:	f000 0001 	and.w	r0, r0, #1
 800e00c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800e010:	2301      	movs	r3, #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e012:	f200 10ff 	addw	r0, r0, #511	@ 0x1ff
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e016:	6262      	str	r2, [r4, #36]	@ 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e018:	ebb1 2f50 	cmp.w	r1, r0, lsr #9
 800e01c:	d391      	bcc.n	800df42 <find_volume+0x182>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e01e:	f04f 32ff 	mov.w	r2, #4294967295
		fs->fsi_flag = 0x80;
 800e022:	2180      	movs	r1, #128	@ 0x80
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e024:	e9c4 2203 	strd	r2, r2, [r4, #12]
		fs->fsi_flag = 0x80;
 800e028:	7121      	strb	r1, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e02a:	e76d      	b.n	800df08 <find_volume+0x148>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e02c:	2f00      	cmp	r7, #0
 800e02e:	d088      	beq.n	800df42 <find_volume+0x182>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e030:	441a      	add	r2, r3
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e032:	0040      	lsls	r0, r0, #1
 800e034:	2302      	movs	r3, #2
 800e036:	e7ec      	b.n	800e012 <find_volume+0x252>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e038:	2300      	movs	r3, #0
 800e03a:	6013      	str	r3, [r2, #0]
 800e03c:	e770      	b.n	800df20 <find_volume+0x160>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e03e:	1c69      	adds	r1, r5, #1
 800e040:	4620      	mov	r0, r4
 800e042:	f7ff fe7f 	bl	800dd44 <move_window>
 800e046:	2800      	cmp	r0, #0
 800e048:	f47f af5d 	bne.w	800df06 <find_volume+0x146>
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e04c:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800e050:	f8b4 122e 	ldrh.w	r1, [r4, #558]	@ 0x22e
			fs->fsi_flag = 0;
 800e054:	7120      	strb	r0, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e056:	4291      	cmp	r1, r2
 800e058:	f47f af55 	bne.w	800df06 <find_volume+0x146>
	rv = rv << 8 | ptr[0];
 800e05c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e05e:	4b0c      	ldr	r3, [pc, #48]	@ (800e090 <find_volume+0x2d0>)
 800e060:	429a      	cmp	r2, r3
 800e062:	f47f af50 	bne.w	800df06 <find_volume+0x146>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e066:	f103 53ff 	add.w	r3, r3, #534773760	@ 0x1fe00000
	rv = rv << 8 | ptr[0];
 800e06a:	f8d4 2214 	ldr.w	r2, [r4, #532]	@ 0x214
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e06e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e072:	3320      	adds	r3, #32
 800e074:	429a      	cmp	r2, r3
 800e076:	f47f af46 	bne.w	800df06 <find_volume+0x146>
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e07a:	e9d4 2386 	ldrd	r2, r3, [r4, #536]	@ 0x218
 800e07e:	e9c4 3203 	strd	r3, r2, [r4, #12]
 800e082:	e740      	b.n	800df06 <find_volume+0x146>
 800e084:	240ac8d4 	.word	0x240ac8d4
 800e088:	240ac8d0 	.word	0x240ac8d0
 800e08c:	240ac8b0 	.word	0x240ac8b0
 800e090:	41615252 	.word	0x41615252

0800e094 <put_fat.part.0>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800e094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		switch (fs->fs_type) {
 800e098:	f890 9000 	ldrb.w	r9, [r0]
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800e09c:	4605      	mov	r5, r0
 800e09e:	460e      	mov	r6, r1
 800e0a0:	4614      	mov	r4, r2
		switch (fs->fs_type) {
 800e0a2:	f1b9 0f02 	cmp.w	r9, #2
 800e0a6:	d008      	beq.n	800e0ba <put_fat.part.0+0x26>
 800e0a8:	f1b9 0f03 	cmp.w	r9, #3
 800e0ac:	d042      	beq.n	800e134 <put_fat.part.0+0xa0>
 800e0ae:	f1b9 0f01 	cmp.w	r9, #1
 800e0b2:	d014      	beq.n	800e0de <put_fat.part.0+0x4a>
 800e0b4:	2002      	movs	r0, #2
}
 800e0b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e0ba:	6a01      	ldr	r1, [r0, #32]
 800e0bc:	eb01 2116 	add.w	r1, r1, r6, lsr #8
 800e0c0:	f7ff fe40 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e0c4:	2800      	cmp	r0, #0
 800e0c6:	d1f6      	bne.n	800e0b6 <put_fat.part.0+0x22>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e0c8:	0076      	lsls	r6, r6, #1
 800e0ca:	f105 0330 	add.w	r3, r5, #48	@ 0x30
 800e0ce:	f406 76ff 	and.w	r6, r6, #510	@ 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800e0d2:	559c      	strb	r4, [r3, r6]
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e0d4:	199a      	adds	r2, r3, r6
	*ptr++ = (BYTE)val; val >>= 8;
 800e0d6:	f3c4 2407 	ubfx	r4, r4, #8, #8
	*ptr++ = (BYTE)val;
 800e0da:	7054      	strb	r4, [r2, #1]
			break;
 800e0dc:	e03d      	b.n	800e15a <put_fat.part.0+0xc6>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e0de:	6a01      	ldr	r1, [r0, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e0e0:	eb06 0856 	add.w	r8, r6, r6, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e0e4:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800e0e8:	f7ff fe2c 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e0ec:	2800      	cmp	r0, #0
 800e0ee:	d1e2      	bne.n	800e0b6 <put_fat.part.0+0x22>
			p = fs->win + bc++ % SS(fs);
 800e0f0:	f108 0701 	add.w	r7, r8, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e0f4:	07f2      	lsls	r2, r6, #31
			p = fs->win + bc++ % SS(fs);
 800e0f6:	f3c8 0308 	ubfx	r3, r8, #0, #9
 800e0fa:	f105 0830 	add.w	r8, r5, #48	@ 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e0fe:	ea4f 2157 	mov.w	r1, r7, lsr #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e102:	d52f      	bpl.n	800e164 <put_fat.part.0+0xd0>
 800e104:	f818 2003 	ldrb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e108:	4628      	mov	r0, r5
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e10a:	f002 020f 	and.w	r2, r2, #15
 800e10e:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 800e112:	f808 2003 	strb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e116:	6a2b      	ldr	r3, [r5, #32]
			fs->wflag = 1;
 800e118:	f885 9003 	strb.w	r9, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e11c:	4419      	add	r1, r3
 800e11e:	f7ff fe11 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e122:	2800      	cmp	r0, #0
 800e124:	d1c7      	bne.n	800e0b6 <put_fat.part.0+0x22>
			p = fs->win + bc % SS(fs);
 800e126:	f3c7 0208 	ubfx	r2, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e12a:	f3c4 1307 	ubfx	r3, r4, #4, #8
			p = fs->win + bc % SS(fs);
 800e12e:	4442      	add	r2, r8
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e130:	7013      	strb	r3, [r2, #0]
			break;
 800e132:	e012      	b.n	800e15a <put_fat.part.0+0xc6>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e134:	6a01      	ldr	r1, [r0, #32]
 800e136:	eb01 11d6 	add.w	r1, r1, r6, lsr #7
 800e13a:	f7ff fe03 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e13e:	2800      	cmp	r0, #0
 800e140:	d1b9      	bne.n	800e0b6 <put_fat.part.0+0x22>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e142:	00b6      	lsls	r6, r6, #2
 800e144:	f105 0230 	add.w	r2, r5, #48	@ 0x30
 800e148:	f024 4470 	bic.w	r4, r4, #4026531840	@ 0xf0000000
 800e14c:	f406 76fe 	and.w	r6, r6, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e150:	5993      	ldr	r3, [r2, r6]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e152:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800e156:	4323      	orrs	r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800e158:	5193      	str	r3, [r2, r6]
			fs->wflag = 1;
 800e15a:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e15c:	2000      	movs	r0, #0
			fs->wflag = 1;
 800e15e:	70eb      	strb	r3, [r5, #3]
}
 800e160:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e164:	f808 4003 	strb.w	r4, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e168:	4628      	mov	r0, r5
 800e16a:	6a2b      	ldr	r3, [r5, #32]
			fs->wflag = 1;
 800e16c:	f885 9003 	strb.w	r9, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e170:	4419      	add	r1, r3
 800e172:	f7ff fde7 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e176:	2800      	cmp	r0, #0
 800e178:	d19d      	bne.n	800e0b6 <put_fat.part.0+0x22>
			p = fs->win + bc % SS(fs);
 800e17a:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e17e:	f3c4 2403 	ubfx	r4, r4, #8, #4
 800e182:	f818 3007 	ldrb.w	r3, [r8, r7]
			p = fs->win + bc % SS(fs);
 800e186:	eb08 0207 	add.w	r2, r8, r7
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e18a:	f023 030f 	bic.w	r3, r3, #15
 800e18e:	4323      	orrs	r3, r4
 800e190:	7013      	strb	r3, [r2, #0]
			break;
 800e192:	e7e2      	b.n	800e15a <put_fat.part.0+0xc6>

0800e194 <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e194:	2901      	cmp	r1, #1
 800e196:	d90e      	bls.n	800e1b6 <get_fat.isra.0+0x22>
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800e198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e19a:	6943      	ldr	r3, [r0, #20]
 800e19c:	460c      	mov	r4, r1
 800e19e:	4605      	mov	r5, r0
 800e1a0:	4299      	cmp	r1, r3
 800e1a2:	d206      	bcs.n	800e1b2 <get_fat.isra.0+0x1e>
		switch (fs->fs_type) {
 800e1a4:	7803      	ldrb	r3, [r0, #0]
 800e1a6:	2b02      	cmp	r3, #2
 800e1a8:	d021      	beq.n	800e1ee <get_fat.isra.0+0x5a>
 800e1aa:	2b03      	cmp	r3, #3
 800e1ac:	d010      	beq.n	800e1d0 <get_fat.isra.0+0x3c>
 800e1ae:	2b01      	cmp	r3, #1
 800e1b0:	d003      	beq.n	800e1ba <get_fat.isra.0+0x26>
		val = 1;	/* Internal error */
 800e1b2:	2001      	movs	r0, #1
}
 800e1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 800e1b6:	2001      	movs	r0, #1
}
 800e1b8:	4770      	bx	lr
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e1ba:	6a01      	ldr	r1, [r0, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e1bc:	eb04 0754 	add.w	r7, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e1c0:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800e1c4:	f7ff fdbe 	bl	800dd44 <move_window>
 800e1c8:	b1f0      	cbz	r0, 800e208 <get_fat.isra.0+0x74>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e1ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 800e1ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e1d0:	6a01      	ldr	r1, [r0, #32]
 800e1d2:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e1d6:	f7ff fdb5 	bl	800dd44 <move_window>
 800e1da:	2800      	cmp	r0, #0
 800e1dc:	d1f5      	bne.n	800e1ca <get_fat.isra.0+0x36>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e1de:	00a4      	lsls	r4, r4, #2
 800e1e0:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e1e4:	4425      	add	r5, r4
 800e1e6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e1e8:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
}
 800e1ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e1ee:	6a01      	ldr	r1, [r0, #32]
 800e1f0:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e1f4:	f7ff fda6 	bl	800dd44 <move_window>
 800e1f8:	2800      	cmp	r0, #0
 800e1fa:	d1e6      	bne.n	800e1ca <get_fat.isra.0+0x36>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e1fc:	0063      	lsls	r3, r4, #1
 800e1fe:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e202:	442b      	add	r3, r5
 800e204:	8e18      	ldrh	r0, [r3, #48]	@ 0x30
}
 800e206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800e208:	f3c7 0308 	ubfx	r3, r7, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e20c:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800e20e:	3701      	adds	r7, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e210:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800e212:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e214:	eb01 2157 	add.w	r1, r1, r7, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800e218:	f893 6030 	ldrb.w	r6, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e21c:	f7ff fd92 	bl	800dd44 <move_window>
 800e220:	2800      	cmp	r0, #0
 800e222:	d1d2      	bne.n	800e1ca <get_fat.isra.0+0x36>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e224:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800e228:	442f      	add	r7, r5
 800e22a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800e22e:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e232:	07e3      	lsls	r3, r4, #31
 800e234:	bf4c      	ite	mi
 800e236:	0900      	lsrmi	r0, r0, #4
 800e238:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
}
 800e23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e23e:	bf00      	nop

0800e240 <create_chain>:
{
 800e240:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e244:	4607      	mov	r7, r0
	if (clst == 0) {	/* Create a new chain */
 800e246:	4689      	mov	r9, r1
	FATFS *fs = obj->fs;
 800e248:	f8d0 8000 	ldr.w	r8, [r0]
	if (clst == 0) {	/* Create a new chain */
 800e24c:	2900      	cmp	r1, #0
 800e24e:	f040 80a7 	bne.w	800e3a0 <create_chain+0x160>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e252:	f8d8 600c 	ldr.w	r6, [r8, #12]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e256:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e25a:	b1c6      	cbz	r6, 800e28e <create_chain+0x4e>
 800e25c:	429e      	cmp	r6, r3
 800e25e:	d216      	bcs.n	800e28e <create_chain+0x4e>
			ncl++;							/* Next cluster */
 800e260:	1c74      	adds	r4, r6, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e262:	42a3      	cmp	r3, r4
 800e264:	f200 80b4 	bhi.w	800e3d0 <create_chain+0x190>
				if (ncl > scl) return 0;	/* No free cluster */
 800e268:	2e01      	cmp	r6, #1
 800e26a:	d013      	beq.n	800e294 <create_chain+0x54>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e26c:	683d      	ldr	r5, [r7, #0]
				ncl = 2;
 800e26e:	2402      	movs	r4, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e270:	696b      	ldr	r3, [r5, #20]
 800e272:	42a3      	cmp	r3, r4
 800e274:	d907      	bls.n	800e286 <create_chain+0x46>
		switch (fs->fs_type) {
 800e276:	782b      	ldrb	r3, [r5, #0]
 800e278:	2b02      	cmp	r3, #2
 800e27a:	f000 8083 	beq.w	800e384 <create_chain+0x144>
 800e27e:	2b03      	cmp	r3, #3
 800e280:	d042      	beq.n	800e308 <create_chain+0xc8>
 800e282:	2b01      	cmp	r3, #1
 800e284:	d00a      	beq.n	800e29c <create_chain+0x5c>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e286:	2401      	movs	r4, #1
}
 800e288:	4620      	mov	r0, r4
 800e28a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e28e:	2b02      	cmp	r3, #2
 800e290:	f200 809a 	bhi.w	800e3c8 <create_chain+0x188>
				if (ncl > scl) return 0;	/* No free cluster */
 800e294:	2400      	movs	r4, #0
}
 800e296:	4620      	mov	r0, r4
 800e298:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e29c:	6a29      	ldr	r1, [r5, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e29e:	eb04 0b54 	add.w	fp, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2a2:	4628      	mov	r0, r5
 800e2a4:	eb01 215b 	add.w	r1, r1, fp, lsr #9
 800e2a8:	f7ff fd4c 	bl	800dd44 <move_window>
 800e2ac:	bb38      	cbnz	r0, 800e2fe <create_chain+0xbe>
			wc = fs->win[bc++ % SS(fs)];
 800e2ae:	f3cb 0308 	ubfx	r3, fp, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2b2:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800e2b4:	f10b 0b01 	add.w	fp, fp, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2b8:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800e2ba:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2bc:	eb01 215b 	add.w	r1, r1, fp, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800e2c0:	f893 a030 	ldrb.w	sl, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2c4:	f7ff fd3e 	bl	800dd44 <move_window>
 800e2c8:	b9c8      	cbnz	r0, 800e2fe <create_chain+0xbe>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e2ca:	f3cb 0b08 	ubfx	fp, fp, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e2ce:	07e2      	lsls	r2, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800e2d0:	44ab      	add	fp, r5
 800e2d2:	f89b 3030 	ldrb.w	r3, [fp, #48]	@ 0x30
 800e2d6:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e2da:	bf4c      	ite	mi
 800e2dc:	091b      	lsrmi	r3, r3, #4
 800e2de:	f3c3 030b 	ubfxpl	r3, r3, #0, #12
			if (cs == 0) break;				/* Found a free cluster */
 800e2e2:	b313      	cbz	r3, 800e32a <create_chain+0xea>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	d0ce      	beq.n	800e286 <create_chain+0x46>
			if (ncl == scl) return 0;		/* No free cluster */
 800e2e8:	42a6      	cmp	r6, r4
 800e2ea:	d0d3      	beq.n	800e294 <create_chain+0x54>
			ncl++;							/* Next cluster */
 800e2ec:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e2ee:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e2f2:	429c      	cmp	r4, r3
 800e2f4:	d2b8      	bcs.n	800e268 <create_chain+0x28>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e2f6:	683d      	ldr	r5, [r7, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e2f8:	e7ba      	b.n	800e270 <create_chain+0x30>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e2fa:	2801      	cmp	r0, #1
 800e2fc:	d1c3      	bne.n	800e286 <create_chain+0x46>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e2fe:	f04f 34ff 	mov.w	r4, #4294967295
}
 800e302:	4620      	mov	r0, r4
 800e304:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e308:	6a29      	ldr	r1, [r5, #32]
 800e30a:	4628      	mov	r0, r5
 800e30c:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e310:	f7ff fd18 	bl	800dd44 <move_window>
 800e314:	2800      	cmp	r0, #0
 800e316:	d1f2      	bne.n	800e2fe <create_chain+0xbe>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e318:	00a3      	lsls	r3, r4, #2
 800e31a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e31e:	442b      	add	r3, r5
 800e320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e322:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
			if (cs == 0) break;				/* Found a free cluster */
 800e326:	2b00      	cmp	r3, #0
 800e328:	d1dc      	bne.n	800e2e4 <create_chain+0xa4>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e32a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e32e:	42a3      	cmp	r3, r4
 800e330:	d9a9      	bls.n	800e286 <create_chain+0x46>
 800e332:	f04f 32ff 	mov.w	r2, #4294967295
 800e336:	4621      	mov	r1, r4
 800e338:	4640      	mov	r0, r8
 800e33a:	f7ff feab 	bl	800e094 <put_fat.part.0>
		if (res == FR_OK && clst != 0) {
 800e33e:	b970      	cbnz	r0, 800e35e <create_chain+0x11e>
 800e340:	f1b9 0f00 	cmp.w	r9, #0
 800e344:	d00b      	beq.n	800e35e <create_chain+0x11e>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e346:	f1b9 0f01 	cmp.w	r9, #1
 800e34a:	d09c      	beq.n	800e286 <create_chain+0x46>
 800e34c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e350:	4599      	cmp	r9, r3
 800e352:	d298      	bcs.n	800e286 <create_chain+0x46>
 800e354:	4622      	mov	r2, r4
 800e356:	4649      	mov	r1, r9
 800e358:	4640      	mov	r0, r8
 800e35a:	f7ff fe9b 	bl	800e094 <put_fat.part.0>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e35e:	2800      	cmp	r0, #0
 800e360:	d1cb      	bne.n	800e2fa <create_chain+0xba>
		fs->last_clst = ncl;
 800e362:	f8c8 400c 	str.w	r4, [r8, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e366:	e9d8 2304 	ldrd	r2, r3, [r8, #16]
 800e36a:	3b02      	subs	r3, #2
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d802      	bhi.n	800e376 <create_chain+0x136>
 800e370:	3a01      	subs	r2, #1
 800e372:	f8c8 2010 	str.w	r2, [r8, #16]
		fs->fsi_flag |= 1;
 800e376:	f898 3004 	ldrb.w	r3, [r8, #4]
 800e37a:	f043 0301 	orr.w	r3, r3, #1
 800e37e:	f888 3004 	strb.w	r3, [r8, #4]
 800e382:	e781      	b.n	800e288 <create_chain+0x48>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e384:	6a29      	ldr	r1, [r5, #32]
 800e386:	4628      	mov	r0, r5
 800e388:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e38c:	f7ff fcda 	bl	800dd44 <move_window>
 800e390:	2800      	cmp	r0, #0
 800e392:	d1b4      	bne.n	800e2fe <create_chain+0xbe>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e394:	0063      	lsls	r3, r4, #1
 800e396:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e39a:	442b      	add	r3, r5
 800e39c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
			break;
 800e39e:	e7a0      	b.n	800e2e2 <create_chain+0xa2>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e3a0:	4640      	mov	r0, r8
 800e3a2:	f7ff fef7 	bl	800e194 <get_fat.isra.0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e3a6:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e3a8:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e3aa:	f67f af6c 	bls.w	800e286 <create_chain+0x46>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e3ae:	1c41      	adds	r1, r0, #1
 800e3b0:	d0a5      	beq.n	800e2fe <create_chain+0xbe>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e3b2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800e3b6:	4283      	cmp	r3, r0
 800e3b8:	f63f af66 	bhi.w	800e288 <create_chain+0x48>
			ncl++;							/* Next cluster */
 800e3bc:	f109 0401 	add.w	r4, r9, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e3c0:	42a3      	cmp	r3, r4
 800e3c2:	d807      	bhi.n	800e3d4 <create_chain+0x194>
 800e3c4:	464e      	mov	r6, r9
 800e3c6:	e74f      	b.n	800e268 <create_chain+0x28>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e3c8:	683d      	ldr	r5, [r7, #0]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e3ca:	2601      	movs	r6, #1
			ncl++;							/* Next cluster */
 800e3cc:	2402      	movs	r4, #2
 800e3ce:	e74f      	b.n	800e270 <create_chain+0x30>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e3d0:	4645      	mov	r5, r8
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e3d2:	e74d      	b.n	800e270 <create_chain+0x30>
 800e3d4:	2c01      	cmp	r4, #1
 800e3d6:	683d      	ldr	r5, [r7, #0]
 800e3d8:	f67f af55 	bls.w	800e286 <create_chain+0x46>
 800e3dc:	464e      	mov	r6, r9
 800e3de:	e747      	b.n	800e270 <create_chain+0x30>

0800e3e0 <dir_sdi.constprop.0>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800e3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	dp->dptr = ofs;				/* Set current offset */
 800e3e4:	2300      	movs	r3, #0
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e3e6:	6884      	ldr	r4, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800e3e8:	4606      	mov	r6, r0
	FATFS *fs = dp->obj.fs;
 800e3ea:	6807      	ldr	r7, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 800e3ec:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e3ee:	b98c      	cbnz	r4, 800e414 <dir_sdi.constprop.0+0x34>
 800e3f0:	783b      	ldrb	r3, [r7, #0]
 800e3f2:	2b02      	cmp	r3, #2
 800e3f4:	d80a      	bhi.n	800e40c <dir_sdi.constprop.0+0x2c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e3f6:	893b      	ldrh	r3, [r7, #8]
 800e3f8:	b18b      	cbz	r3, 800e41e <dir_sdi.constprop.0+0x3e>
		dp->sect = fs->dirbase;
 800e3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	dp->clust = clst;					/* Current cluster# */
 800e3fc:	e9c6 4306 	strd	r4, r3, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e400:	b16b      	cbz	r3, 800e41e <dir_sdi.constprop.0+0x3e>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e402:	3730      	adds	r7, #48	@ 0x30
	return FR_OK;
 800e404:	2000      	movs	r0, #0
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e406:	6237      	str	r7, [r6, #32]
}
 800e408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		clst = fs->dirbase;
 800e40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d0f1      	beq.n	800e3f6 <dir_sdi.constprop.0+0x16>
 800e412:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e414:	897b      	ldrh	r3, [r7, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e416:	2b00      	cmp	r3, #0
 800e418:	d15c      	bne.n	800e4d4 <dir_sdi.constprop.0+0xf4>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e41a:	2c01      	cmp	r4, #1
 800e41c:	d102      	bne.n	800e424 <dir_sdi.constprop.0+0x44>
		return FR_INT_ERR;
 800e41e:	2002      	movs	r0, #2
}
 800e420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e424:	463d      	mov	r5, r7
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e426:	696b      	ldr	r3, [r5, #20]
 800e428:	42a3      	cmp	r3, r4
 800e42a:	d9f8      	bls.n	800e41e <dir_sdi.constprop.0+0x3e>
		switch (fs->fs_type) {
 800e42c:	782b      	ldrb	r3, [r5, #0]
 800e42e:	2b02      	cmp	r3, #2
 800e430:	d025      	beq.n	800e47e <dir_sdi.constprop.0+0x9e>
 800e432:	2b03      	cmp	r3, #3
 800e434:	d00d      	beq.n	800e452 <dir_sdi.constprop.0+0x72>
 800e436:	2b01      	cmp	r3, #1
 800e438:	d1f1      	bne.n	800e41e <dir_sdi.constprop.0+0x3e>
			bc = (UINT)clst; bc += bc / 2;
 800e43a:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e43e:	6a29      	ldr	r1, [r5, #32]
 800e440:	4628      	mov	r0, r5
 800e442:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800e446:	f7ff fc7d 	bl	800dd44 <move_window>
 800e44a:	b330      	cbz	r0, 800e49a <dir_sdi.constprop.0+0xba>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e44c:	2001      	movs	r0, #1
}
 800e44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e452:	6a29      	ldr	r1, [r5, #32]
 800e454:	4628      	mov	r0, r5
 800e456:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e45a:	f7ff fc73 	bl	800dd44 <move_window>
 800e45e:	2800      	cmp	r0, #0
 800e460:	d1f4      	bne.n	800e44c <dir_sdi.constprop.0+0x6c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e462:	00a3      	lsls	r3, r4, #2
 800e464:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e468:	442b      	add	r3, r5
 800e46a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e46c:	f024 4470 	bic.w	r4, r4, #4026531840	@ 0xf0000000
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e470:	2c01      	cmp	r4, #1
 800e472:	d9d4      	bls.n	800e41e <dir_sdi.constprop.0+0x3e>
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	429c      	cmp	r4, r3
 800e478:	d2d1      	bcs.n	800e41e <dir_sdi.constprop.0+0x3e>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e47a:	6835      	ldr	r5, [r6, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e47c:	e7d3      	b.n	800e426 <dir_sdi.constprop.0+0x46>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e47e:	6a29      	ldr	r1, [r5, #32]
 800e480:	4628      	mov	r0, r5
 800e482:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e486:	f7ff fc5d 	bl	800dd44 <move_window>
 800e48a:	2800      	cmp	r0, #0
 800e48c:	d1de      	bne.n	800e44c <dir_sdi.constprop.0+0x6c>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e48e:	0063      	lsls	r3, r4, #1
 800e490:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e494:	442b      	add	r3, r5
 800e496:	8e1c      	ldrh	r4, [r3, #48]	@ 0x30
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e498:	e7ea      	b.n	800e470 <dir_sdi.constprop.0+0x90>
			wc = fs->win[bc++ % SS(fs)];
 800e49a:	f3c8 0308 	ubfx	r3, r8, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e49e:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800e4a0:	f108 0801 	add.w	r8, r8, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e4a4:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800e4a6:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e4a8:	eb01 2158 	add.w	r1, r1, r8, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800e4ac:	f893 9030 	ldrb.w	r9, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e4b0:	f7ff fc48 	bl	800dd44 <move_window>
 800e4b4:	2800      	cmp	r0, #0
 800e4b6:	d1c9      	bne.n	800e44c <dir_sdi.constprop.0+0x6c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e4b8:	f3c8 0808 	ubfx	r8, r8, #0, #9
 800e4bc:	44a8      	add	r8, r5
 800e4be:	f898 3030 	ldrb.w	r3, [r8, #48]	@ 0x30
 800e4c2:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e4c6:	07e3      	lsls	r3, r4, #31
 800e4c8:	bf4c      	ite	mi
 800e4ca:	ea4f 1419 	movmi.w	r4, r9, lsr #4
 800e4ce:	f3c9 040b 	ubfxpl	r4, r9, #0, #12
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e4d2:	e7cd      	b.n	800e470 <dir_sdi.constprop.0+0x90>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e4d4:	697a      	ldr	r2, [r7, #20]
	clst -= 2;
 800e4d6:	1ea1      	subs	r1, r4, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e4d8:	3a02      	subs	r2, #2
 800e4da:	4291      	cmp	r1, r2
 800e4dc:	d203      	bcs.n	800e4e6 <dir_sdi.constprop.0+0x106>
	return clst * fs->csize + fs->database;
 800e4de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4e0:	fb01 2303 	mla	r3, r1, r3, r2
 800e4e4:	e78a      	b.n	800e3fc <dir_sdi.constprop.0+0x1c>
		dp->sect = fs->dirbase;
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	e9c6 4306 	strd	r4, r3, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e4ec:	e797      	b.n	800e41e <dir_sdi.constprop.0+0x3e>
 800e4ee:	bf00      	nop

0800e4f0 <follow_path>:
{
 800e4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e4f4:	780a      	ldrb	r2, [r1, #0]
{
 800e4f6:	b085      	sub	sp, #20
 800e4f8:	468b      	mov	fp, r1
 800e4fa:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e4fc:	2a2f      	cmp	r2, #47	@ 0x2f
	FATFS *fs = obj->fs;
 800e4fe:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e500:	d001      	beq.n	800e506 <follow_path+0x16>
 800e502:	2a5c      	cmp	r2, #92	@ 0x5c
 800e504:	d105      	bne.n	800e512 <follow_path+0x22>
 800e506:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
 800e50a:	2b2f      	cmp	r3, #47	@ 0x2f
 800e50c:	d0fb      	beq.n	800e506 <follow_path+0x16>
 800e50e:	2b5c      	cmp	r3, #92	@ 0x5c
 800e510:	d0f9      	beq.n	800e506 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e512:	2200      	movs	r2, #0
 800e514:	60a2      	str	r2, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e516:	f89b 2000 	ldrb.w	r2, [fp]
 800e51a:	2a1f      	cmp	r2, #31
 800e51c:	f240 816b 	bls.w	800e7f6 <follow_path+0x306>
 800e520:	465b      	mov	r3, fp
	p = *path; sfn = dp->fn;
 800e522:	f104 0724 	add.w	r7, r4, #36	@ 0x24
 800e526:	46ab      	mov	fp, r5
		*d++ = (BYTE)val;
 800e528:	f04f 3a20 	mov.w	sl, #538976288	@ 0x20202020
 800e52c:	463e      	mov	r6, r7
 800e52e:	461d      	mov	r5, r3
 800e530:	2320      	movs	r3, #32
 800e532:	f242 0220 	movw	r2, #8224	@ 0x2020
 800e536:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
 800e53a:	f8c4 a028 	str.w	sl, [r4, #40]	@ 0x28
 800e53e:	85a2      	strh	r2, [r4, #44]	@ 0x2c
 800e540:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
		c = (BYTE)p[si++];
 800e544:	782b      	ldrb	r3, [r5, #0]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e546:	2b20      	cmp	r3, #32
 800e548:	d95f      	bls.n	800e60a <follow_path+0x11a>
 800e54a:	46ae      	mov	lr, r5
	si = i = 0; ni = 8;
 800e54c:	2700      	movs	r7, #0
 800e54e:	f04f 0c08 	mov.w	ip, #8
		c = (BYTE)p[si++];
 800e552:	2001      	movs	r0, #1
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e554:	2b2f      	cmp	r3, #47	@ 0x2f
 800e556:	d066      	beq.n	800e626 <follow_path+0x136>
 800e558:	2b5c      	cmp	r3, #92	@ 0x5c
 800e55a:	d064      	beq.n	800e626 <follow_path+0x136>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e55c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e55e:	d001      	beq.n	800e564 <follow_path+0x74>
 800e560:	4567      	cmp	r7, ip
 800e562:	d345      	bcc.n	800e5f0 <follow_path+0x100>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e564:	f1bc 0f0b 	cmp.w	ip, #11
 800e568:	d04f      	beq.n	800e60a <follow_path+0x11a>
 800e56a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e56c:	d14d      	bne.n	800e60a <follow_path+0x11a>
			i = 8; ni = 11;				/* Goto extension */
 800e56e:	2708      	movs	r7, #8
 800e570:	f04f 0c0b 	mov.w	ip, #11
		c = (BYTE)p[si++];
 800e574:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
 800e578:	3001      	adds	r0, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e57a:	2b20      	cmp	r3, #32
 800e57c:	d8ea      	bhi.n	800e554 <follow_path+0x64>
	*path = p + si;						/* Return pointer to the next segment */
 800e57e:	4405      	add	r5, r0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e580:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 800e584:	2ae5      	cmp	r2, #229	@ 0xe5
 800e586:	d102      	bne.n	800e58e <follow_path+0x9e>
 800e588:	2205      	movs	r2, #5
 800e58a:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e58e:	2b20      	cmp	r3, #32
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e590:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 800e592:	f8d4 8000 	ldr.w	r8, [r4]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e596:	bf8c      	ite	hi
 800e598:	2300      	movhi	r3, #0
 800e59a:	2301      	movls	r3, #1
 800e59c:	009b      	lsls	r3, r3, #2
 800e59e:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e5a2:	f7ff ff1d 	bl	800e3e0 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 800e5a6:	4602      	mov	r2, r0
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	f040 80cc 	bne.w	800e746 <follow_path+0x256>
		res = move_window(fs, dp->sect);
 800e5ae:	69e7      	ldr	r7, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e5b0:	f108 0930 	add.w	r9, r8, #48	@ 0x30
 800e5b4:	e9cd b600 	strd	fp, r6, [sp]
 800e5b8:	46ab      	mov	fp, r5
	if (sector != fs->winsect) {	/* Window offset changed? */
 800e5ba:	f8d8 602c 	ldr.w	r6, [r8, #44]	@ 0x2c
 800e5be:	42b7      	cmp	r7, r6
 800e5c0:	d046      	beq.n	800e650 <follow_path+0x160>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e5c2:	f898 3003 	ldrb.w	r3, [r8, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e5c6:	f898 0001 	ldrb.w	r0, [r8, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f040 80c1 	bne.w	800e752 <follow_path+0x262>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	463a      	mov	r2, r7
 800e5d4:	4649      	mov	r1, r9
 800e5d6:	f7ff fa99 	bl	800db0c <disk_read>
 800e5da:	2800      	cmp	r0, #0
 800e5dc:	d036      	beq.n	800e64c <follow_path+0x15c>
				res = FR_DISK_ERR;
 800e5de:	2201      	movs	r2, #1
			fs->winsect = sector;
 800e5e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e5e4:	4610      	mov	r0, r2
			fs->winsect = sector;
 800e5e6:	f8c8 302c 	str.w	r3, [r8, #44]	@ 0x2c
}
 800e5ea:	b005      	add	sp, #20
 800e5ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (c >= 0x80) {				/* Extended character? */
 800e5f0:	061a      	lsls	r2, r3, #24
 800e5f2:	d502      	bpl.n	800e5fa <follow_path+0x10a>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e5f4:	3b80      	subs	r3, #128	@ 0x80
 800e5f6:	4a89      	ldr	r2, [pc, #548]	@ (800e81c <follow_path+0x32c>)
 800e5f8:	5cd3      	ldrb	r3, [r2, r3]
	while (*str && *str != chr) str++;
 800e5fa:	2222      	movs	r2, #34	@ 0x22
 800e5fc:	4988      	ldr	r1, [pc, #544]	@ (800e820 <follow_path+0x330>)
 800e5fe:	e002      	b.n	800e606 <follow_path+0x116>
 800e600:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e604:	b132      	cbz	r2, 800e614 <follow_path+0x124>
 800e606:	4293      	cmp	r3, r2
 800e608:	d1fa      	bne.n	800e600 <follow_path+0x110>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e60a:	2206      	movs	r2, #6
}
 800e60c:	4610      	mov	r0, r2
 800e60e:	b005      	add	sp, #20
 800e610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e614:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e618:	2a19      	cmp	r2, #25
 800e61a:	d801      	bhi.n	800e620 <follow_path+0x130>
 800e61c:	3b20      	subs	r3, #32
 800e61e:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 800e620:	55f3      	strb	r3, [r6, r7]
 800e622:	3701      	adds	r7, #1
 800e624:	e7a6      	b.n	800e574 <follow_path+0x84>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e626:	5c2a      	ldrb	r2, [r5, r0]
 800e628:	1829      	adds	r1, r5, r0
 800e62a:	2a2f      	cmp	r2, #47	@ 0x2f
 800e62c:	d002      	beq.n	800e634 <follow_path+0x144>
 800e62e:	2a5c      	cmp	r2, #92	@ 0x5c
 800e630:	f040 80ec 	bne.w	800e80c <follow_path+0x31c>
 800e634:	1c42      	adds	r2, r0, #1
 800e636:	442a      	add	r2, r5
 800e638:	4615      	mov	r5, r2
 800e63a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800e63e:	292f      	cmp	r1, #47	@ 0x2f
 800e640:	d0fa      	beq.n	800e638 <follow_path+0x148>
 800e642:	295c      	cmp	r1, #92	@ 0x5c
 800e644:	d0f8      	beq.n	800e638 <follow_path+0x148>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e646:	2f00      	cmp	r7, #0
 800e648:	d19a      	bne.n	800e580 <follow_path+0x90>
 800e64a:	e7de      	b.n	800e60a <follow_path+0x11a>
			fs->winsect = sector;
 800e64c:	f8c8 702c 	str.w	r7, [r8, #44]	@ 0x2c
		c = dp->dir[DIR_Name];
 800e650:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e652:	781a      	ldrb	r2, [r3, #0]
 800e654:	2a00      	cmp	r2, #0
 800e656:	d075      	beq.n	800e744 <follow_path+0x254>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800e658:	7ad9      	ldrb	r1, [r3, #11]
 800e65a:	f001 023f 	and.w	r2, r1, #63	@ 0x3f
 800e65e:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e660:	7ada      	ldrb	r2, [r3, #11]
 800e662:	f012 0208 	ands.w	r2, r2, #8
 800e666:	d01b      	beq.n	800e6a0 <follow_path+0x1b0>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e668:	6966      	ldr	r6, [r4, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e66a:	69e7      	ldr	r7, [r4, #28]
	FATFS *fs = dp->obj.fs;
 800e66c:	6825      	ldr	r5, [r4, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e66e:	3620      	adds	r6, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e670:	2f00      	cmp	r7, #0
 800e672:	d067      	beq.n	800e744 <follow_path+0x254>
 800e674:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
 800e678:	d264      	bcs.n	800e744 <follow_path+0x254>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e67a:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800e67e:	b953      	cbnz	r3, 800e696 <follow_path+0x1a6>
		dp->sect++;				/* Next sector */
 800e680:	3701      	adds	r7, #1
		if (!dp->clust) {		/* Static table */
 800e682:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 800e684:	61e7      	str	r7, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800e686:	2900      	cmp	r1, #0
 800e688:	f040 8087 	bne.w	800e79a <follow_path+0x2aa>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e68c:	892a      	ldrh	r2, [r5, #8]
 800e68e:	ebb2 1f56 	cmp.w	r2, r6, lsr #5
 800e692:	f240 809f 	bls.w	800e7d4 <follow_path+0x2e4>
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e696:	3530      	adds	r5, #48	@ 0x30
	dp->dptr = ofs;						/* Current entry */
 800e698:	6166      	str	r6, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e69a:	441d      	add	r5, r3
 800e69c:	6225      	str	r5, [r4, #32]
	} while (res == FR_OK);
 800e69e:	e78c      	b.n	800e5ba <follow_path+0xca>
	} while (--cnt && r == 0);
 800e6a0:	f894 5024 	ldrb.w	r5, [r4, #36]	@ 0x24
 800e6a4:	7818      	ldrb	r0, [r3, #0]
 800e6a6:	4285      	cmp	r5, r0
 800e6a8:	d1de      	bne.n	800e668 <follow_path+0x178>
 800e6aa:	785d      	ldrb	r5, [r3, #1]
 800e6ac:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 800e6b0:	4285      	cmp	r5, r0
 800e6b2:	d1d9      	bne.n	800e668 <follow_path+0x178>
 800e6b4:	f894 5026 	ldrb.w	r5, [r4, #38]	@ 0x26
 800e6b8:	7898      	ldrb	r0, [r3, #2]
 800e6ba:	4285      	cmp	r5, r0
 800e6bc:	d1d4      	bne.n	800e668 <follow_path+0x178>
 800e6be:	f894 5027 	ldrb.w	r5, [r4, #39]	@ 0x27
 800e6c2:	78d8      	ldrb	r0, [r3, #3]
 800e6c4:	4285      	cmp	r5, r0
 800e6c6:	d1cf      	bne.n	800e668 <follow_path+0x178>
 800e6c8:	791d      	ldrb	r5, [r3, #4]
 800e6ca:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 800e6ce:	4285      	cmp	r5, r0
 800e6d0:	d1ca      	bne.n	800e668 <follow_path+0x178>
 800e6d2:	795d      	ldrb	r5, [r3, #5]
 800e6d4:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 800e6d8:	4285      	cmp	r5, r0
 800e6da:	d1c5      	bne.n	800e668 <follow_path+0x178>
 800e6dc:	799d      	ldrb	r5, [r3, #6]
 800e6de:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 800e6e2:	4285      	cmp	r5, r0
 800e6e4:	d1c0      	bne.n	800e668 <follow_path+0x178>
 800e6e6:	79dd      	ldrb	r5, [r3, #7]
 800e6e8:	f894 002b 	ldrb.w	r0, [r4, #43]	@ 0x2b
 800e6ec:	4285      	cmp	r5, r0
 800e6ee:	d1bb      	bne.n	800e668 <follow_path+0x178>
 800e6f0:	7a1d      	ldrb	r5, [r3, #8]
 800e6f2:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 800e6f6:	4285      	cmp	r5, r0
 800e6f8:	d1b6      	bne.n	800e668 <follow_path+0x178>
 800e6fa:	7a5d      	ldrb	r5, [r3, #9]
 800e6fc:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 800e700:	4285      	cmp	r5, r0
 800e702:	d1b1      	bne.n	800e668 <follow_path+0x178>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e704:	7a98      	ldrb	r0, [r3, #10]
 800e706:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 800e70a:	4298      	cmp	r0, r3
 800e70c:	d1ac      	bne.n	800e668 <follow_path+0x178>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e70e:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 800e712:	465d      	mov	r5, fp
 800e714:	9e01      	ldr	r6, [sp, #4]
 800e716:	0758      	lsls	r0, r3, #29
 800e718:	f8dd b000 	ldr.w	fp, [sp]
 800e71c:	f53f af76 	bmi.w	800e60c <follow_path+0x11c>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e720:	06cb      	lsls	r3, r1, #27
 800e722:	d553      	bpl.n	800e7cc <follow_path+0x2dc>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e724:	6962      	ldr	r2, [r4, #20]
 800e726:	f10b 0330 	add.w	r3, fp, #48	@ 0x30
	if (fs->fs_type == FS_FAT32) {
 800e72a:	f89b 1000 	ldrb.w	r1, [fp]
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e72e:	f3c2 0208 	ubfx	r2, r2, #0, #9
	if (fs->fs_type == FS_FAT32) {
 800e732:	2903      	cmp	r1, #3
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e734:	4413      	add	r3, r2
	cl = ld_word(dir + DIR_FstClusLO);
 800e736:	8b5a      	ldrh	r2, [r3, #26]
	if (fs->fs_type == FS_FAT32) {
 800e738:	d102      	bne.n	800e740 <follow_path+0x250>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e73a:	8a9b      	ldrh	r3, [r3, #20]
 800e73c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e740:	60a2      	str	r2, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e742:	e6f5      	b.n	800e530 <follow_path+0x40>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e744:	2204      	movs	r2, #4
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e746:	2a04      	cmp	r2, #4
			ns = dp->fn[NSFLAG];
 800e748:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e74c:	f47f af5e 	bne.w	800e60c <follow_path+0x11c>
 800e750:	e03a      	b.n	800e7c8 <follow_path+0x2d8>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e752:	2301      	movs	r3, #1
 800e754:	4632      	mov	r2, r6
 800e756:	4649      	mov	r1, r9
 800e758:	f7ff f9e6 	bl	800db28 <disk_write>
 800e75c:	bbc0      	cbnz	r0, 800e7d0 <follow_path+0x2e0>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e75e:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800e762:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800e766:	1ab2      	subs	r2, r6, r2
			fs->wflag = 0;
 800e768:	f888 0003 	strb.w	r0, [r8, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d211      	bcs.n	800e794 <follow_path+0x2a4>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e770:	f898 5002 	ldrb.w	r5, [r8, #2]
 800e774:	2d01      	cmp	r5, #1
 800e776:	d802      	bhi.n	800e77e <follow_path+0x28e>
 800e778:	e00c      	b.n	800e794 <follow_path+0x2a4>
					wsect += fs->fsize;
 800e77a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800e77e:	441e      	add	r6, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e780:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800e782:	2301      	movs	r3, #1
 800e784:	4649      	mov	r1, r9
 800e786:	4632      	mov	r2, r6
 800e788:	f898 0001 	ldrb.w	r0, [r8, #1]
 800e78c:	f7ff f9cc 	bl	800db28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e790:	2d01      	cmp	r5, #1
 800e792:	d1f2      	bne.n	800e77a <follow_path+0x28a>
 800e794:	f898 0001 	ldrb.w	r0, [r8, #1]
 800e798:	e71a      	b.n	800e5d0 <follow_path+0xe0>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e79a:	896a      	ldrh	r2, [r5, #10]
 800e79c:	3a01      	subs	r2, #1
 800e79e:	ea12 2256 	ands.w	r2, r2, r6, lsr #9
 800e7a2:	f47f af78 	bne.w	800e696 <follow_path+0x1a6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e7a6:	4628      	mov	r0, r5
 800e7a8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800e7ac:	f7ff fcf2 	bl	800e194 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e7b0:	2801      	cmp	r0, #1
 800e7b2:	d91e      	bls.n	800e7f2 <follow_path+0x302>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e7b4:	1c47      	adds	r7, r0, #1
 800e7b6:	d00b      	beq.n	800e7d0 <follow_path+0x2e0>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e7b8:	6969      	ldr	r1, [r5, #20]
 800e7ba:	9b02      	ldr	r3, [sp, #8]
 800e7bc:	4288      	cmp	r0, r1
 800e7be:	d30d      	bcc.n	800e7dc <follow_path+0x2ec>
			ns = dp->fn[NSFLAG];
 800e7c0:	9a03      	ldr	r2, [sp, #12]
 800e7c2:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
						dp->sect = 0; return FR_NO_FILE;
 800e7c6:	61e2      	str	r2, [r4, #28]
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e7c8:	075a      	lsls	r2, r3, #29
 800e7ca:	d424      	bmi.n	800e816 <follow_path+0x326>
 800e7cc:	2205      	movs	r2, #5
 800e7ce:	e71d      	b.n	800e60c <follow_path+0x11c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e7d0:	2201      	movs	r2, #1
 800e7d2:	e7b8      	b.n	800e746 <follow_path+0x256>
			ns = dp->fn[NSFLAG];
 800e7d4:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				dp->sect = 0; return FR_NO_FILE;
 800e7d8:	61e1      	str	r1, [r4, #28]
			if (res != FR_OK) {				/* Failed to find the object */
 800e7da:	e7f5      	b.n	800e7c8 <follow_path+0x2d8>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e7dc:	3902      	subs	r1, #2
				dp->clust = clst;		/* Initialize data for new cluster */
 800e7de:	61a0      	str	r0, [r4, #24]
	clst -= 2;
 800e7e0:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e7e2:	4288      	cmp	r0, r1
 800e7e4:	d210      	bcs.n	800e808 <follow_path+0x318>
	return clst * fs->csize + fs->database;
 800e7e6:	896a      	ldrh	r2, [r5, #10]
 800e7e8:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
 800e7ea:	fb00 7702 	mla	r7, r0, r2, r7
				dp->sect = clust2sect(fs, clst);
 800e7ee:	61e7      	str	r7, [r4, #28]
 800e7f0:	e751      	b.n	800e696 <follow_path+0x1a6>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e7f2:	2202      	movs	r2, #2
 800e7f4:	e7a7      	b.n	800e746 <follow_path+0x256>
		dp->fn[NSFLAG] = NS_NONAME;
 800e7f6:	2380      	movs	r3, #128	@ 0x80
		res = dir_sdi(dp, 0);
 800e7f8:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 800e7fa:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
}
 800e7fe:	b005      	add	sp, #20
 800e800:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 800e804:	f7ff bdec 	b.w	800e3e0 <dir_sdi.constprop.0>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e808:	461f      	mov	r7, r3
 800e80a:	e7f0      	b.n	800e7ee <follow_path+0x2fe>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e80c:	460d      	mov	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e80e:	2f00      	cmp	r7, #0
 800e810:	f47f aeb6 	bne.w	800e580 <follow_path+0x90>
 800e814:	e6f9      	b.n	800e60a <follow_path+0x11a>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e816:	2204      	movs	r2, #4
	return res;
 800e818:	e6f8      	b.n	800e60c <follow_path+0x11c>
 800e81a:	bf00      	nop
 800e81c:	08010434 	.word	0x08010434
 800e820:	08010424 	.word	0x08010424

0800e824 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e824:	2901      	cmp	r1, #1
{
 800e826:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e82a:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 800e82c:	6806      	ldr	r6, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e82e:	d909      	bls.n	800e844 <remove_chain+0x20>
 800e830:	6973      	ldr	r3, [r6, #20]
 800e832:	428b      	cmp	r3, r1
 800e834:	d906      	bls.n	800e844 <remove_chain+0x20>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800e836:	4605      	mov	r5, r0
 800e838:	4611      	mov	r1, r2
 800e83a:	b932      	cbnz	r2, 800e84a <remove_chain+0x26>
 800e83c:	46b1      	mov	r9, r6
			fs->wflag = 1;
 800e83e:	2701      	movs	r7, #1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e840:	429c      	cmp	r4, r3
 800e842:	d312      	bcc.n	800e86a <remove_chain+0x46>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e844:	2002      	movs	r0, #2
}
 800e846:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d9fa      	bls.n	800e844 <remove_chain+0x20>
 800e84e:	2a01      	cmp	r2, #1
 800e850:	d0f8      	beq.n	800e844 <remove_chain+0x20>
 800e852:	f04f 32ff 	mov.w	r2, #4294967295
 800e856:	4630      	mov	r0, r6
 800e858:	f7ff fc1c 	bl	800e094 <put_fat.part.0>
		if (res != FR_OK) return res;
 800e85c:	2800      	cmp	r0, #0
 800e85e:	d1f2      	bne.n	800e846 <remove_chain+0x22>
 800e860:	f8d5 9000 	ldr.w	r9, [r5]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e864:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e868:	e7e9      	b.n	800e83e <remove_chain+0x1a>
		switch (fs->fs_type) {
 800e86a:	f899 3000 	ldrb.w	r3, [r9]
 800e86e:	2b02      	cmp	r3, #2
 800e870:	f000 8098 	beq.w	800e9a4 <remove_chain+0x180>
 800e874:	2b03      	cmp	r3, #3
 800e876:	d010      	beq.n	800e89a <remove_chain+0x76>
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d1e3      	bne.n	800e844 <remove_chain+0x20>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e87c:	f8d9 1020 	ldr.w	r1, [r9, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e880:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e884:	4648      	mov	r0, r9
 800e886:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800e88a:	f7ff fa5b 	bl	800dd44 <move_window>
 800e88e:	2800      	cmp	r0, #0
 800e890:	f000 80b3 	beq.w	800e9fa <remove_chain+0x1d6>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800e894:	2001      	movs	r0, #1
}
 800e896:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e89a:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800e89e:	4648      	mov	r0, r9
 800e8a0:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e8a4:	f7ff fa4e 	bl	800dd44 <move_window>
 800e8a8:	2800      	cmp	r0, #0
 800e8aa:	d1f3      	bne.n	800e894 <remove_chain+0x70>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e8ac:	00a3      	lsls	r3, r4, #2
 800e8ae:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e8b2:	444b      	add	r3, r9
 800e8b4:	f8d3 8030 	ldr.w	r8, [r3, #48]	@ 0x30
		if (nxt == 0) break;				/* Empty cluster? */
 800e8b8:	f038 4870 	bics.w	r8, r8, #4026531840	@ 0xf0000000
 800e8bc:	f000 80bb 	beq.w	800ea36 <remove_chain+0x212>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800e8c0:	f1b8 0f01 	cmp.w	r8, #1
 800e8c4:	d0be      	beq.n	800e844 <remove_chain+0x20>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e8c6:	6973      	ldr	r3, [r6, #20]
 800e8c8:	429c      	cmp	r4, r3
 800e8ca:	d2bb      	bcs.n	800e844 <remove_chain+0x20>
		switch (fs->fs_type) {
 800e8cc:	f896 9000 	ldrb.w	r9, [r6]
 800e8d0:	f1b9 0f02 	cmp.w	r9, #2
 800e8d4:	d02e      	beq.n	800e934 <remove_chain+0x110>
 800e8d6:	f1b9 0f03 	cmp.w	r9, #3
 800e8da:	d04c      	beq.n	800e976 <remove_chain+0x152>
 800e8dc:	f1b9 0f01 	cmp.w	r9, #1
 800e8e0:	d1b0      	bne.n	800e844 <remove_chain+0x20>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e8e2:	6a31      	ldr	r1, [r6, #32]
			bc = (UINT)clst; bc += bc / 2;
 800e8e4:	eb04 0a54 	add.w	sl, r4, r4, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e8e8:	4630      	mov	r0, r6
 800e8ea:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 800e8ee:	f7ff fa29 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e8f2:	2800      	cmp	r0, #0
 800e8f4:	d1a7      	bne.n	800e846 <remove_chain+0x22>
			p = fs->win + bc++ % SS(fs);
 800e8f6:	f10a 0b01 	add.w	fp, sl, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e8fa:	07e1      	lsls	r1, r4, #31
			p = fs->win + bc++ % SS(fs);
 800e8fc:	f3ca 0308 	ubfx	r3, sl, #0, #9
 800e900:	f106 0a30 	add.w	sl, r6, #48	@ 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e904:	ea4f 225b 	mov.w	r2, fp, lsr #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e908:	d561      	bpl.n	800e9ce <remove_chain+0x1aa>
 800e90a:	f81a 1003 	ldrb.w	r1, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e90e:	4630      	mov	r0, r6
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e910:	f001 010f 	and.w	r1, r1, #15
 800e914:	f80a 1003 	strb.w	r1, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e918:	6a31      	ldr	r1, [r6, #32]
			fs->wflag = 1;
 800e91a:	f886 9003 	strb.w	r9, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e91e:	4411      	add	r1, r2
 800e920:	f7ff fa10 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e924:	2800      	cmp	r0, #0
 800e926:	d18e      	bne.n	800e846 <remove_chain+0x22>
			p = fs->win + bc % SS(fs);
 800e928:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 800e92c:	eb0a 030b 	add.w	r3, sl, fp
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e930:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) return res;
 800e932:	e00c      	b.n	800e94e <remove_chain+0x12a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e934:	6a31      	ldr	r1, [r6, #32]
 800e936:	4630      	mov	r0, r6
 800e938:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e93c:	f7ff fa02 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e940:	2800      	cmp	r0, #0
 800e942:	d180      	bne.n	800e846 <remove_chain+0x22>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e944:	0064      	lsls	r4, r4, #1
 800e946:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800e94a:	4434      	add	r4, r6
 800e94c:	8620      	strh	r0, [r4, #48]	@ 0x30
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e94e:	6972      	ldr	r2, [r6, #20]
 800e950:	6933      	ldr	r3, [r6, #16]
 800e952:	1e91      	subs	r1, r2, #2
			fs->wflag = 1;
 800e954:	70f7      	strb	r7, [r6, #3]
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e956:	428b      	cmp	r3, r1
 800e958:	d205      	bcs.n	800e966 <remove_chain+0x142>
			fs->free_clst++;
 800e95a:	3301      	adds	r3, #1
 800e95c:	6133      	str	r3, [r6, #16]
			fs->fsi_flag |= 1;
 800e95e:	7933      	ldrb	r3, [r6, #4]
 800e960:	f043 0301 	orr.w	r3, r3, #1
 800e964:	7133      	strb	r3, [r6, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800e966:	4542      	cmp	r2, r8
 800e968:	d965      	bls.n	800ea36 <remove_chain+0x212>
 800e96a:	f8d5 9000 	ldr.w	r9, [r5]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e96e:	4644      	mov	r4, r8
 800e970:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e974:	e764      	b.n	800e840 <remove_chain+0x1c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e976:	6a31      	ldr	r1, [r6, #32]
 800e978:	4630      	mov	r0, r6
 800e97a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800e97e:	f7ff f9e1 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e982:	2800      	cmp	r0, #0
 800e984:	f47f af5f 	bne.w	800e846 <remove_chain+0x22>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e988:	00a4      	lsls	r4, r4, #2
 800e98a:	f106 0230 	add.w	r2, r6, #48	@ 0x30
 800e98e:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e992:	5911      	ldr	r1, [r2, r4]
	*ptr++ = (BYTE)val; val >>= 8;
 800e994:	5310      	strh	r0, [r2, r4]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e996:	4422      	add	r2, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800e998:	0e0b      	lsrs	r3, r1, #24
 800e99a:	7090      	strb	r0, [r2, #2]
 800e99c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
	*ptr++ = (BYTE)val;
 800e9a0:	70d3      	strb	r3, [r2, #3]
			if (res != FR_OK) return res;
 800e9a2:	e7d4      	b.n	800e94e <remove_chain+0x12a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e9a4:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800e9a8:	4648      	mov	r0, r9
 800e9aa:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800e9ae:	f7ff f9c9 	bl	800dd44 <move_window>
 800e9b2:	2800      	cmp	r0, #0
 800e9b4:	f47f af6e 	bne.w	800e894 <remove_chain+0x70>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e9b8:	0063      	lsls	r3, r4, #1
 800e9ba:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e9be:	444b      	add	r3, r9
 800e9c0:	f8b3 8030 	ldrh.w	r8, [r3, #48]	@ 0x30
		if (nxt == 0) break;				/* Empty cluster? */
 800e9c4:	f1b8 0f00 	cmp.w	r8, #0
 800e9c8:	f47f af7a 	bne.w	800e8c0 <remove_chain+0x9c>
 800e9cc:	e033      	b.n	800ea36 <remove_chain+0x212>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e9ce:	f80a 0003 	strb.w	r0, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e9d2:	4630      	mov	r0, r6
 800e9d4:	6a31      	ldr	r1, [r6, #32]
			fs->wflag = 1;
 800e9d6:	f886 9003 	strb.w	r9, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e9da:	4411      	add	r1, r2
 800e9dc:	f7ff f9b2 	bl	800dd44 <move_window>
			if (res != FR_OK) break;
 800e9e0:	2800      	cmp	r0, #0
 800e9e2:	f47f af30 	bne.w	800e846 <remove_chain+0x22>
			p = fs->win + bc % SS(fs);
 800e9e6:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 800e9ea:	f81a 000b 	ldrb.w	r0, [sl, fp]
 800e9ee:	eb0a 030b 	add.w	r3, sl, fp
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e9f2:	f000 00f0 	and.w	r0, r0, #240	@ 0xf0
 800e9f6:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) return res;
 800e9f8:	e7a9      	b.n	800e94e <remove_chain+0x12a>
			wc = fs->win[bc++ % SS(fs)];
 800e9fa:	f3c8 0308 	ubfx	r3, r8, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e9fe:	f8d9 1020 	ldr.w	r1, [r9, #32]
			wc = fs->win[bc++ % SS(fs)];
 800ea02:	f108 0801 	add.w	r8, r8, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ea06:	4648      	mov	r0, r9
			wc = fs->win[bc++ % SS(fs)];
 800ea08:	444b      	add	r3, r9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ea0a:	eb01 2158 	add.w	r1, r1, r8, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800ea0e:	f893 a030 	ldrb.w	sl, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ea12:	f7ff f997 	bl	800dd44 <move_window>
 800ea16:	2800      	cmp	r0, #0
 800ea18:	f47f af3c 	bne.w	800e894 <remove_chain+0x70>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ea1c:	f3c8 0808 	ubfx	r8, r8, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ea20:	07e0      	lsls	r0, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800ea22:	44c8      	add	r8, r9
 800ea24:	f898 3030 	ldrb.w	r3, [r8, #48]	@ 0x30
 800ea28:	ea4a 2803 	orr.w	r8, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ea2c:	d505      	bpl.n	800ea3a <remove_chain+0x216>
		if (nxt == 0) break;				/* Empty cluster? */
 800ea2e:	ea5f 1818 	movs.w	r8, r8, lsr #4
 800ea32:	f47f af45 	bne.w	800e8c0 <remove_chain+0x9c>
	return FR_OK;
 800ea36:	2000      	movs	r0, #0
 800ea38:	e705      	b.n	800e846 <remove_chain+0x22>
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ea3a:	f3c8 080b 	ubfx	r8, r8, #0, #12
		if (nxt == 0) break;				/* Empty cluster? */
 800ea3e:	f1b8 0f00 	cmp.w	r8, #0
 800ea42:	f47f af3d 	bne.w	800e8c0 <remove_chain+0x9c>
 800ea46:	e7f6      	b.n	800ea36 <remove_chain+0x212>

0800ea48 <dir_register>:
{
 800ea48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea4c:	b085      	sub	sp, #20
 800ea4e:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 800ea50:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 800ea52:	f7ff fcc5 	bl	800e3e0 <dir_sdi.constprop.0>
	if (res == FR_OK) {
 800ea56:	2800      	cmp	r0, #0
 800ea58:	f040 80b2 	bne.w	800ebc0 <dir_register+0x178>
	if (sector != fs->winsect) {	/* Window offset changed? */
 800ea5c:	f8d6 b02c 	ldr.w	fp, [r6, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ea60:	f106 0330 	add.w	r3, r6, #48	@ 0x30
			res = move_window(fs, dp->sect);
 800ea64:	f8d4 a01c 	ldr.w	sl, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ea68:	9300      	str	r3, [sp, #0]
 800ea6a:	465b      	mov	r3, fp
 800ea6c:	46d3      	mov	fp, sl
 800ea6e:	469a      	mov	sl, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800ea70:	45d3      	cmp	fp, sl
 800ea72:	d014      	beq.n	800ea9e <dir_register+0x56>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ea74:	78f3      	ldrb	r3, [r6, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ea76:	7870      	ldrb	r0, [r6, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d15c      	bne.n	800eb36 <dir_register+0xee>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ea7c:	2301      	movs	r3, #1
 800ea7e:	465a      	mov	r2, fp
 800ea80:	9900      	ldr	r1, [sp, #0]
 800ea82:	f7ff f843 	bl	800db0c <disk_read>
 800ea86:	b138      	cbz	r0, 800ea98 <dir_register+0x50>
			fs->winsect = sector;
 800ea88:	f04f 33ff 	mov.w	r3, #4294967295
 800ea8c:	62f3      	str	r3, [r6, #44]	@ 0x2c
				res = FR_DISK_ERR;
 800ea8e:	2501      	movs	r5, #1
}
 800ea90:	4628      	mov	r0, r5
 800ea92:	b005      	add	sp, #20
 800ea94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			fs->winsect = sector;
 800ea98:	46da      	mov	sl, fp
 800ea9a:	f8c6 b02c 	str.w	fp, [r6, #44]	@ 0x2c
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ea9e:	6a23      	ldr	r3, [r4, #32]
 800eaa0:	781b      	ldrb	r3, [r3, #0]
 800eaa2:	2be5      	cmp	r3, #229	@ 0xe5
 800eaa4:	d000      	beq.n	800eaa8 <dir_register+0x60>
 800eaa6:	bb2b      	cbnz	r3, 800eaf4 <dir_register+0xac>
		res = move_window(fs, dp->sect);
 800eaa8:	69e1      	ldr	r1, [r4, #28]
 800eaaa:	4630      	mov	r0, r6
 800eaac:	f7ff f94a 	bl	800dd44 <move_window>
		if (res == FR_OK) {
 800eab0:	4605      	mov	r5, r0
 800eab2:	2800      	cmp	r0, #0
 800eab4:	d1ec      	bne.n	800ea90 <dir_register+0x48>
		*d++ = (BYTE)val;
 800eab6:	2220      	movs	r2, #32
 800eab8:	4601      	mov	r1, r0
 800eaba:	6a20      	ldr	r0, [r4, #32]
 800eabc:	f000 fec2 	bl	800f844 <memset>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800eac0:	6a23      	ldr	r3, [r4, #32]
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800eac2:	f104 0225 	add.w	r2, r4, #37	@ 0x25
 800eac6:	1a9a      	subs	r2, r3, r2
 800eac8:	2a02      	cmp	r2, #2
 800eaca:	f240 80db 	bls.w	800ec84 <dir_register+0x23c>
			*d++ = *s++;
 800eace:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800ead0:	601a      	str	r2, [r3, #0]
 800ead2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ead4:	605a      	str	r2, [r3, #4]
 800ead6:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
}
 800eada:	4628      	mov	r0, r5
			*d++ = *s++;
 800eadc:	721a      	strb	r2, [r3, #8]
 800eade:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800eae2:	725a      	strb	r2, [r3, #9]
			fs->wflag = 1;
 800eae4:	2201      	movs	r2, #1
			*d++ = *s++;
 800eae6:	f894 102e 	ldrb.w	r1, [r4, #46]	@ 0x2e
 800eaea:	7299      	strb	r1, [r3, #10]
			fs->wflag = 1;
 800eaec:	70f2      	strb	r2, [r6, #3]
}
 800eaee:	b005      	add	sp, #20
 800eaf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800eaf4:	6965      	ldr	r5, [r4, #20]
	FATFS *fs = dp->obj.fs;
 800eaf6:	6827      	ldr	r7, [r4, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800eaf8:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800eafa:	f8d4 b01c 	ldr.w	fp, [r4, #28]
 800eafe:	f5b5 1f00 	cmp.w	r5, #2097152	@ 0x200000
 800eb02:	d265      	bcs.n	800ebd0 <dir_register+0x188>
 800eb04:	f1bb 0f00 	cmp.w	fp, #0
 800eb08:	d062      	beq.n	800ebd0 <dir_register+0x188>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800eb0a:	f3c5 0908 	ubfx	r9, r5, #0, #9
 800eb0e:	f1b9 0f00 	cmp.w	r9, #0
 800eb12:	d109      	bne.n	800eb28 <dir_register+0xe0>
		dp->sect++;				/* Next sector */
 800eb14:	f10b 0b01 	add.w	fp, fp, #1
		if (!dp->clust) {		/* Static table */
 800eb18:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 800eb1a:	f8c4 b01c 	str.w	fp, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800eb1e:	bb51      	cbnz	r1, 800eb76 <dir_register+0x12e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800eb20:	893b      	ldrh	r3, [r7, #8]
 800eb22:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 800eb26:	d952      	bls.n	800ebce <dir_register+0x186>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800eb28:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800eb2c:	eb08 0309 	add.w	r3, r8, r9
	dp->dptr = ofs;						/* Current entry */
 800eb30:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800eb32:	6223      	str	r3, [r4, #32]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800eb34:	e79c      	b.n	800ea70 <dir_register+0x28>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800eb36:	2301      	movs	r3, #1
 800eb38:	4652      	mov	r2, sl
 800eb3a:	9900      	ldr	r1, [sp, #0]
 800eb3c:	f7fe fff4 	bl	800db28 <disk_write>
 800eb40:	2800      	cmp	r0, #0
 800eb42:	d1a4      	bne.n	800ea8e <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800eb44:	6a33      	ldr	r3, [r6, #32]
			fs->wflag = 0;
 800eb46:	70f0      	strb	r0, [r6, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800eb48:	ebaa 0103 	sub.w	r1, sl, r3
 800eb4c:	69b3      	ldr	r3, [r6, #24]
 800eb4e:	4299      	cmp	r1, r3
 800eb50:	d20f      	bcs.n	800eb72 <dir_register+0x12a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eb52:	78b5      	ldrb	r5, [r6, #2]
 800eb54:	2d01      	cmp	r5, #1
 800eb56:	d90c      	bls.n	800eb72 <dir_register+0x12a>
 800eb58:	9f00      	ldr	r7, [sp, #0]
 800eb5a:	e000      	b.n	800eb5e <dir_register+0x116>
					wsect += fs->fsize;
 800eb5c:	69b3      	ldr	r3, [r6, #24]
 800eb5e:	449a      	add	sl, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eb60:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800eb62:	2301      	movs	r3, #1
 800eb64:	4639      	mov	r1, r7
 800eb66:	4652      	mov	r2, sl
 800eb68:	7870      	ldrb	r0, [r6, #1]
 800eb6a:	f7fe ffdd 	bl	800db28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800eb6e:	2d01      	cmp	r5, #1
 800eb70:	d1f4      	bne.n	800eb5c <dir_register+0x114>
 800eb72:	7870      	ldrb	r0, [r6, #1]
 800eb74:	e782      	b.n	800ea7c <dir_register+0x34>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800eb76:	897b      	ldrh	r3, [r7, #10]
 800eb78:	3b01      	subs	r3, #1
 800eb7a:	ea13 2355 	ands.w	r3, r3, r5, lsr #9
 800eb7e:	d1d3      	bne.n	800eb28 <dir_register+0xe0>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eb80:	4638      	mov	r0, r7
 800eb82:	f7ff fb07 	bl	800e194 <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eb86:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eb88:	4682      	mov	sl, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eb8a:	d979      	bls.n	800ec80 <dir_register+0x238>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800eb8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800eb90:	f43f af7d 	beq.w	800ea8e <dir_register+0x46>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800eb94:	697b      	ldr	r3, [r7, #20]
 800eb96:	4298      	cmp	r0, r3
 800eb98:	d21c      	bcs.n	800ebd4 <dir_register+0x18c>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eb9a:	3b02      	subs	r3, #2
	clst -= 2;
 800eb9c:	f1a0 0b02 	sub.w	fp, r0, #2
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800eba0:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eba4:	455b      	cmp	r3, fp
				dp->clust = clst;		/* Initialize data for new cluster */
 800eba6:	f8c4 a018 	str.w	sl, [r4, #24]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ebaa:	f240 8084 	bls.w	800ecb6 <dir_register+0x26e>
	return clst * fs->csize + fs->database;
 800ebae:	897a      	ldrh	r2, [r7, #10]
 800ebb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebb2:	fb0b 3b02 	mla	fp, fp, r2, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800ebb6:	f8d6 a02c 	ldr.w	sl, [r6, #44]	@ 0x2c
				dp->sect = clust2sect(fs, clst);
 800ebba:	f8c4 b01c 	str.w	fp, [r4, #28]
 800ebbe:	e7b5      	b.n	800eb2c <dir_register+0xe4>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ebc0:	2804      	cmp	r0, #4
 800ebc2:	4605      	mov	r5, r0
 800ebc4:	d004      	beq.n	800ebd0 <dir_register+0x188>
}
 800ebc6:	4628      	mov	r0, r5
 800ebc8:	b005      	add	sp, #20
 800ebca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				dp->sect = 0; return FR_NO_FILE;
 800ebce:	61e1      	str	r1, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ebd0:	2507      	movs	r5, #7
	return res;
 800ebd2:	e75d      	b.n	800ea90 <dir_register+0x48>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ebd4:	69a1      	ldr	r1, [r4, #24]
 800ebd6:	4620      	mov	r0, r4
 800ebd8:	f7ff fb32 	bl	800e240 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ebdc:	4682      	mov	sl, r0
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	d0f6      	beq.n	800ebd0 <dir_register+0x188>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ebe2:	2801      	cmp	r0, #1
 800ebe4:	d04c      	beq.n	800ec80 <dir_register+0x238>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ebe6:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ebea:	f43f af50 	beq.w	800ea8e <dir_register+0x46>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ebee:	78fb      	ldrb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ebf0:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d16a      	bne.n	800ecce <dir_register+0x286>
		*d++ = (BYTE)val;
 800ebf8:	2100      	movs	r1, #0
 800ebfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ebfe:	4640      	mov	r0, r8
	clst -= 2;
 800ec00:	f1aa 0b02 	sub.w	fp, sl, #2
		*d++ = (BYTE)val;
 800ec04:	f000 fe1e 	bl	800f844 <memset>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ec08:	697b      	ldr	r3, [r7, #20]
	return clst * fs->csize + fs->database;
 800ec0a:	8979      	ldrh	r1, [r7, #10]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ec0c:	3b02      	subs	r3, #2
 800ec0e:	459b      	cmp	fp, r3
 800ec10:	f080 8086 	bcs.w	800ed20 <dir_register+0x2d8>
	return clst * fs->csize + fs->database;
 800ec14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec16:	fb0b 2201 	mla	r2, fp, r1, r2
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ec1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ec1c:	2900      	cmp	r1, #0
 800ec1e:	d054      	beq.n	800ecca <dir_register+0x282>
 800ec20:	2100      	movs	r1, #0
 800ec22:	9403      	str	r4, [sp, #12]
 800ec24:	4614      	mov	r4, r2
 800ec26:	e9cd 6501 	strd	r6, r5, [sp, #4]
 800ec2a:	460e      	mov	r6, r1
						fs->wflag = 1;
 800ec2c:	f04f 0301 	mov.w	r3, #1
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ec30:	4622      	mov	r2, r4
 800ec32:	4641      	mov	r1, r8
 800ec34:	7878      	ldrb	r0, [r7, #1]
						fs->wflag = 1;
 800ec36:	70fb      	strb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ec38:	2301      	movs	r3, #1
 800ec3a:	f7fe ff75 	bl	800db28 <disk_write>
 800ec3e:	2800      	cmp	r0, #0
 800ec40:	f47f af25 	bne.w	800ea8e <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ec44:	6a3b      	ldr	r3, [r7, #32]
			fs->wflag = 0;
 800ec46:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ec48:	1ae1      	subs	r1, r4, r3
 800ec4a:	69bb      	ldr	r3, [r7, #24]
 800ec4c:	4299      	cmp	r1, r3
 800ec4e:	d20e      	bcs.n	800ec6e <dir_register+0x226>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec50:	78bd      	ldrb	r5, [r7, #2]
 800ec52:	2d01      	cmp	r5, #1
 800ec54:	d801      	bhi.n	800ec5a <dir_register+0x212>
 800ec56:	e00a      	b.n	800ec6e <dir_register+0x226>
					wsect += fs->fsize;
 800ec58:	69bb      	ldr	r3, [r7, #24]
 800ec5a:	441c      	add	r4, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec5c:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800ec5e:	2301      	movs	r3, #1
 800ec60:	4641      	mov	r1, r8
 800ec62:	4622      	mov	r2, r4
 800ec64:	7878      	ldrb	r0, [r7, #1]
 800ec66:	f7fe ff5f 	bl	800db28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ec6a:	2d01      	cmp	r5, #1
 800ec6c:	d1f4      	bne.n	800ec58 <dir_register+0x210>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ec6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ec70:	1c73      	adds	r3, r6, #1
 800ec72:	8979      	ldrh	r1, [r7, #10]
 800ec74:	1c44      	adds	r4, r0, #1
 800ec76:	428b      	cmp	r3, r1
 800ec78:	62fc      	str	r4, [r7, #44]	@ 0x2c
 800ec7a:	d21f      	bcs.n	800ecbc <dir_register+0x274>
 800ec7c:	461e      	mov	r6, r3
 800ec7e:	e7d5      	b.n	800ec2c <dir_register+0x1e4>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ec80:	2502      	movs	r5, #2
 800ec82:	e705      	b.n	800ea90 <dir_register+0x48>
			*d++ = *s++;
 800ec84:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 800ec88:	701a      	strb	r2, [r3, #0]
 800ec8a:	f894 2025 	ldrb.w	r2, [r4, #37]	@ 0x25
 800ec8e:	705a      	strb	r2, [r3, #1]
 800ec90:	f894 2026 	ldrb.w	r2, [r4, #38]	@ 0x26
 800ec94:	709a      	strb	r2, [r3, #2]
 800ec96:	f894 2027 	ldrb.w	r2, [r4, #39]	@ 0x27
 800ec9a:	70da      	strb	r2, [r3, #3]
 800ec9c:	f894 2028 	ldrb.w	r2, [r4, #40]	@ 0x28
 800eca0:	711a      	strb	r2, [r3, #4]
 800eca2:	f894 2029 	ldrb.w	r2, [r4, #41]	@ 0x29
 800eca6:	715a      	strb	r2, [r3, #5]
 800eca8:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 800ecac:	719a      	strb	r2, [r3, #6]
 800ecae:	f894 202b 	ldrb.w	r2, [r4, #43]	@ 0x2b
 800ecb2:	71da      	strb	r2, [r3, #7]
 800ecb4:	e70f      	b.n	800ead6 <dir_register+0x8e>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ecb6:	f04f 0b00 	mov.w	fp, #0
 800ecba:	e77c      	b.n	800ebb6 <dir_register+0x16e>
					fs->winsect -= n;							/* Restore window offset */
 800ecbc:	4631      	mov	r1, r6
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ecbe:	697b      	ldr	r3, [r7, #20]
					fs->winsect -= n;							/* Restore window offset */
 800ecc0:	9d02      	ldr	r5, [sp, #8]
 800ecc2:	9e01      	ldr	r6, [sp, #4]
 800ecc4:	1a42      	subs	r2, r0, r1
 800ecc6:	9c03      	ldr	r4, [sp, #12]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ecc8:	3b02      	subs	r3, #2
					fs->winsect -= n;							/* Restore window offset */
 800ecca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eccc:	e76a      	b.n	800eba4 <dir_register+0x15c>
		wsect = fs->winsect;	/* Current sector number */
 800ecce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ecd0:	2301      	movs	r3, #1
 800ecd2:	4641      	mov	r1, r8
 800ecd4:	7878      	ldrb	r0, [r7, #1]
 800ecd6:	9201      	str	r2, [sp, #4]
 800ecd8:	f7fe ff26 	bl	800db28 <disk_write>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	f47f aed6 	bne.w	800ea8e <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ece2:	6a3b      	ldr	r3, [r7, #32]
 800ece4:	9a01      	ldr	r2, [sp, #4]
			fs->wflag = 0;
 800ece6:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ece8:	1ad1      	subs	r1, r2, r3
 800ecea:	69bb      	ldr	r3, [r7, #24]
 800ecec:	4299      	cmp	r1, r3
 800ecee:	d283      	bcs.n	800ebf8 <dir_register+0x1b0>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ecf0:	f897 b002 	ldrb.w	fp, [r7, #2]
 800ecf4:	f1bb 0f01 	cmp.w	fp, #1
 800ecf8:	f67f af7e 	bls.w	800ebf8 <dir_register+0x1b0>
 800ecfc:	9401      	str	r4, [sp, #4]
 800ecfe:	4614      	mov	r4, r2
 800ed00:	e000      	b.n	800ed04 <dir_register+0x2bc>
					wsect += fs->fsize;
 800ed02:	69bb      	ldr	r3, [r7, #24]
 800ed04:	441c      	add	r4, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ed06:	f10b 3bff 	add.w	fp, fp, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 800ed0a:	2301      	movs	r3, #1
 800ed0c:	4641      	mov	r1, r8
 800ed0e:	4622      	mov	r2, r4
 800ed10:	7878      	ldrb	r0, [r7, #1]
 800ed12:	f7fe ff09 	bl	800db28 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ed16:	f1bb 0f01 	cmp.w	fp, #1
 800ed1a:	d1f2      	bne.n	800ed02 <dir_register+0x2ba>
 800ed1c:	9c01      	ldr	r4, [sp, #4]
 800ed1e:	e76b      	b.n	800ebf8 <dir_register+0x1b0>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ed20:	2200      	movs	r2, #0
 800ed22:	e77a      	b.n	800ec1a <dir_register+0x1d2>

0800ed24 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ed24:	b510      	push	{r4, lr}
 800ed26:	b082      	sub	sp, #8
 800ed28:	e9cd 1000 	strd	r1, r0, [sp]
	if (*path) {	/* If the pointer is not a null */
 800ed2c:	b1a1      	cbz	r1, 800ed58 <f_mount+0x34>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ed2e:	f891 c000 	ldrb.w	ip, [r1]
 800ed32:	f1bc 0f20 	cmp.w	ip, #32
 800ed36:	d912      	bls.n	800ed5e <f_mount+0x3a>
 800ed38:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
 800ed3c:	d00f      	beq.n	800ed5e <f_mount+0x3a>
 800ed3e:	4608      	mov	r0, r1
 800ed40:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800ed44:	2b20      	cmp	r3, #32
 800ed46:	d90c      	bls.n	800ed62 <f_mount+0x3e>
 800ed48:	2b3a      	cmp	r3, #58	@ 0x3a
 800ed4a:	d1f9      	bne.n	800ed40 <f_mount+0x1c>
			i = *tp++ - '0';
 800ed4c:	3101      	adds	r1, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ed4e:	4288      	cmp	r0, r1
 800ed50:	d102      	bne.n	800ed58 <f_mount+0x34>
 800ed52:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ed56:	d006      	beq.n	800ed66 <f_mount+0x42>
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
	if (vol < 0) return FR_INVALID_DRIVE;
 800ed58:	200b      	movs	r0, #11

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 800ed5a:	b002      	add	sp, #8
 800ed5c:	bd10      	pop	{r4, pc}
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ed5e:	4663      	mov	r3, ip
 800ed60:	4608      	mov	r0, r1
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ed62:	2b3a      	cmp	r3, #58	@ 0x3a
 800ed64:	d0f2      	beq.n	800ed4c <f_mount+0x28>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ed66:	4913      	ldr	r1, [pc, #76]	@ (800edb4 <f_mount+0x90>)
 800ed68:	680b      	ldr	r3, [r1, #0]
	if (cfs) {
 800ed6a:	b143      	cbz	r3, 800ed7e <f_mount+0x5a>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ed6c:	4812      	ldr	r0, [pc, #72]	@ (800edb8 <f_mount+0x94>)
 800ed6e:	6804      	ldr	r4, [r0, #0]
 800ed70:	42a3      	cmp	r3, r4
 800ed72:	d019      	beq.n	800eda8 <f_mount+0x84>
 800ed74:	6904      	ldr	r4, [r0, #16]
 800ed76:	429c      	cmp	r4, r3
 800ed78:	d013      	beq.n	800eda2 <f_mount+0x7e>
		cfs->fs_type = 0;				/* Clear old fs object */
 800ed7a:	2000      	movs	r0, #0
 800ed7c:	7018      	strb	r0, [r3, #0]
	if (fs) {
 800ed7e:	9b01      	ldr	r3, [sp, #4]
 800ed80:	b15b      	cbz	r3, 800ed9a <f_mount+0x76>
		fs->fs_type = 0;				/* Clear new fs object */
 800ed82:	2000      	movs	r0, #0
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ed84:	2a01      	cmp	r2, #1
	FatFs[vol] = fs;					/* Register new fs object */
 800ed86:	600b      	str	r3, [r1, #0]
		fs->fs_type = 0;				/* Clear new fs object */
 800ed88:	7018      	strb	r0, [r3, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ed8a:	d107      	bne.n	800ed9c <f_mount+0x78>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ed8c:	4602      	mov	r2, r0
 800ed8e:	a901      	add	r1, sp, #4
 800ed90:	4668      	mov	r0, sp
 800ed92:	f7ff f815 	bl	800ddc0 <find_volume>
}
 800ed96:	b002      	add	sp, #8
 800ed98:	bd10      	pop	{r4, pc}
	FatFs[vol] = fs;					/* Register new fs object */
 800ed9a:	600b      	str	r3, [r1, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ed9c:	2000      	movs	r0, #0
}
 800ed9e:	b002      	add	sp, #8
 800eda0:	bd10      	pop	{r4, pc}
		if (Files[i].fs == fs) Files[i].fs = 0;
 800eda2:	2400      	movs	r4, #0
 800eda4:	6104      	str	r4, [r0, #16]
 800eda6:	e7e8      	b.n	800ed7a <f_mount+0x56>
 800eda8:	2400      	movs	r4, #0
 800edaa:	6004      	str	r4, [r0, #0]
 800edac:	6904      	ldr	r4, [r0, #16]
 800edae:	429c      	cmp	r4, r3
 800edb0:	d1e3      	bne.n	800ed7a <f_mount+0x56>
 800edb2:	e7f6      	b.n	800eda2 <f_mount+0x7e>
 800edb4:	240ac8d4 	.word	0x240ac8d4
 800edb8:	240ac8b0 	.word	0x240ac8b0

0800edbc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800edbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edc0:	b090      	sub	sp, #64	@ 0x40
 800edc2:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800edc4:	2800      	cmp	r0, #0
 800edc6:	d036      	beq.n	800ee36 <f_open+0x7a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800edc8:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 800edcc:	4616      	mov	r6, r2
 800edce:	4604      	mov	r4, r0
 800edd0:	a903      	add	r1, sp, #12
 800edd2:	a801      	add	r0, sp, #4
 800edd4:	463a      	mov	r2, r7
 800edd6:	f7fe fff3 	bl	800ddc0 <find_volume>
	if (res == FR_OK) {
 800edda:	4605      	mov	r5, r0
 800eddc:	b128      	cbz	r0, 800edea <f_open+0x2e>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800edde:	2300      	movs	r3, #0
 800ede0:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
}
 800ede2:	4628      	mov	r0, r5
 800ede4:	b010      	add	sp, #64	@ 0x40
 800ede6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		dj.obj.fs = fs;
 800edea:	f8dd 800c 	ldr.w	r8, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800edee:	a804      	add	r0, sp, #16
 800edf0:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 800edf2:	f8cd 8010 	str.w	r8, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800edf6:	f7ff fb7b 	bl	800e4f0 <follow_path>
		if (res == FR_OK) {
 800edfa:	b9a8      	cbnz	r0, 800ee28 <f_open+0x6c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800edfc:	f99d 303f 	ldrsb.w	r3, [sp, #63]	@ 0x3f
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	db1d      	blt.n	800ee40 <f_open+0x84>
		if (Files[i].fs) {	/* Existing entry */
 800ee04:	4ba8      	ldr	r3, [pc, #672]	@ (800f0a8 <f_open+0x2ec>)
 800ee06:	f006 0c3e 	and.w	ip, r6, #62	@ 0x3e
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ee0a:	9a04      	ldr	r2, [sp, #16]
		if (Files[i].fs) {	/* Existing entry */
 800ee0c:	6818      	ldr	r0, [r3, #0]
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	f000 8109 	beq.w	800f026 <f_open+0x26a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ee14:	4290      	cmp	r0, r2
 800ee16:	d060      	beq.n	800eeda <f_open+0x11e>
		if (Files[i].fs) {	/* Existing entry */
 800ee18:	6919      	ldr	r1, [r3, #16]
 800ee1a:	2900      	cmp	r1, #0
 800ee1c:	d06d      	beq.n	800eefa <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ee1e:	4291      	cmp	r1, r2
 800ee20:	f000 8116 	beq.w	800f050 <f_open+0x294>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ee24:	2512      	movs	r5, #18
 800ee26:	e7da      	b.n	800edde <f_open+0x22>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ee28:	f016 0f1c 	tst.w	r6, #28
 800ee2c:	d001      	beq.n	800ee32 <f_open+0x76>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ee2e:	2804      	cmp	r0, #4
 800ee30:	d008      	beq.n	800ee44 <f_open+0x88>
 800ee32:	4605      	mov	r5, r0
 800ee34:	e7d3      	b.n	800edde <f_open+0x22>
	if (!fp) return FR_INVALID_OBJECT;
 800ee36:	2509      	movs	r5, #9
}
 800ee38:	4628      	mov	r0, r5
 800ee3a:	b010      	add	sp, #64	@ 0x40
 800ee3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				res = FR_INVALID_NAME;
 800ee40:	2506      	movs	r5, #6
 800ee42:	e7cc      	b.n	800edde <f_open+0x22>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ee44:	4b98      	ldr	r3, [pc, #608]	@ (800f0a8 <f_open+0x2ec>)
 800ee46:	681a      	ldr	r2, [r3, #0]
 800ee48:	2a00      	cmp	r2, #0
 800ee4a:	f000 80f9 	beq.w	800f040 <f_open+0x284>
 800ee4e:	691b      	ldr	r3, [r3, #16]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d1e7      	bne.n	800ee24 <f_open+0x68>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ee54:	a804      	add	r0, sp, #16
 800ee56:	f7ff fdf7 	bl	800ea48 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	2800      	cmp	r0, #0
 800ee5e:	f040 811c 	bne.w	800f09a <f_open+0x2de>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ee62:	f047 0708 	orr.w	r7, r7, #8
				dw = GET_FATTIME();
 800ee66:	f7fe fd47 	bl	800d8f8 <get_fattime>
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ee6a:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ee6e:	2320      	movs	r3, #32
	*ptr++ = (BYTE)val; val >>= 8;
 800ee70:	f8c9 000e 	str.w	r0, [r9, #14]
 800ee74:	f8c9 0016 	str.w	r0, [r9, #22]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ee78:	f889 300b 	strb.w	r3, [r9, #11]
	if (fs->fs_type == FS_FAT32) {
 800ee7c:	f898 3000 	ldrb.w	r3, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 800ee80:	f8b9 601a 	ldrh.w	r6, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800ee84:	2b03      	cmp	r3, #3
 800ee86:	d103      	bne.n	800ee90 <f_open+0xd4>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ee88:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 800ee8c:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
	*ptr++ = (BYTE)val; val >>= 8;
 800ee90:	2300      	movs	r3, #0
 800ee92:	f8a9 301a 	strh.w	r3, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800ee96:	f898 2000 	ldrb.w	r2, [r8]
 800ee9a:	2a03      	cmp	r2, #3
	*ptr++ = (BYTE)val; val >>= 8;
 800ee9c:	f04f 0200 	mov.w	r2, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800eea0:	bf08      	it	eq
 800eea2:	f8a9 3014 	strheq.w	r3, [r9, #20]
					fs->wflag = 1;
 800eea6:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800eea8:	f8c9 201c 	str.w	r2, [r9, #28]
					fs->wflag = 1;
 800eeac:	f888 3003 	strb.w	r3, [r8, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 800eeb0:	2e00      	cmp	r6, #0
 800eeb2:	f040 80de 	bne.w	800f072 <f_open+0x2b6>
				mode |= FA_MODIFIED;
 800eeb6:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800eeba:	2f01      	cmp	r7, #1
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800eebc:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800eec0:	a804      	add	r0, sp, #16
 800eec2:	bf94      	ite	ls
 800eec4:	2100      	movls	r1, #0
 800eec6:	2101      	movhi	r1, #1
			fp->dir_ptr = dj.dir;
 800eec8:	e9c4 3909 	strd	r3, r9, [r4, #36]	@ 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800eecc:	f7fe fe46 	bl	800db5c <inc_lock>
 800eed0:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800eed2:	2800      	cmp	r0, #0
 800eed4:	d143      	bne.n	800ef5e <f_open+0x1a2>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800eed6:	2502      	movs	r5, #2
 800eed8:	e781      	b.n	800edde <f_open+0x22>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eeda:	685a      	ldr	r2, [r3, #4]
 800eedc:	f8dd e018 	ldr.w	lr, [sp, #24]
 800eee0:	4572      	cmp	r2, lr
 800eee2:	f000 80b9 	beq.w	800f058 <f_open+0x29c>
		if (Files[i].fs) {	/* Existing entry */
 800eee6:	691a      	ldr	r2, [r3, #16]
 800eee8:	b13a      	cbz	r2, 800eefa <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eeea:	4282      	cmp	r2, r0
 800eeec:	d19a      	bne.n	800ee24 <f_open+0x68>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eeee:	4628      	mov	r0, r5
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800eef0:	695a      	ldr	r2, [r3, #20]
 800eef2:	4572      	cmp	r2, lr
 800eef4:	d00d      	beq.n	800ef12 <f_open+0x156>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800eef6:	2800      	cmp	r0, #0
 800eef8:	d094      	beq.n	800ee24 <f_open+0x68>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800eefa:	f016 0f1c 	tst.w	r6, #28
 800eefe:	d018      	beq.n	800ef32 <f_open+0x176>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ef00:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800ef04:	f013 0f11 	tst.w	r3, #17
 800ef08:	d120      	bne.n	800ef4c <f_open+0x190>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ef0a:	0773      	lsls	r3, r6, #29
 800ef0c:	d520      	bpl.n	800ef50 <f_open+0x194>
 800ef0e:	2508      	movs	r5, #8
 800ef10:	e765      	b.n	800edde <f_open+0x22>
				Files[i].clu == dp->obj.sclust &&
 800ef12:	6999      	ldr	r1, [r3, #24]
 800ef14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef16:	4291      	cmp	r1, r2
 800ef18:	d1ed      	bne.n	800eef6 <f_open+0x13a>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ef1a:	2201      	movs	r2, #1
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ef1c:	f1bc 0f00 	cmp.w	ip, #0
 800ef20:	d105      	bne.n	800ef2e <f_open+0x172>
 800ef22:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800ef26:	899b      	ldrh	r3, [r3, #12]
 800ef28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef2c:	d1e5      	bne.n	800eefa <f_open+0x13e>
 800ef2e:	2510      	movs	r5, #16
 800ef30:	e755      	b.n	800edde <f_open+0x22>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ef32:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800ef36:	06d8      	lsls	r0, r3, #27
 800ef38:	d40f      	bmi.n	800ef5a <f_open+0x19e>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ef3a:	07b2      	lsls	r2, r6, #30
 800ef3c:	d501      	bpl.n	800ef42 <f_open+0x186>
 800ef3e:	07db      	lsls	r3, r3, #31
 800ef40:	d404      	bmi.n	800ef4c <f_open+0x190>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ef42:	0730      	lsls	r0, r6, #28
			fp->dir_ptr = dj.dir;
 800ef44:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ef48:	d5b7      	bpl.n	800eeba <f_open+0xfe>
 800ef4a:	e7b4      	b.n	800eeb6 <f_open+0xfa>
					res = FR_DENIED;
 800ef4c:	2507      	movs	r5, #7
 800ef4e:	e746      	b.n	800edde <f_open+0x22>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ef50:	0736      	lsls	r6, r6, #28
			fp->dir_ptr = dj.dir;
 800ef52:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ef56:	d5b0      	bpl.n	800eeba <f_open+0xfe>
 800ef58:	e785      	b.n	800ee66 <f_open+0xaa>
					res = FR_NO_FILE;
 800ef5a:	2504      	movs	r5, #4
 800ef5c:	e73f      	b.n	800edde <f_open+0x22>
	if (fs->fs_type == FS_FAT32) {
 800ef5e:	f898 3000 	ldrb.w	r3, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 800ef62:	f8b9 601a 	ldrh.w	r6, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800ef66:	2b03      	cmp	r3, #3
 800ef68:	d103      	bne.n	800ef72 <f_open+0x1b6>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ef6a:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 800ef6e:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ef72:	2100      	movs	r1, #0
			fp->obj.id = fs->id;
 800ef74:	f8b8 3006 	ldrh.w	r3, [r8, #6]
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ef78:	60a6      	str	r6, [r4, #8]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ef7a:	f104 0a30 	add.w	sl, r4, #48	@ 0x30
	rv = rv << 8 | ptr[0];
 800ef7e:	f8d9 901c 	ldr.w	r9, [r9, #28]
		*d++ = (BYTE)val;
 800ef82:	f44f 7200 	mov.w	r2, #512	@ 0x200
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ef86:	62e1      	str	r1, [r4, #44]	@ 0x2c
		*d++ = (BYTE)val;
 800ef88:	4650      	mov	r0, sl
			fp->err = 0;			/* Clear error flag */
 800ef8a:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ef8c:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ef8e:	61a1      	str	r1, [r4, #24]
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ef90:	f8c4 8000 	str.w	r8, [r4]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ef94:	f8c4 900c 	str.w	r9, [r4, #12]
			fp->obj.id = fs->id;
 800ef98:	80a3      	strh	r3, [r4, #4]
			fp->flag = mode;		/* Set file access mode */
 800ef9a:	7527      	strb	r7, [r4, #20]
		*d++ = (BYTE)val;
 800ef9c:	f000 fc52 	bl	800f844 <memset>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800efa0:	06b9      	lsls	r1, r7, #26
 800efa2:	f57f af1e 	bpl.w	800ede2 <f_open+0x26>
 800efa6:	f1b9 0f00 	cmp.w	r9, #0
 800efaa:	f43f af1a 	beq.w	800ede2 <f_open+0x26>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800efae:	f8b8 300a 	ldrh.w	r3, [r8, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800efb2:	f8c4 9018 	str.w	r9, [r4, #24]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800efb6:	ebb9 2f43 	cmp.w	r9, r3, lsl #9
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800efba:	ea4f 2743 	mov.w	r7, r3, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800efbe:	d96e      	bls.n	800f09e <f_open+0x2e2>
					clst = get_fat(&fp->obj, clst);
 800efc0:	4631      	mov	r1, r6
 800efc2:	6820      	ldr	r0, [r4, #0]
 800efc4:	f7ff f8e6 	bl	800e194 <get_fat.isra.0>
					if (clst <= 1) res = FR_INT_ERR;
 800efc8:	2801      	cmp	r0, #1
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800efca:	eba9 0907 	sub.w	r9, r9, r7
					clst = get_fat(&fp->obj, clst);
 800efce:	4606      	mov	r6, r0
					if (clst <= 1) res = FR_INT_ERR;
 800efd0:	d934      	bls.n	800f03c <f_open+0x280>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800efd2:	1c42      	adds	r2, r0, #1
 800efd4:	d001      	beq.n	800efda <f_open+0x21e>
 800efd6:	454f      	cmp	r7, r9
 800efd8:	d3f2      	bcc.n	800efc0 <f_open+0x204>
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800efda:	1c73      	adds	r3, r6, #1
				fp->clust = clst;
 800efdc:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800efde:	d020      	beq.n	800f022 <f_open+0x266>
 800efe0:	f3c9 0308 	ubfx	r3, r9, #0, #9
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	f43f aefc 	beq.w	800ede2 <f_open+0x26>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800efea:	f8d8 3014 	ldr.w	r3, [r8, #20]
	clst -= 2;
 800efee:	3e02      	subs	r6, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eff0:	3b02      	subs	r3, #2
 800eff2:	429e      	cmp	r6, r3
 800eff4:	f4bf af6f 	bcs.w	800eed6 <f_open+0x11a>
	return clst * fs->csize + fs->database;
 800eff8:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800effc:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 800f000:	fb06 2203 	mla	r2, r6, r3, r2
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f004:	2a00      	cmp	r2, #0
 800f006:	f43f af66 	beq.w	800eed6 <f_open+0x11a>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f00a:	eb02 2259 	add.w	r2, r2, r9, lsr #9
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f00e:	4651      	mov	r1, sl
 800f010:	2301      	movs	r3, #1
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f012:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f014:	f898 0001 	ldrb.w	r0, [r8, #1]
 800f018:	f7fe fd78 	bl	800db0c <disk_read>
 800f01c:	2800      	cmp	r0, #0
 800f01e:	f43f aee0 	beq.w	800ede2 <f_open+0x26>
 800f022:	2501      	movs	r5, #1
 800f024:	e6db      	b.n	800edde <f_open+0x22>
		if (Files[i].fs) {	/* Existing entry */
 800f026:	6919      	ldr	r1, [r3, #16]
 800f028:	2900      	cmp	r1, #0
 800f02a:	f43f af66 	beq.w	800eefa <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f02e:	4291      	cmp	r1, r2
 800f030:	f47f af63 	bne.w	800eefa <f_open+0x13e>
			be = 1;
 800f034:	2001      	movs	r0, #1
 800f036:	f8dd e018 	ldr.w	lr, [sp, #24]
 800f03a:	e759      	b.n	800eef0 <f_open+0x134>
				fp->clust = clst;
 800f03c:	61e0      	str	r0, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f03e:	e74a      	b.n	800eed6 <f_open+0x11a>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f040:	a804      	add	r0, sp, #16
 800f042:	f7ff fd01 	bl	800ea48 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f046:	2800      	cmp	r0, #0
 800f048:	f43f af0b 	beq.w	800ee62 <f_open+0xa6>
 800f04c:	4605      	mov	r5, r0
 800f04e:	e6c6      	b.n	800edde <f_open+0x22>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f050:	4628      	mov	r0, r5
 800f052:	f8dd e018 	ldr.w	lr, [sp, #24]
 800f056:	e74b      	b.n	800eef0 <f_open+0x134>
				Files[i].clu == dp->obj.sclust &&
 800f058:	689a      	ldr	r2, [r3, #8]
 800f05a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f05c:	4291      	cmp	r1, r2
 800f05e:	d020      	beq.n	800f0a2 <f_open+0x2e6>
		if (Files[i].fs) {	/* Existing entry */
 800f060:	691a      	ldr	r2, [r3, #16]
 800f062:	2a00      	cmp	r2, #0
 800f064:	f43f af49 	beq.w	800eefa <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f068:	4290      	cmp	r0, r2
 800f06a:	f47f aedb 	bne.w	800ee24 <f_open+0x68>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f06e:	2000      	movs	r0, #0
 800f070:	e73e      	b.n	800eef0 <f_open+0x134>
						res = remove_chain(&dj.obj, cl, 0);
 800f072:	4631      	mov	r1, r6
 800f074:	a804      	add	r0, sp, #16
						dw = fs->winsect;
 800f076:	f8d8 a02c 	ldr.w	sl, [r8, #44]	@ 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 800f07a:	f7ff fbd3 	bl	800e824 <remove_chain>
						if (res == FR_OK) {
 800f07e:	2800      	cmp	r0, #0
 800f080:	f47f aed7 	bne.w	800ee32 <f_open+0x76>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f084:	3e01      	subs	r6, #1
							res = move_window(fs, dw);
 800f086:	4651      	mov	r1, sl
 800f088:	4640      	mov	r0, r8
 800f08a:	f7fe fe5b 	bl	800dd44 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f08e:	f8c8 600c 	str.w	r6, [r8, #12]
		if (res == FR_OK) {
 800f092:	4603      	mov	r3, r0
 800f094:	2800      	cmp	r0, #0
 800f096:	f43f af0e 	beq.w	800eeb6 <f_open+0xfa>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f09a:	461d      	mov	r5, r3
 800f09c:	e69f      	b.n	800edde <f_open+0x22>
				fp->clust = clst;
 800f09e:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f0a0:	e79e      	b.n	800efe0 <f_open+0x224>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f0a2:	462a      	mov	r2, r5
 800f0a4:	e73a      	b.n	800ef1c <f_open+0x160>
 800f0a6:	bf00      	nop
 800f0a8:	240ac8b0 	.word	0x240ac8b0

0800f0ac <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800f0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b0:	461f      	mov	r7, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800f0b2:	2300      	movs	r3, #0
{
 800f0b4:	b083      	sub	sp, #12
	*br = 0;	/* Clear read byte counter */
 800f0b6:	603b      	str	r3, [r7, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f0b8:	b150      	cbz	r0, 800f0d0 <f_read+0x24>
 800f0ba:	6803      	ldr	r3, [r0, #0]
 800f0bc:	4604      	mov	r4, r0
 800f0be:	b13b      	cbz	r3, 800f0d0 <f_read+0x24>
 800f0c0:	4691      	mov	r9, r2
 800f0c2:	781a      	ldrb	r2, [r3, #0]
 800f0c4:	b122      	cbz	r2, 800f0d0 <f_read+0x24>
 800f0c6:	460e      	mov	r6, r1
 800f0c8:	88da      	ldrh	r2, [r3, #6]
 800f0ca:	8881      	ldrh	r1, [r0, #4]
 800f0cc:	4291      	cmp	r1, r2
 800f0ce:	d004      	beq.n	800f0da <f_read+0x2e>
	FRESULT res = FR_INVALID_OBJECT;
 800f0d0:	2509      	movs	r5, #9
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 800f0d2:	4628      	mov	r0, r5
 800f0d4:	b003      	add	sp, #12
 800f0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f0da:	7858      	ldrb	r0, [r3, #1]
 800f0dc:	f7fe fcf6 	bl	800dacc <disk_status>
 800f0e0:	07c2      	lsls	r2, r0, #31
 800f0e2:	d4f5      	bmi.n	800f0d0 <f_read+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f0e4:	7d65      	ldrb	r5, [r4, #21]
 800f0e6:	2d00      	cmp	r5, #0
 800f0e8:	d1f3      	bne.n	800f0d2 <f_read+0x26>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f0ea:	7d23      	ldrb	r3, [r4, #20]
 800f0ec:	f013 0b01 	ands.w	fp, r3, #1
 800f0f0:	f000 80d9 	beq.w	800f2a6 <f_read+0x1fa>
	remain = fp->obj.objsize - fp->fptr;
 800f0f4:	69a0      	ldr	r0, [r4, #24]
 800f0f6:	68e3      	ldr	r3, [r4, #12]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f0f8:	f8d4 a000 	ldr.w	sl, [r4]
	remain = fp->obj.objsize - fp->fptr;
 800f0fc:	eba3 0800 	sub.w	r8, r3, r0
 800f100:	45c8      	cmp	r8, r9
 800f102:	bf28      	it	cs
 800f104:	46c8      	movcs	r8, r9
	for ( ;  btr;								/* Repeat until all data read */
 800f106:	f1b8 0f00 	cmp.w	r8, #0
 800f10a:	d0e2      	beq.n	800f0d2 <f_read+0x26>
 800f10c:	9500      	str	r5, [sp, #0]
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f10e:	f3c0 0c08 	ubfx	ip, r0, #0, #9
 800f112:	f1bc 0f00 	cmp.w	ip, #0
 800f116:	d152      	bne.n	800f1be <f_read+0x112>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f118:	f8ba 200a 	ldrh.w	r2, [sl, #10]
 800f11c:	0a43      	lsrs	r3, r0, #9
 800f11e:	3a01      	subs	r2, #1
			if (csect == 0) {					/* On the cluster boundary? */
 800f120:	ea12 2250 	ands.w	r2, r2, r0, lsr #9
 800f124:	d036      	beq.n	800f194 <f_read+0xe8>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f126:	69e0      	ldr	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f128:	f8da 3014 	ldr.w	r3, [sl, #20]
	clst -= 2;
 800f12c:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f12e:	3b02      	subs	r3, #2
 800f130:	4298      	cmp	r0, r3
 800f132:	d23d      	bcs.n	800f1b0 <f_read+0x104>
	return clst * fs->csize + fs->database;
 800f134:	f8ba 100a 	ldrh.w	r1, [sl, #10]
 800f138:	f8da 3028 	ldr.w	r3, [sl, #40]	@ 0x28
 800f13c:	fb01 3300 	mla	r3, r1, r0, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f140:	2b00      	cmp	r3, #0
 800f142:	d035      	beq.n	800f1b0 <f_read+0x104>
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f144:	f5b8 7f00 	cmp.w	r8, #512	@ 0x200
			sect += csect;
 800f148:	eb02 0903 	add.w	r9, r2, r3
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f14c:	d378      	bcc.n	800f240 <f_read+0x194>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f14e:	eb02 2058 	add.w	r0, r2, r8, lsr #9
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f152:	ea4f 2558 	mov.w	r5, r8, lsr #9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f156:	4288      	cmp	r0, r1
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f158:	f89a 0001 	ldrb.w	r0, [sl, #1]
					cc = fs->csize - csect;
 800f15c:	bf88      	it	hi
 800f15e:	1a8d      	subhi	r5, r1, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f160:	464a      	mov	r2, r9
 800f162:	4631      	mov	r1, r6
 800f164:	462b      	mov	r3, r5
 800f166:	f7fe fcd1 	bl	800db0c <disk_read>
 800f16a:	2800      	cmp	r0, #0
 800f16c:	f040 8094 	bne.w	800f298 <f_read+0x1ec>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f170:	f994 2014 	ldrsb.w	r2, [r4, #20]
 800f174:	2a00      	cmp	r2, #0
 800f176:	f2c0 80ad 	blt.w	800f2d4 <f_read+0x228>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f17a:	026a      	lsls	r2, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f17c:	69a0      	ldr	r0, [r4, #24]
	for ( ;  btr;								/* Repeat until all data read */
 800f17e:	ebb8 0802 	subs.w	r8, r8, r2
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f182:	683b      	ldr	r3, [r7, #0]
 800f184:	4416      	add	r6, r2
 800f186:	4410      	add	r0, r2
 800f188:	4413      	add	r3, r2
 800f18a:	61a0      	str	r0, [r4, #24]
 800f18c:	603b      	str	r3, [r7, #0]
	for ( ;  btr;								/* Repeat until all data read */
 800f18e:	d1be      	bne.n	800f10e <f_read+0x62>
 800f190:	9d00      	ldr	r5, [sp, #0]
 800f192:	e79e      	b.n	800f0d2 <f_read+0x26>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f194:	2800      	cmp	r0, #0
 800f196:	d16b      	bne.n	800f270 <f_read+0x1c4>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f198:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f19a:	2801      	cmp	r0, #1
 800f19c:	d908      	bls.n	800f1b0 <f_read+0x104>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f19e:	1c43      	adds	r3, r0, #1
 800f1a0:	d07a      	beq.n	800f298 <f_read+0x1ec>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f1a2:	f8da 3014 	ldr.w	r3, [sl, #20]
				fp->clust = clst;				/* Update current cluster */
 800f1a6:	61e0      	str	r0, [r4, #28]
	clst -= 2;
 800f1a8:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f1aa:	3b02      	subs	r3, #2
 800f1ac:	4298      	cmp	r0, r3
 800f1ae:	d3c1      	bcc.n	800f134 <f_read+0x88>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f1b0:	2302      	movs	r3, #2
 800f1b2:	461d      	mov	r5, r3
 800f1b4:	7563      	strb	r3, [r4, #21]
}
 800f1b6:	4628      	mov	r0, r5
 800f1b8:	b003      	add	sp, #12
 800f1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f1be:	f104 0130 	add.w	r1, r4, #48	@ 0x30
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f1c2:	f5cc 7300 	rsb	r3, ip, #512	@ 0x200
 800f1c6:	4543      	cmp	r3, r8
 800f1c8:	bf28      	it	cs
 800f1ca:	4643      	movcs	r3, r8
 800f1cc:	461a      	mov	r2, r3
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f1ce:	eb01 030c 	add.w	r3, r1, ip
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f1d2:	1e50      	subs	r0, r2, #1
 800f1d4:	2805      	cmp	r0, #5
 800f1d6:	d905      	bls.n	800f1e4 <f_read+0x138>
 800f1d8:	f10c 0c01 	add.w	ip, ip, #1
 800f1dc:	4461      	add	r1, ip
 800f1de:	1a71      	subs	r1, r6, r1
 800f1e0:	2902      	cmp	r1, #2
 800f1e2:	d809      	bhi.n	800f1f8 <f_read+0x14c>
 800f1e4:	1e71      	subs	r1, r6, #1
 800f1e6:	eb03 0c02 	add.w	ip, r3, r2
			*d++ = *s++;
 800f1ea:	f813 0b01 	ldrb.w	r0, [r3], #1
		} while (--cnt);
 800f1ee:	4563      	cmp	r3, ip
			*d++ = *s++;
 800f1f0:	f801 0f01 	strb.w	r0, [r1, #1]!
		} while (--cnt);
 800f1f4:	d1f9      	bne.n	800f1ea <f_read+0x13e>
 800f1f6:	e7c1      	b.n	800f17c <f_read+0xd0>
 800f1f8:	f022 0e03 	bic.w	lr, r2, #3
 800f1fc:	4619      	mov	r1, r3
 800f1fe:	4630      	mov	r0, r6
 800f200:	449e      	add	lr, r3
			*d++ = *s++;
 800f202:	f851 5b04 	ldr.w	r5, [r1], #4
 800f206:	4571      	cmp	r1, lr
 800f208:	f840 5b04 	str.w	r5, [r0], #4
		} while (--cnt);
 800f20c:	d1f9      	bne.n	800f202 <f_read+0x156>
 800f20e:	f022 0103 	bic.w	r1, r2, #3
 800f212:	0795      	lsls	r5, r2, #30
 800f214:	f002 0003 	and.w	r0, r2, #3
 800f218:	eb06 0c01 	add.w	ip, r6, r1
 800f21c:	eb03 0e01 	add.w	lr, r3, r1
 800f220:	d0ac      	beq.n	800f17c <f_read+0xd0>
			*d++ = *s++;
 800f222:	5c5b      	ldrb	r3, [r3, r1]
		} while (--cnt);
 800f224:	2801      	cmp	r0, #1
			*d++ = *s++;
 800f226:	5473      	strb	r3, [r6, r1]
		} while (--cnt);
 800f228:	d0a8      	beq.n	800f17c <f_read+0xd0>
			*d++ = *s++;
 800f22a:	f89e 3001 	ldrb.w	r3, [lr, #1]
		} while (--cnt);
 800f22e:	2802      	cmp	r0, #2
			*d++ = *s++;
 800f230:	f88c 3001 	strb.w	r3, [ip, #1]
		} while (--cnt);
 800f234:	d0a2      	beq.n	800f17c <f_read+0xd0>
			*d++ = *s++;
 800f236:	f89e 3002 	ldrb.w	r3, [lr, #2]
 800f23a:	f88c 3002 	strb.w	r3, [ip, #2]
		} while (--cnt);
 800f23e:	e79d      	b.n	800f17c <f_read+0xd0>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f240:	6a22      	ldr	r2, [r4, #32]
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f242:	f104 0130 	add.w	r1, r4, #48	@ 0x30
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f246:	454a      	cmp	r2, r9
 800f248:	d00c      	beq.n	800f264 <f_read+0x1b8>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f24a:	f994 3014 	ldrsb.w	r3, [r4, #20]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f24e:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f252:	2b00      	cmp	r3, #0
 800f254:	db30      	blt.n	800f2b8 <f_read+0x20c>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f256:	2301      	movs	r3, #1
 800f258:	464a      	mov	r2, r9
 800f25a:	9101      	str	r1, [sp, #4]
 800f25c:	f7fe fc56 	bl	800db0c <disk_read>
 800f260:	9901      	ldr	r1, [sp, #4]
 800f262:	b9c8      	cbnz	r0, 800f298 <f_read+0x1ec>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f264:	69a3      	ldr	r3, [r4, #24]
			fp->sect = sect;
 800f266:	f8c4 9020 	str.w	r9, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f26a:	f3c3 0c08 	ubfx	ip, r3, #0, #9
 800f26e:	e7a8      	b.n	800f1c2 <f_read+0x116>
					if (fp->cltbl) {
 800f270:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	FATFS *fs = fp->obj.fs;
 800f272:	6821      	ldr	r1, [r4, #0]
					if (fp->cltbl) {
 800f274:	b1c8      	cbz	r0, 800f2aa <f_read+0x1fe>
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f276:	8949      	ldrh	r1, [r1, #10]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f278:	3004      	adds	r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f27a:	fbb3 f3f1 	udiv	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f27e:	6801      	ldr	r1, [r0, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f280:	b929      	cbnz	r1, 800f28e <f_read+0x1e2>
 800f282:	e795      	b.n	800f1b0 <f_read+0x104>
		cl -= ncl; tbl++;		/* Next fragment */
 800f284:	1a5b      	subs	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f286:	f850 1f08 	ldr.w	r1, [r0, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f28a:	2900      	cmp	r1, #0
 800f28c:	d090      	beq.n	800f1b0 <f_read+0x104>
		if (cl < ncl) break;	/* In this fragment? */
 800f28e:	428b      	cmp	r3, r1
 800f290:	d2f8      	bcs.n	800f284 <f_read+0x1d8>
	return cl + *tbl;	/* Return the cluster number */
 800f292:	6840      	ldr	r0, [r0, #4]
 800f294:	4418      	add	r0, r3
 800f296:	e780      	b.n	800f19a <f_read+0xee>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f298:	465d      	mov	r5, fp
 800f29a:	2301      	movs	r3, #1
}
 800f29c:	4628      	mov	r0, r5
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f29e:	7563      	strb	r3, [r4, #21]
}
 800f2a0:	b003      	add	sp, #12
 800f2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f2a6:	2507      	movs	r5, #7
 800f2a8:	e713      	b.n	800f0d2 <f_read+0x26>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f2aa:	4608      	mov	r0, r1
 800f2ac:	69e1      	ldr	r1, [r4, #28]
 800f2ae:	9201      	str	r2, [sp, #4]
 800f2b0:	f7fe ff70 	bl	800e194 <get_fat.isra.0>
 800f2b4:	9a01      	ldr	r2, [sp, #4]
 800f2b6:	e770      	b.n	800f19a <f_read+0xee>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	9101      	str	r1, [sp, #4]
 800f2bc:	f7fe fc34 	bl	800db28 <disk_write>
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	d1e9      	bne.n	800f298 <f_read+0x1ec>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f2c4:	7d23      	ldrb	r3, [r4, #20]
 800f2c6:	9901      	ldr	r1, [sp, #4]
 800f2c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2cc:	7523      	strb	r3, [r4, #20]
 800f2ce:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800f2d2:	e7c0      	b.n	800f256 <f_read+0x1aa>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f2d4:	6a22      	ldr	r2, [r4, #32]
 800f2d6:	eba2 0209 	sub.w	r2, r2, r9
 800f2da:	42aa      	cmp	r2, r5
 800f2dc:	f4bf af4d 	bcs.w	800f17a <f_read+0xce>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f2e0:	eb06 2242 	add.w	r2, r6, r2, lsl #9
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f2e4:	f104 0131 	add.w	r1, r4, #49	@ 0x31
 800f2e8:	1a51      	subs	r1, r2, r1
 800f2ea:	2902      	cmp	r1, #2
 800f2ec:	d90a      	bls.n	800f304 <f_read+0x258>
 800f2ee:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800f2f2:	f502 7c00 	add.w	ip, r2, #512	@ 0x200
			*d++ = *s++;
 800f2f6:	f851 3b04 	ldr.w	r3, [r1], #4
 800f2fa:	f842 3b04 	str.w	r3, [r2], #4
		} while (--cnt);
 800f2fe:	4562      	cmp	r2, ip
 800f300:	d1f9      	bne.n	800f2f6 <f_read+0x24a>
 800f302:	e73a      	b.n	800f17a <f_read+0xce>
 800f304:	3a01      	subs	r2, #1
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f306:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800f30a:	f504 7c0c 	add.w	ip, r4, #560	@ 0x230
			*d++ = *s++;
 800f30e:	f811 3b01 	ldrb.w	r3, [r1], #1
		} while (--cnt);
 800f312:	458c      	cmp	ip, r1
			*d++ = *s++;
 800f314:	f802 3f01 	strb.w	r3, [r2, #1]!
		} while (--cnt);
 800f318:	d1f9      	bne.n	800f30e <f_read+0x262>
 800f31a:	e72e      	b.n	800f17a <f_read+0xce>

0800f31c <f_close>:
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f31c:	b158      	cbz	r0, 800f336 <f_close+0x1a>
 800f31e:	6803      	ldr	r3, [r0, #0]
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f320:	b570      	push	{r4, r5, r6, lr}
 800f322:	4604      	mov	r4, r0
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f324:	b12b      	cbz	r3, 800f332 <f_close+0x16>
 800f326:	781a      	ldrb	r2, [r3, #0]
 800f328:	b11a      	cbz	r2, 800f332 <f_close+0x16>
 800f32a:	8881      	ldrh	r1, [r0, #4]
 800f32c:	88da      	ldrh	r2, [r3, #6]
 800f32e:	4291      	cmp	r1, r2
 800f330:	d003      	beq.n	800f33a <f_close+0x1e>
{
 800f332:	2009      	movs	r0, #9
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800f334:	bd70      	pop	{r4, r5, r6, pc}
{
 800f336:	2009      	movs	r0, #9
}
 800f338:	4770      	bx	lr
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f33a:	7858      	ldrb	r0, [r3, #1]
 800f33c:	f7fe fbc6 	bl	800dacc <disk_status>
 800f340:	07c1      	lsls	r1, r0, #31
 800f342:	d4f6      	bmi.n	800f332 <f_close+0x16>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f344:	7d23      	ldrb	r3, [r4, #20]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f346:	6825      	ldr	r5, [r4, #0]
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f348:	065a      	lsls	r2, r3, #25
 800f34a:	d52e      	bpl.n	800f3aa <f_close+0x8e>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f34c:	061b      	lsls	r3, r3, #24
 800f34e:	d451      	bmi.n	800f3f4 <f_close+0xd8>
			tm = GET_FATTIME();				/* Modified time */
 800f350:	f7fe fad2 	bl	800d8f8 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 800f354:	6a61      	ldr	r1, [r4, #36]	@ 0x24
			tm = GET_FATTIME();				/* Modified time */
 800f356:	4606      	mov	r6, r0
				res = move_window(fs, fp->dir_sect);
 800f358:	4628      	mov	r0, r5
 800f35a:	f7fe fcf3 	bl	800dd44 <move_window>
				if (res == FR_OK) {
 800f35e:	2800      	cmp	r0, #0
 800f360:	d1e8      	bne.n	800f334 <f_close+0x18>
					dir = fp->dir_ptr;
 800f362:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f364:	7ada      	ldrb	r2, [r3, #11]
 800f366:	f042 0220 	orr.w	r2, r2, #32
 800f36a:	72da      	strb	r2, [r3, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f36c:	68a2      	ldr	r2, [r4, #8]
 800f36e:	6821      	ldr	r1, [r4, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f370:	f3c2 2007 	ubfx	r0, r2, #8, #8
 800f374:	769a      	strb	r2, [r3, #26]
	*ptr++ = (BYTE)val;
 800f376:	76d8      	strb	r0, [r3, #27]
	if (fs->fs_type == FS_FAT32) {
 800f378:	7809      	ldrb	r1, [r1, #0]
 800f37a:	2903      	cmp	r1, #3
 800f37c:	d103      	bne.n	800f386 <f_close+0x6a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f37e:	0c12      	lsrs	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800f380:	751a      	strb	r2, [r3, #20]
 800f382:	0a12      	lsrs	r2, r2, #8
	*ptr++ = (BYTE)val;
 800f384:	755a      	strb	r2, [r3, #21]
	*ptr++ = (BYTE)val; val >>= 8;
 800f386:	68e1      	ldr	r1, [r4, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 800f388:	2200      	movs	r2, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800f38a:	f8c3 6016 	str.w	r6, [r3, #22]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f38e:	4628      	mov	r0, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800f390:	61d9      	str	r1, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800f392:	825a      	strh	r2, [r3, #18]
					fs->wflag = 1;
 800f394:	2301      	movs	r3, #1
 800f396:	70eb      	strb	r3, [r5, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f398:	f7fe fc76 	bl	800dc88 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f39c:	7d23      	ldrb	r3, [r4, #20]
 800f39e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f3a2:	7523      	strb	r3, [r4, #20]
	if (res == FR_OK)
 800f3a4:	2800      	cmp	r0, #0
 800f3a6:	d1c5      	bne.n	800f334 <f_close+0x18>
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f3a8:	6825      	ldr	r5, [r4, #0]
 800f3aa:	2d00      	cmp	r5, #0
 800f3ac:	d0c1      	beq.n	800f332 <f_close+0x16>
 800f3ae:	782b      	ldrb	r3, [r5, #0]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d0be      	beq.n	800f332 <f_close+0x16>
 800f3b4:	88a2      	ldrh	r2, [r4, #4]
 800f3b6:	88eb      	ldrh	r3, [r5, #6]
 800f3b8:	429a      	cmp	r2, r3
 800f3ba:	d1ba      	bne.n	800f332 <f_close+0x16>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f3bc:	7868      	ldrb	r0, [r5, #1]
 800f3be:	f7fe fb85 	bl	800dacc <disk_status>
 800f3c2:	f010 0001 	ands.w	r0, r0, #1
 800f3c6:	d1b4      	bne.n	800f332 <f_close+0x16>
	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f3c8:	6923      	ldr	r3, [r4, #16]
 800f3ca:	3b01      	subs	r3, #1
 800f3cc:	2b01      	cmp	r3, #1
 800f3ce:	d81e      	bhi.n	800f40e <f_close+0xf2>
		n = Files[i].ctr;
 800f3d0:	4912      	ldr	r1, [pc, #72]	@ (800f41c <f_close+0x100>)
 800f3d2:	011d      	lsls	r5, r3, #4
 800f3d4:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800f3d8:	899a      	ldrh	r2, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f3da:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800f3de:	d01a      	beq.n	800f416 <f_close+0xfa>
		if (n > 0) n--;				/* Decrement read mode open count */
 800f3e0:	b11a      	cbz	r2, 800f3ea <f_close+0xce>
 800f3e2:	3a01      	subs	r2, #1
 800f3e4:	b292      	uxth	r2, r2
		Files[i].ctr = n;
 800f3e6:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f3e8:	b90a      	cbnz	r2, 800f3ee <f_close+0xd2>
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	514b      	str	r3, [r1, r5]
				fp->obj.fs = 0;			/* Invalidate file object */
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	6023      	str	r3, [r4, #0]
}
 800f3f2:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f3f4:	2301      	movs	r3, #1
 800f3f6:	6a22      	ldr	r2, [r4, #32]
 800f3f8:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800f3fc:	7868      	ldrb	r0, [r5, #1]
 800f3fe:	f7fe fb93 	bl	800db28 <disk_write>
 800f402:	b930      	cbnz	r0, 800f412 <f_close+0xf6>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f404:	7d23      	ldrb	r3, [r4, #20]
 800f406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f40a:	7523      	strb	r3, [r4, #20]
 800f40c:	e7a0      	b.n	800f350 <f_close+0x34>
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f40e:	2002      	movs	r0, #2
}
 800f410:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f412:	2001      	movs	r0, #1
}
 800f414:	bd70      	pop	{r4, r5, r6, pc}
		Files[i].ctr = n;
 800f416:	8198      	strh	r0, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f418:	e7e7      	b.n	800f3ea <f_close+0xce>
 800f41a:	bf00      	nop
 800f41c:	240ac8b0 	.word	0x240ac8b0

0800f420 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f424:	b085      	sub	sp, #20
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f426:	b148      	cbz	r0, 800f43c <f_lseek+0x1c>
 800f428:	6803      	ldr	r3, [r0, #0]
 800f42a:	4604      	mov	r4, r0
 800f42c:	b133      	cbz	r3, 800f43c <f_lseek+0x1c>
 800f42e:	781a      	ldrb	r2, [r3, #0]
 800f430:	b122      	cbz	r2, 800f43c <f_lseek+0x1c>
 800f432:	460e      	mov	r6, r1
 800f434:	88da      	ldrh	r2, [r3, #6]
 800f436:	8881      	ldrh	r1, [r0, #4]
 800f438:	4291      	cmp	r1, r2
 800f43a:	d004      	beq.n	800f446 <f_lseek+0x26>
	FRESULT res = FR_INVALID_OBJECT;
 800f43c:	2509      	movs	r5, #9
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 800f43e:	4628      	mov	r0, r5
 800f440:	b005      	add	sp, #20
 800f442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f446:	7858      	ldrb	r0, [r3, #1]
 800f448:	f7fe fb40 	bl	800dacc <disk_status>
 800f44c:	07c3      	lsls	r3, r0, #31
 800f44e:	d4f5      	bmi.n	800f43c <f_lseek+0x1c>
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f450:	7d65      	ldrb	r5, [r4, #21]
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f452:	2d00      	cmp	r5, #0
 800f454:	d1f3      	bne.n	800f43e <f_lseek+0x1e>
	if (fp->cltbl) {	/* Fast seek */
 800f456:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f458:	f8d4 9000 	ldr.w	r9, [r4]
	if (fp->cltbl) {	/* Fast seek */
 800f45c:	b1f8      	cbz	r0, 800f49e <f_lseek+0x7e>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f45e:	1c77      	adds	r7, r6, #1
 800f460:	d05d      	beq.n	800f51e <f_lseek+0xfe>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f462:	68e3      	ldr	r3, [r4, #12]
 800f464:	429e      	cmp	r6, r3
 800f466:	bf28      	it	cs
 800f468:	461e      	movcs	r6, r3
			fp->fptr = ofs;				/* Set file pointer */
 800f46a:	61a6      	str	r6, [r4, #24]
			if (ofs) {
 800f46c:	2e00      	cmp	r6, #0
 800f46e:	d0e6      	beq.n	800f43e <f_lseek+0x1e>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f470:	f106 3cff 	add.w	ip, r6, #4294967295
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f474:	f8b9 700a 	ldrh.w	r7, [r9, #10]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f478:	6843      	ldr	r3, [r0, #4]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f47a:	1d02      	adds	r2, r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f47c:	ea4f 2c5c 	mov.w	ip, ip, lsr #9
 800f480:	fbbc f1f7 	udiv	r1, ip, r7
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f484:	b92b      	cbnz	r3, 800f492 <f_lseek+0x72>
 800f486:	e05f      	b.n	800f548 <f_lseek+0x128>
		cl -= ncl; tbl++;		/* Next fragment */
 800f488:	1ac9      	subs	r1, r1, r3
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f48a:	f852 3f08 	ldr.w	r3, [r2, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d05a      	beq.n	800f548 <f_lseek+0x128>
		if (cl < ncl) break;	/* In this fragment? */
 800f492:	428b      	cmp	r3, r1
 800f494:	d9f8      	bls.n	800f488 <f_lseek+0x68>
	return cl + *tbl;	/* Return the cluster number */
 800f496:	6853      	ldr	r3, [r2, #4]
 800f498:	440b      	add	r3, r1
	clst -= 2;
 800f49a:	1e99      	subs	r1, r3, #2
	return cl + *tbl;	/* Return the cluster number */
 800f49c:	e056      	b.n	800f54c <f_lseek+0x12c>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f49e:	68e2      	ldr	r2, [r4, #12]
		ifptr = fp->fptr;
 800f4a0:	69a3      	ldr	r3, [r4, #24]
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f4a2:	42b2      	cmp	r2, r6
 800f4a4:	d204      	bcs.n	800f4b0 <f_lseek+0x90>
 800f4a6:	7d21      	ldrb	r1, [r4, #20]
 800f4a8:	0788      	lsls	r0, r1, #30
 800f4aa:	f100 809b 	bmi.w	800f5e4 <f_lseek+0x1c4>
 800f4ae:	4616      	mov	r6, r2
		fp->fptr = nsect = 0;
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	61a2      	str	r2, [r4, #24]
		if (ofs) {
 800f4b4:	2e00      	cmp	r6, #0
 800f4b6:	d0c2      	beq.n	800f43e <f_lseek+0x1e>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f4b8:	f8b9 800a 	ldrh.w	r8, [r9, #10]
 800f4bc:	ea4f 2848 	mov.w	r8, r8, lsl #9
			if (ifptr > 0 &&
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d16e      	bne.n	800f5a2 <f_lseek+0x182>
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f4c4:	68a7      	ldr	r7, [r4, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f4c6:	2f00      	cmp	r7, #0
 800f4c8:	f000 811e 	beq.w	800f708 <f_lseek+0x2e8>
				fp->clust = clst;
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	61e7      	str	r7, [r4, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f4d0:	45b0      	cmp	r8, r6
 800f4d2:	f080 8155 	bcs.w	800f780 <f_lseek+0x360>
 800f4d6:	4639      	mov	r1, r7
 800f4d8:	e014      	b.n	800f504 <f_lseek+0xe4>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f4da:	f7fe feb1 	bl	800e240 <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f4de:	4601      	mov	r1, r0
 800f4e0:	2800      	cmp	r0, #0
 800f4e2:	f000 8148 	beq.w	800f776 <f_lseek+0x356>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f4e6:	1c4b      	adds	r3, r1, #1
 800f4e8:	f000 80c7 	beq.w	800f67a <f_lseek+0x25a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f4ec:	2901      	cmp	r1, #1
 800f4ee:	d91d      	bls.n	800f52c <f_lseek+0x10c>
 800f4f0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f4f4:	428b      	cmp	r3, r1
 800f4f6:	d919      	bls.n	800f52c <f_lseek+0x10c>
				fp->fptr += ofs;
 800f4f8:	69a2      	ldr	r2, [r4, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 800f4fa:	45b0      	cmp	r8, r6
					fp->clust = clst;
 800f4fc:	61e1      	str	r1, [r4, #28]
				fp->fptr += ofs;
 800f4fe:	4613      	mov	r3, r2
				while (ofs > bcs) {						/* Cluster following loop */
 800f500:	f080 8120 	bcs.w	800f744 <f_lseek+0x324>
					ofs -= bcs; fp->fptr += bcs;
 800f504:	4443      	add	r3, r8
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f506:	4620      	mov	r0, r4
					ofs -= bcs; fp->fptr += bcs;
 800f508:	eba6 0608 	sub.w	r6, r6, r8
 800f50c:	61a3      	str	r3, [r4, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f50e:	7d23      	ldrb	r3, [r4, #20]
 800f510:	079a      	lsls	r2, r3, #30
 800f512:	d4e2      	bmi.n	800f4da <f_lseek+0xba>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f514:	6820      	ldr	r0, [r4, #0]
 800f516:	f7fe fe3d 	bl	800e194 <get_fat.isra.0>
 800f51a:	4601      	mov	r1, r0
 800f51c:	e7e3      	b.n	800f4e6 <f_lseek+0xc6>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f51e:	4680      	mov	r8, r0
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f520:	68a2      	ldr	r2, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f522:	f858 1b04 	ldr.w	r1, [r8], #4
			if (cl) {
 800f526:	b12a      	cbz	r2, 800f534 <f_lseek+0x114>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f528:	2a01      	cmp	r2, #1
 800f52a:	d15f      	bne.n	800f5ec <f_lseek+0x1cc>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f52c:	2302      	movs	r3, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f52e:	461d      	mov	r5, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f530:	7563      	strb	r3, [r4, #21]
 800f532:	e784      	b.n	800f43e <f_lseek+0x1e>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f534:	f04f 0a02 	mov.w	sl, #2
			if (ulen <= tlen) {
 800f538:	458a      	cmp	sl, r1
			*fp->cltbl = ulen;	/* Number of items used */
 800f53a:	f8c0 a000 	str.w	sl, [r0]
			if (ulen <= tlen) {
 800f53e:	d853      	bhi.n	800f5e8 <f_lseek+0x1c8>
				*tbl = 0;		/* Terminate table */
 800f540:	2300      	movs	r3, #0
 800f542:	f8c8 3000 	str.w	r3, [r8]
 800f546:	e77a      	b.n	800f43e <f_lseek+0x1e>
 800f548:	f06f 0101 	mvn.w	r1, #1
				fp->clust = clmt_clust(fp, ofs - 1);
 800f54c:	61e3      	str	r3, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f54e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f552:	3b02      	subs	r3, #2
 800f554:	428b      	cmp	r3, r1
 800f556:	d9e9      	bls.n	800f52c <f_lseek+0x10c>
	return clst * fs->csize + fs->database;
 800f558:	f8d9 2028 	ldr.w	r2, [r9, #40]	@ 0x28
 800f55c:	fb01 2207 	mla	r2, r1, r7, r2
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f560:	2a00      	cmp	r2, #0
 800f562:	d0e3      	beq.n	800f52c <f_lseek+0x10c>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f564:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800f568:	2e00      	cmp	r6, #0
 800f56a:	f43f af68 	beq.w	800f43e <f_lseek+0x1e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f56e:	3f01      	subs	r7, #1
 800f570:	ea07 070c 	and.w	r7, r7, ip
 800f574:	4417      	add	r7, r2
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f576:	6a22      	ldr	r2, [r4, #32]
 800f578:	42ba      	cmp	r2, r7
 800f57a:	f43f af60 	beq.w	800f43e <f_lseek+0x1e>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f57e:	f994 3014 	ldrsb.w	r3, [r4, #20]
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f582:	f104 0630 	add.w	r6, r4, #48	@ 0x30
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f586:	f899 0001 	ldrb.w	r0, [r9, #1]
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	f2c0 80af 	blt.w	800f6ee <f_lseek+0x2ce>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f590:	4631      	mov	r1, r6
 800f592:	2301      	movs	r3, #1
 800f594:	463a      	mov	r2, r7
 800f596:	f7fe fab9 	bl	800db0c <disk_read>
 800f59a:	2800      	cmp	r0, #0
 800f59c:	d16d      	bne.n	800f67a <f_lseek+0x25a>
			fp->sect = nsect;
 800f59e:	6227      	str	r7, [r4, #32]
 800f5a0:	e74d      	b.n	800f43e <f_lseek+0x1e>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f5a2:	3b01      	subs	r3, #1
 800f5a4:	1e72      	subs	r2, r6, #1
 800f5a6:	fbb3 f1f8 	udiv	r1, r3, r8
 800f5aa:	fbb2 f2f8 	udiv	r2, r2, r8
			if (ifptr > 0 &&
 800f5ae:	428a      	cmp	r2, r1
 800f5b0:	d388      	bcc.n	800f4c4 <f_lseek+0xa4>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f5b2:	f1c8 0200 	rsb	r2, r8, #0
				clst = fp->clust;
 800f5b6:	69e7      	ldr	r7, [r4, #28]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f5b8:	4013      	ands	r3, r2
				ofs -= fp->fptr;
 800f5ba:	1af6      	subs	r6, r6, r3
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f5bc:	61a3      	str	r3, [r4, #24]
			if (clst != 0) {
 800f5be:	2f00      	cmp	r7, #0
 800f5c0:	d186      	bne.n	800f4d0 <f_lseek+0xb0>
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f5c2:	68e2      	ldr	r2, [r4, #12]
 800f5c4:	429a      	cmp	r2, r3
 800f5c6:	d204      	bcs.n	800f5d2 <f_lseek+0x1b2>
			fp->flag |= FA_MODIFIED;
 800f5c8:	7d22      	ldrb	r2, [r4, #20]
			fp->obj.objsize = fp->fptr;
 800f5ca:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA_MODIFIED;
 800f5cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f5d0:	7522      	strb	r2, [r4, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f5d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	f43f af31 	beq.w	800f43e <f_lseek+0x1e>
 800f5dc:	6a22      	ldr	r2, [r4, #32]
 800f5de:	42ba      	cmp	r2, r7
 800f5e0:	d1cd      	bne.n	800f57e <f_lseek+0x15e>
 800f5e2:	e72c      	b.n	800f43e <f_lseek+0x1e>
		fp->fptr = nsect = 0;
 800f5e4:	61a5      	str	r5, [r4, #24]
		if (ofs) {
 800f5e6:	e767      	b.n	800f4b8 <f_lseek+0x98>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f5e8:	2511      	movs	r5, #17
 800f5ea:	e728      	b.n	800f43e <f_lseek+0x1e>
 800f5ec:	464f      	mov	r7, r9
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f5ee:	f04f 0a02 	mov.w	sl, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f5f2:	46c3      	mov	fp, r8
 800f5f4:	4616      	mov	r6, r2
 800f5f6:	9102      	str	r1, [sp, #8]
 800f5f8:	9503      	str	r5, [sp, #12]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f5fa:	4635      	mov	r5, r6
						pcl = cl; ncl++;
 800f5fc:	f04f 0801 	mov.w	r8, #1
 800f600:	9600      	str	r6, [sp, #0]
 800f602:	e033      	b.n	800f66c <f_lseek+0x24c>
		switch (fs->fs_type) {
 800f604:	783b      	ldrb	r3, [r7, #0]
 800f606:	2b02      	cmp	r3, #2
 800f608:	d04e      	beq.n	800f6a8 <f_lseek+0x288>
 800f60a:	2b03      	cmp	r3, #3
 800f60c:	d039      	beq.n	800f682 <f_lseek+0x262>
 800f60e:	2b01      	cmp	r3, #1
 800f610:	d18c      	bne.n	800f52c <f_lseek+0x10c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f612:	6a39      	ldr	r1, [r7, #32]
			bc = (UINT)clst; bc += bc / 2;
 800f614:	eb05 0655 	add.w	r6, r5, r5, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f618:	4638      	mov	r0, r7
 800f61a:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 800f61e:	f7fe fb91 	bl	800dd44 <move_window>
 800f622:	bb50      	cbnz	r0, 800f67a <f_lseek+0x25a>
			wc = fs->win[bc++ % SS(fs)];
 800f624:	f3c6 0208 	ubfx	r2, r6, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f628:	6a39      	ldr	r1, [r7, #32]
			wc = fs->win[bc++ % SS(fs)];
 800f62a:	3601      	adds	r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f62c:	4638      	mov	r0, r7
			wc = fs->win[bc++ % SS(fs)];
 800f62e:	443a      	add	r2, r7
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f630:	eb01 2156 	add.w	r1, r1, r6, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800f634:	f892 3030 	ldrb.w	r3, [r2, #48]	@ 0x30
 800f638:	9301      	str	r3, [sp, #4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f63a:	f7fe fb83 	bl	800dd44 <move_window>
 800f63e:	b9e0      	cbnz	r0, 800f67a <f_lseek+0x25a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f640:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800f644:	9a01      	ldr	r2, [sp, #4]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f646:	07ee      	lsls	r6, r5, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800f648:	443b      	add	r3, r7
 800f64a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f64e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f652:	d570      	bpl.n	800f736 <f_lseek+0x316>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f654:	2a1f      	cmp	r2, #31
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f656:	ea4f 1312 	mov.w	r3, r2, lsr #4
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f65a:	f67f af67 	bls.w	800f52c <f_lseek+0x10c>
					} while (cl == pcl + 1);
 800f65e:	3501      	adds	r5, #1
 800f660:	429d      	cmp	r5, r3
 800f662:	d131      	bne.n	800f6c8 <f_lseek+0x2a8>
						pcl = cl; ncl++;
 800f664:	f108 0801 	add.w	r8, r8, #1
 800f668:	461d      	mov	r5, r3
 800f66a:	6827      	ldr	r7, [r4, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f66c:	697b      	ldr	r3, [r7, #20]
 800f66e:	42ab      	cmp	r3, r5
 800f670:	d8c8      	bhi.n	800f604 <f_lseek+0x1e4>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f672:	2302      	movs	r3, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f674:	461d      	mov	r5, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f676:	7563      	strb	r3, [r4, #21]
 800f678:	e6e1      	b.n	800f43e <f_lseek+0x1e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f67a:	2301      	movs	r3, #1
 800f67c:	461d      	mov	r5, r3
 800f67e:	7563      	strb	r3, [r4, #21]
 800f680:	e6dd      	b.n	800f43e <f_lseek+0x1e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f682:	6a39      	ldr	r1, [r7, #32]
 800f684:	4638      	mov	r0, r7
 800f686:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 800f68a:	f7fe fb5b 	bl	800dd44 <move_window>
 800f68e:	2800      	cmp	r0, #0
 800f690:	d1f3      	bne.n	800f67a <f_lseek+0x25a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f692:	00ab      	lsls	r3, r5, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f694:	493e      	ldr	r1, [pc, #248]	@ (800f790 <f_lseek+0x370>)
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f696:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800f69a:	443b      	add	r3, r7
 800f69c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f69e:	420a      	tst	r2, r1
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f6a0:	f022 4370 	bic.w	r3, r2, #4026531840	@ 0xf0000000
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f6a4:	d1db      	bne.n	800f65e <f_lseek+0x23e>
 800f6a6:	e741      	b.n	800f52c <f_lseek+0x10c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f6a8:	6a39      	ldr	r1, [r7, #32]
 800f6aa:	4638      	mov	r0, r7
 800f6ac:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 800f6b0:	f7fe fb48 	bl	800dd44 <move_window>
 800f6b4:	2800      	cmp	r0, #0
 800f6b6:	d1e0      	bne.n	800f67a <f_lseek+0x25a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f6b8:	006b      	lsls	r3, r5, #1
 800f6ba:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800f6be:	443b      	add	r3, r7
 800f6c0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f6c2:	2b01      	cmp	r3, #1
 800f6c4:	d8cb      	bhi.n	800f65e <f_lseek+0x23e>
 800f6c6:	e731      	b.n	800f52c <f_lseek+0x10c>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f6c8:	f10a 0a02 	add.w	sl, sl, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f6cc:	9a02      	ldr	r2, [sp, #8]
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f6ce:	9e00      	ldr	r6, [sp, #0]
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f6d0:	4552      	cmp	r2, sl
 800f6d2:	d327      	bcc.n	800f724 <f_lseek+0x304>
						*tbl++ = ncl; *tbl++ = tcl;
 800f6d4:	465a      	mov	r2, fp
 800f6d6:	f842 8b08 	str.w	r8, [r2], #8
 800f6da:	f8cb 6004 	str.w	r6, [fp, #4]
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f6de:	f8d9 1014 	ldr.w	r1, [r9, #20]
 800f6e2:	4299      	cmp	r1, r3
 800f6e4:	d950      	bls.n	800f788 <f_lseek+0x368>
						*tbl++ = ncl; *tbl++ = tcl;
 800f6e6:	4693      	mov	fp, r2
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f6e8:	461e      	mov	r6, r3
 800f6ea:	6827      	ldr	r7, [r4, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f6ec:	e785      	b.n	800f5fa <f_lseek+0x1da>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f6ee:	2301      	movs	r3, #1
 800f6f0:	4631      	mov	r1, r6
 800f6f2:	f7fe fa19 	bl	800db28 <disk_write>
 800f6f6:	2800      	cmp	r0, #0
 800f6f8:	d1bf      	bne.n	800f67a <f_lseek+0x25a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f6fa:	7d23      	ldrb	r3, [r4, #20]
 800f6fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f700:	7523      	strb	r3, [r4, #20]
 800f702:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f706:	e743      	b.n	800f590 <f_lseek+0x170>
					clst = create_chain(&fp->obj, 0);
 800f708:	4639      	mov	r1, r7
 800f70a:	4620      	mov	r0, r4
 800f70c:	f7fe fd98 	bl	800e240 <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f710:	2801      	cmp	r0, #1
					clst = create_chain(&fp->obj, 0);
 800f712:	4607      	mov	r7, r0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f714:	f43f af0a 	beq.w	800f52c <f_lseek+0x10c>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f718:	1c41      	adds	r1, r0, #1
 800f71a:	d0ae      	beq.n	800f67a <f_lseek+0x25a>
				fp->fptr += ofs;
 800f71c:	69a3      	ldr	r3, [r4, #24]
					fp->obj.sclust = clst;
 800f71e:	60a0      	str	r0, [r4, #8]
				fp->clust = clst;
 800f720:	61e0      	str	r0, [r4, #28]
 800f722:	e74c      	b.n	800f5be <f_lseek+0x19e>
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f724:	f8d9 2014 	ldr.w	r2, [r9, #20]
 800f728:	429a      	cmp	r2, r3
 800f72a:	d8dd      	bhi.n	800f6e8 <f_lseek+0x2c8>
 800f72c:	46d8      	mov	r8, fp
 800f72e:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
			*fp->cltbl = ulen;	/* Number of items used */
 800f732:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800f734:	e700      	b.n	800f538 <f_lseek+0x118>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f736:	f640 71fe 	movw	r1, #4094	@ 0xffe
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f73a:	f3c2 030b 	ubfx	r3, r2, #0, #12
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f73e:	420a      	tst	r2, r1
 800f740:	d18d      	bne.n	800f65e <f_lseek+0x23e>
 800f742:	e6f3      	b.n	800f52c <f_lseek+0x10c>
				if (ofs % SS(fs)) {
 800f744:	460f      	mov	r7, r1
 800f746:	f3c6 0108 	ubfx	r1, r6, #0, #9
				fp->fptr += ofs;
 800f74a:	18b3      	adds	r3, r6, r2
 800f74c:	61a3      	str	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800f74e:	b1a9      	cbz	r1, 800f77c <f_lseek+0x35c>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f750:	f8d9 2014 	ldr.w	r2, [r9, #20]
	clst -= 2;
 800f754:	1eb9      	subs	r1, r7, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f756:	3a02      	subs	r2, #2
 800f758:	4291      	cmp	r1, r2
 800f75a:	f4bf aee7 	bcs.w	800f52c <f_lseek+0x10c>
	return clst * fs->csize + fs->database;
 800f75e:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 800f762:	f8d9 7028 	ldr.w	r7, [r9, #40]	@ 0x28
 800f766:	fb01 7702 	mla	r7, r1, r2, r7
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f76a:	2f00      	cmp	r7, #0
 800f76c:	f43f aede 	beq.w	800f52c <f_lseek+0x10c>
					nsect += (DWORD)(ofs / SS(fs));
 800f770:	eb07 2756 	add.w	r7, r7, r6, lsr #9
 800f774:	e725      	b.n	800f5c2 <f_lseek+0x1a2>
 800f776:	4607      	mov	r7, r0
				fp->fptr += ofs;
 800f778:	69a3      	ldr	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800f77a:	e722      	b.n	800f5c2 <f_lseek+0x1a2>
		fp->fptr = nsect = 0;
 800f77c:	460f      	mov	r7, r1
 800f77e:	e720      	b.n	800f5c2 <f_lseek+0x1a2>
				if (ofs % SS(fs)) {
 800f780:	f3c6 0108 	ubfx	r1, r6, #0, #9
 800f784:	69a2      	ldr	r2, [r4, #24]
 800f786:	e7e0      	b.n	800f74a <f_lseek+0x32a>
						*tbl++ = ncl; *tbl++ = tcl;
 800f788:	9902      	ldr	r1, [sp, #8]
 800f78a:	4690      	mov	r8, r2
 800f78c:	9d03      	ldr	r5, [sp, #12]
 800f78e:	e7d0      	b.n	800f732 <f_lseek+0x312>
 800f790:	0ffffffe 	.word	0x0ffffffe

0800f794 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800f794:	4b10      	ldr	r3, [pc, #64]	@ (800f7d8 <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f796:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 800f798:	7a5c      	ldrb	r4, [r3, #9]
 800f79a:	b9cc      	cbnz	r4, 800f7d0 <FATFS_LinkDriver+0x3c>
 800f79c:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 800f79e:	f004 00ff 	and.w	r0, r4, #255	@ 0xff
 800f7a2:	7a5c      	ldrb	r4, [r3, #9]
 800f7a4:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 800f7a6:	7a5c      	ldrb	r4, [r3, #9]
 800f7a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f7ac:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 800f7ae:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 800f7b0:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 800f7b2:	441c      	add	r4, r3
 800f7b4:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 800f7b6:	1c54      	adds	r4, r2, #1
    path[0] = DiskNum + '0';
 800f7b8:	3230      	adds	r2, #48	@ 0x30
    DiskNum = disk.nbr++;
 800f7ba:	b2e4      	uxtb	r4, r4
 800f7bc:	725c      	strb	r4, [r3, #9]
    path[1] = ':';
 800f7be:	243a      	movs	r4, #58	@ 0x3a
    path[2] = '/';
 800f7c0:	232f      	movs	r3, #47	@ 0x2f
    path[0] = DiskNum + '0';
 800f7c2:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 800f7c4:	704c      	strb	r4, [r1, #1]
    path[3] = 0;
 800f7c6:	70c8      	strb	r0, [r1, #3]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 800f7c8:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 800f7cc:	708b      	strb	r3, [r1, #2]
}
 800f7ce:	4770      	bx	lr
  uint8_t ret = 1;
 800f7d0:	2001      	movs	r0, #1
}
 800f7d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7d6:	4770      	bx	lr
 800f7d8:	240ac8d8 	.word	0x240ac8d8

0800f7dc <sniprintf>:
 800f7dc:	b40c      	push	{r2, r3}
 800f7de:	b530      	push	{r4, r5, lr}
 800f7e0:	4b17      	ldr	r3, [pc, #92]	@ (800f840 <sniprintf+0x64>)
 800f7e2:	1e0c      	subs	r4, r1, #0
 800f7e4:	681d      	ldr	r5, [r3, #0]
 800f7e6:	b09d      	sub	sp, #116	@ 0x74
 800f7e8:	da08      	bge.n	800f7fc <sniprintf+0x20>
 800f7ea:	238b      	movs	r3, #139	@ 0x8b
 800f7ec:	602b      	str	r3, [r5, #0]
 800f7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800f7f2:	b01d      	add	sp, #116	@ 0x74
 800f7f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f7f8:	b002      	add	sp, #8
 800f7fa:	4770      	bx	lr
 800f7fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f800:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f804:	bf14      	ite	ne
 800f806:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f80a:	4623      	moveq	r3, r4
 800f80c:	9304      	str	r3, [sp, #16]
 800f80e:	9307      	str	r3, [sp, #28]
 800f810:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f814:	9002      	str	r0, [sp, #8]
 800f816:	9006      	str	r0, [sp, #24]
 800f818:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f81c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f81e:	ab21      	add	r3, sp, #132	@ 0x84
 800f820:	a902      	add	r1, sp, #8
 800f822:	4628      	mov	r0, r5
 800f824:	9301      	str	r3, [sp, #4]
 800f826:	f000 f995 	bl	800fb54 <_svfiprintf_r>
 800f82a:	1c43      	adds	r3, r0, #1
 800f82c:	bfbc      	itt	lt
 800f82e:	238b      	movlt	r3, #139	@ 0x8b
 800f830:	602b      	strlt	r3, [r5, #0]
 800f832:	2c00      	cmp	r4, #0
 800f834:	d0dd      	beq.n	800f7f2 <sniprintf+0x16>
 800f836:	9b02      	ldr	r3, [sp, #8]
 800f838:	2200      	movs	r2, #0
 800f83a:	701a      	strb	r2, [r3, #0]
 800f83c:	e7d9      	b.n	800f7f2 <sniprintf+0x16>
 800f83e:	bf00      	nop
 800f840:	2400001c 	.word	0x2400001c

0800f844 <memset>:
 800f844:	4402      	add	r2, r0
 800f846:	4603      	mov	r3, r0
 800f848:	4293      	cmp	r3, r2
 800f84a:	d100      	bne.n	800f84e <memset+0xa>
 800f84c:	4770      	bx	lr
 800f84e:	f803 1b01 	strb.w	r1, [r3], #1
 800f852:	e7f9      	b.n	800f848 <memset+0x4>

0800f854 <__errno>:
 800f854:	4b01      	ldr	r3, [pc, #4]	@ (800f85c <__errno+0x8>)
 800f856:	6818      	ldr	r0, [r3, #0]
 800f858:	4770      	bx	lr
 800f85a:	bf00      	nop
 800f85c:	2400001c 	.word	0x2400001c

0800f860 <__libc_init_array>:
 800f860:	b570      	push	{r4, r5, r6, lr}
 800f862:	4d0d      	ldr	r5, [pc, #52]	@ (800f898 <__libc_init_array+0x38>)
 800f864:	4c0d      	ldr	r4, [pc, #52]	@ (800f89c <__libc_init_array+0x3c>)
 800f866:	1b64      	subs	r4, r4, r5
 800f868:	10a4      	asrs	r4, r4, #2
 800f86a:	2600      	movs	r6, #0
 800f86c:	42a6      	cmp	r6, r4
 800f86e:	d109      	bne.n	800f884 <__libc_init_array+0x24>
 800f870:	4d0b      	ldr	r5, [pc, #44]	@ (800f8a0 <__libc_init_array+0x40>)
 800f872:	4c0c      	ldr	r4, [pc, #48]	@ (800f8a4 <__libc_init_array+0x44>)
 800f874:	f000 fc66 	bl	8010144 <_init>
 800f878:	1b64      	subs	r4, r4, r5
 800f87a:	10a4      	asrs	r4, r4, #2
 800f87c:	2600      	movs	r6, #0
 800f87e:	42a6      	cmp	r6, r4
 800f880:	d105      	bne.n	800f88e <__libc_init_array+0x2e>
 800f882:	bd70      	pop	{r4, r5, r6, pc}
 800f884:	f855 3b04 	ldr.w	r3, [r5], #4
 800f888:	4798      	blx	r3
 800f88a:	3601      	adds	r6, #1
 800f88c:	e7ee      	b.n	800f86c <__libc_init_array+0xc>
 800f88e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f892:	4798      	blx	r3
 800f894:	3601      	adds	r6, #1
 800f896:	e7f2      	b.n	800f87e <__libc_init_array+0x1e>
 800f898:	080104f0 	.word	0x080104f0
 800f89c:	080104f0 	.word	0x080104f0
 800f8a0:	080104f0 	.word	0x080104f0
 800f8a4:	080104f4 	.word	0x080104f4

0800f8a8 <__retarget_lock_acquire_recursive>:
 800f8a8:	4770      	bx	lr

0800f8aa <__retarget_lock_release_recursive>:
 800f8aa:	4770      	bx	lr

0800f8ac <_free_r>:
 800f8ac:	b538      	push	{r3, r4, r5, lr}
 800f8ae:	4605      	mov	r5, r0
 800f8b0:	2900      	cmp	r1, #0
 800f8b2:	d041      	beq.n	800f938 <_free_r+0x8c>
 800f8b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8b8:	1f0c      	subs	r4, r1, #4
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	bfb8      	it	lt
 800f8be:	18e4      	addlt	r4, r4, r3
 800f8c0:	f000 f8e0 	bl	800fa84 <__malloc_lock>
 800f8c4:	4a1d      	ldr	r2, [pc, #116]	@ (800f93c <_free_r+0x90>)
 800f8c6:	6813      	ldr	r3, [r2, #0]
 800f8c8:	b933      	cbnz	r3, 800f8d8 <_free_r+0x2c>
 800f8ca:	6063      	str	r3, [r4, #4]
 800f8cc:	6014      	str	r4, [r2, #0]
 800f8ce:	4628      	mov	r0, r5
 800f8d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8d4:	f000 b8dc 	b.w	800fa90 <__malloc_unlock>
 800f8d8:	42a3      	cmp	r3, r4
 800f8da:	d908      	bls.n	800f8ee <_free_r+0x42>
 800f8dc:	6820      	ldr	r0, [r4, #0]
 800f8de:	1821      	adds	r1, r4, r0
 800f8e0:	428b      	cmp	r3, r1
 800f8e2:	bf01      	itttt	eq
 800f8e4:	6819      	ldreq	r1, [r3, #0]
 800f8e6:	685b      	ldreq	r3, [r3, #4]
 800f8e8:	1809      	addeq	r1, r1, r0
 800f8ea:	6021      	streq	r1, [r4, #0]
 800f8ec:	e7ed      	b.n	800f8ca <_free_r+0x1e>
 800f8ee:	461a      	mov	r2, r3
 800f8f0:	685b      	ldr	r3, [r3, #4]
 800f8f2:	b10b      	cbz	r3, 800f8f8 <_free_r+0x4c>
 800f8f4:	42a3      	cmp	r3, r4
 800f8f6:	d9fa      	bls.n	800f8ee <_free_r+0x42>
 800f8f8:	6811      	ldr	r1, [r2, #0]
 800f8fa:	1850      	adds	r0, r2, r1
 800f8fc:	42a0      	cmp	r0, r4
 800f8fe:	d10b      	bne.n	800f918 <_free_r+0x6c>
 800f900:	6820      	ldr	r0, [r4, #0]
 800f902:	4401      	add	r1, r0
 800f904:	1850      	adds	r0, r2, r1
 800f906:	4283      	cmp	r3, r0
 800f908:	6011      	str	r1, [r2, #0]
 800f90a:	d1e0      	bne.n	800f8ce <_free_r+0x22>
 800f90c:	6818      	ldr	r0, [r3, #0]
 800f90e:	685b      	ldr	r3, [r3, #4]
 800f910:	6053      	str	r3, [r2, #4]
 800f912:	4408      	add	r0, r1
 800f914:	6010      	str	r0, [r2, #0]
 800f916:	e7da      	b.n	800f8ce <_free_r+0x22>
 800f918:	d902      	bls.n	800f920 <_free_r+0x74>
 800f91a:	230c      	movs	r3, #12
 800f91c:	602b      	str	r3, [r5, #0]
 800f91e:	e7d6      	b.n	800f8ce <_free_r+0x22>
 800f920:	6820      	ldr	r0, [r4, #0]
 800f922:	1821      	adds	r1, r4, r0
 800f924:	428b      	cmp	r3, r1
 800f926:	bf04      	itt	eq
 800f928:	6819      	ldreq	r1, [r3, #0]
 800f92a:	685b      	ldreq	r3, [r3, #4]
 800f92c:	6063      	str	r3, [r4, #4]
 800f92e:	bf04      	itt	eq
 800f930:	1809      	addeq	r1, r1, r0
 800f932:	6021      	streq	r1, [r4, #0]
 800f934:	6054      	str	r4, [r2, #4]
 800f936:	e7ca      	b.n	800f8ce <_free_r+0x22>
 800f938:	bd38      	pop	{r3, r4, r5, pc}
 800f93a:	bf00      	nop
 800f93c:	240aca28 	.word	0x240aca28

0800f940 <sbrk_aligned>:
 800f940:	b570      	push	{r4, r5, r6, lr}
 800f942:	4e0f      	ldr	r6, [pc, #60]	@ (800f980 <sbrk_aligned+0x40>)
 800f944:	460c      	mov	r4, r1
 800f946:	6831      	ldr	r1, [r6, #0]
 800f948:	4605      	mov	r5, r0
 800f94a:	b911      	cbnz	r1, 800f952 <sbrk_aligned+0x12>
 800f94c:	f000 fba6 	bl	801009c <_sbrk_r>
 800f950:	6030      	str	r0, [r6, #0]
 800f952:	4621      	mov	r1, r4
 800f954:	4628      	mov	r0, r5
 800f956:	f000 fba1 	bl	801009c <_sbrk_r>
 800f95a:	1c43      	adds	r3, r0, #1
 800f95c:	d103      	bne.n	800f966 <sbrk_aligned+0x26>
 800f95e:	f04f 34ff 	mov.w	r4, #4294967295
 800f962:	4620      	mov	r0, r4
 800f964:	bd70      	pop	{r4, r5, r6, pc}
 800f966:	1cc4      	adds	r4, r0, #3
 800f968:	f024 0403 	bic.w	r4, r4, #3
 800f96c:	42a0      	cmp	r0, r4
 800f96e:	d0f8      	beq.n	800f962 <sbrk_aligned+0x22>
 800f970:	1a21      	subs	r1, r4, r0
 800f972:	4628      	mov	r0, r5
 800f974:	f000 fb92 	bl	801009c <_sbrk_r>
 800f978:	3001      	adds	r0, #1
 800f97a:	d1f2      	bne.n	800f962 <sbrk_aligned+0x22>
 800f97c:	e7ef      	b.n	800f95e <sbrk_aligned+0x1e>
 800f97e:	bf00      	nop
 800f980:	240aca24 	.word	0x240aca24

0800f984 <_malloc_r>:
 800f984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f988:	1ccd      	adds	r5, r1, #3
 800f98a:	f025 0503 	bic.w	r5, r5, #3
 800f98e:	3508      	adds	r5, #8
 800f990:	2d0c      	cmp	r5, #12
 800f992:	bf38      	it	cc
 800f994:	250c      	movcc	r5, #12
 800f996:	2d00      	cmp	r5, #0
 800f998:	4606      	mov	r6, r0
 800f99a:	db01      	blt.n	800f9a0 <_malloc_r+0x1c>
 800f99c:	42a9      	cmp	r1, r5
 800f99e:	d904      	bls.n	800f9aa <_malloc_r+0x26>
 800f9a0:	230c      	movs	r3, #12
 800f9a2:	6033      	str	r3, [r6, #0]
 800f9a4:	2000      	movs	r0, #0
 800f9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fa80 <_malloc_r+0xfc>
 800f9ae:	f000 f869 	bl	800fa84 <__malloc_lock>
 800f9b2:	f8d8 3000 	ldr.w	r3, [r8]
 800f9b6:	461c      	mov	r4, r3
 800f9b8:	bb44      	cbnz	r4, 800fa0c <_malloc_r+0x88>
 800f9ba:	4629      	mov	r1, r5
 800f9bc:	4630      	mov	r0, r6
 800f9be:	f7ff ffbf 	bl	800f940 <sbrk_aligned>
 800f9c2:	1c43      	adds	r3, r0, #1
 800f9c4:	4604      	mov	r4, r0
 800f9c6:	d158      	bne.n	800fa7a <_malloc_r+0xf6>
 800f9c8:	f8d8 4000 	ldr.w	r4, [r8]
 800f9cc:	4627      	mov	r7, r4
 800f9ce:	2f00      	cmp	r7, #0
 800f9d0:	d143      	bne.n	800fa5a <_malloc_r+0xd6>
 800f9d2:	2c00      	cmp	r4, #0
 800f9d4:	d04b      	beq.n	800fa6e <_malloc_r+0xea>
 800f9d6:	6823      	ldr	r3, [r4, #0]
 800f9d8:	4639      	mov	r1, r7
 800f9da:	4630      	mov	r0, r6
 800f9dc:	eb04 0903 	add.w	r9, r4, r3
 800f9e0:	f000 fb5c 	bl	801009c <_sbrk_r>
 800f9e4:	4581      	cmp	r9, r0
 800f9e6:	d142      	bne.n	800fa6e <_malloc_r+0xea>
 800f9e8:	6821      	ldr	r1, [r4, #0]
 800f9ea:	1a6d      	subs	r5, r5, r1
 800f9ec:	4629      	mov	r1, r5
 800f9ee:	4630      	mov	r0, r6
 800f9f0:	f7ff ffa6 	bl	800f940 <sbrk_aligned>
 800f9f4:	3001      	adds	r0, #1
 800f9f6:	d03a      	beq.n	800fa6e <_malloc_r+0xea>
 800f9f8:	6823      	ldr	r3, [r4, #0]
 800f9fa:	442b      	add	r3, r5
 800f9fc:	6023      	str	r3, [r4, #0]
 800f9fe:	f8d8 3000 	ldr.w	r3, [r8]
 800fa02:	685a      	ldr	r2, [r3, #4]
 800fa04:	bb62      	cbnz	r2, 800fa60 <_malloc_r+0xdc>
 800fa06:	f8c8 7000 	str.w	r7, [r8]
 800fa0a:	e00f      	b.n	800fa2c <_malloc_r+0xa8>
 800fa0c:	6822      	ldr	r2, [r4, #0]
 800fa0e:	1b52      	subs	r2, r2, r5
 800fa10:	d420      	bmi.n	800fa54 <_malloc_r+0xd0>
 800fa12:	2a0b      	cmp	r2, #11
 800fa14:	d917      	bls.n	800fa46 <_malloc_r+0xc2>
 800fa16:	1961      	adds	r1, r4, r5
 800fa18:	42a3      	cmp	r3, r4
 800fa1a:	6025      	str	r5, [r4, #0]
 800fa1c:	bf18      	it	ne
 800fa1e:	6059      	strne	r1, [r3, #4]
 800fa20:	6863      	ldr	r3, [r4, #4]
 800fa22:	bf08      	it	eq
 800fa24:	f8c8 1000 	streq.w	r1, [r8]
 800fa28:	5162      	str	r2, [r4, r5]
 800fa2a:	604b      	str	r3, [r1, #4]
 800fa2c:	4630      	mov	r0, r6
 800fa2e:	f000 f82f 	bl	800fa90 <__malloc_unlock>
 800fa32:	f104 000b 	add.w	r0, r4, #11
 800fa36:	1d23      	adds	r3, r4, #4
 800fa38:	f020 0007 	bic.w	r0, r0, #7
 800fa3c:	1ac2      	subs	r2, r0, r3
 800fa3e:	bf1c      	itt	ne
 800fa40:	1a1b      	subne	r3, r3, r0
 800fa42:	50a3      	strne	r3, [r4, r2]
 800fa44:	e7af      	b.n	800f9a6 <_malloc_r+0x22>
 800fa46:	6862      	ldr	r2, [r4, #4]
 800fa48:	42a3      	cmp	r3, r4
 800fa4a:	bf0c      	ite	eq
 800fa4c:	f8c8 2000 	streq.w	r2, [r8]
 800fa50:	605a      	strne	r2, [r3, #4]
 800fa52:	e7eb      	b.n	800fa2c <_malloc_r+0xa8>
 800fa54:	4623      	mov	r3, r4
 800fa56:	6864      	ldr	r4, [r4, #4]
 800fa58:	e7ae      	b.n	800f9b8 <_malloc_r+0x34>
 800fa5a:	463c      	mov	r4, r7
 800fa5c:	687f      	ldr	r7, [r7, #4]
 800fa5e:	e7b6      	b.n	800f9ce <_malloc_r+0x4a>
 800fa60:	461a      	mov	r2, r3
 800fa62:	685b      	ldr	r3, [r3, #4]
 800fa64:	42a3      	cmp	r3, r4
 800fa66:	d1fb      	bne.n	800fa60 <_malloc_r+0xdc>
 800fa68:	2300      	movs	r3, #0
 800fa6a:	6053      	str	r3, [r2, #4]
 800fa6c:	e7de      	b.n	800fa2c <_malloc_r+0xa8>
 800fa6e:	230c      	movs	r3, #12
 800fa70:	6033      	str	r3, [r6, #0]
 800fa72:	4630      	mov	r0, r6
 800fa74:	f000 f80c 	bl	800fa90 <__malloc_unlock>
 800fa78:	e794      	b.n	800f9a4 <_malloc_r+0x20>
 800fa7a:	6005      	str	r5, [r0, #0]
 800fa7c:	e7d6      	b.n	800fa2c <_malloc_r+0xa8>
 800fa7e:	bf00      	nop
 800fa80:	240aca28 	.word	0x240aca28

0800fa84 <__malloc_lock>:
 800fa84:	4801      	ldr	r0, [pc, #4]	@ (800fa8c <__malloc_lock+0x8>)
 800fa86:	f7ff bf0f 	b.w	800f8a8 <__retarget_lock_acquire_recursive>
 800fa8a:	bf00      	nop
 800fa8c:	240aca20 	.word	0x240aca20

0800fa90 <__malloc_unlock>:
 800fa90:	4801      	ldr	r0, [pc, #4]	@ (800fa98 <__malloc_unlock+0x8>)
 800fa92:	f7ff bf0a 	b.w	800f8aa <__retarget_lock_release_recursive>
 800fa96:	bf00      	nop
 800fa98:	240aca20 	.word	0x240aca20

0800fa9c <__ssputs_r>:
 800fa9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800faa0:	688e      	ldr	r6, [r1, #8]
 800faa2:	461f      	mov	r7, r3
 800faa4:	42be      	cmp	r6, r7
 800faa6:	680b      	ldr	r3, [r1, #0]
 800faa8:	4682      	mov	sl, r0
 800faaa:	460c      	mov	r4, r1
 800faac:	4690      	mov	r8, r2
 800faae:	d82d      	bhi.n	800fb0c <__ssputs_r+0x70>
 800fab0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fab4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fab8:	d026      	beq.n	800fb08 <__ssputs_r+0x6c>
 800faba:	6965      	ldr	r5, [r4, #20]
 800fabc:	6909      	ldr	r1, [r1, #16]
 800fabe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fac2:	eba3 0901 	sub.w	r9, r3, r1
 800fac6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800faca:	1c7b      	adds	r3, r7, #1
 800facc:	444b      	add	r3, r9
 800face:	106d      	asrs	r5, r5, #1
 800fad0:	429d      	cmp	r5, r3
 800fad2:	bf38      	it	cc
 800fad4:	461d      	movcc	r5, r3
 800fad6:	0553      	lsls	r3, r2, #21
 800fad8:	d527      	bpl.n	800fb2a <__ssputs_r+0x8e>
 800fada:	4629      	mov	r1, r5
 800fadc:	f7ff ff52 	bl	800f984 <_malloc_r>
 800fae0:	4606      	mov	r6, r0
 800fae2:	b360      	cbz	r0, 800fb3e <__ssputs_r+0xa2>
 800fae4:	6921      	ldr	r1, [r4, #16]
 800fae6:	464a      	mov	r2, r9
 800fae8:	f000 fae8 	bl	80100bc <memcpy>
 800faec:	89a3      	ldrh	r3, [r4, #12]
 800faee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800faf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faf6:	81a3      	strh	r3, [r4, #12]
 800faf8:	6126      	str	r6, [r4, #16]
 800fafa:	6165      	str	r5, [r4, #20]
 800fafc:	444e      	add	r6, r9
 800fafe:	eba5 0509 	sub.w	r5, r5, r9
 800fb02:	6026      	str	r6, [r4, #0]
 800fb04:	60a5      	str	r5, [r4, #8]
 800fb06:	463e      	mov	r6, r7
 800fb08:	42be      	cmp	r6, r7
 800fb0a:	d900      	bls.n	800fb0e <__ssputs_r+0x72>
 800fb0c:	463e      	mov	r6, r7
 800fb0e:	6820      	ldr	r0, [r4, #0]
 800fb10:	4632      	mov	r2, r6
 800fb12:	4641      	mov	r1, r8
 800fb14:	f000 faa8 	bl	8010068 <memmove>
 800fb18:	68a3      	ldr	r3, [r4, #8]
 800fb1a:	1b9b      	subs	r3, r3, r6
 800fb1c:	60a3      	str	r3, [r4, #8]
 800fb1e:	6823      	ldr	r3, [r4, #0]
 800fb20:	4433      	add	r3, r6
 800fb22:	6023      	str	r3, [r4, #0]
 800fb24:	2000      	movs	r0, #0
 800fb26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb2a:	462a      	mov	r2, r5
 800fb2c:	f000 fad4 	bl	80100d8 <_realloc_r>
 800fb30:	4606      	mov	r6, r0
 800fb32:	2800      	cmp	r0, #0
 800fb34:	d1e0      	bne.n	800faf8 <__ssputs_r+0x5c>
 800fb36:	6921      	ldr	r1, [r4, #16]
 800fb38:	4650      	mov	r0, sl
 800fb3a:	f7ff feb7 	bl	800f8ac <_free_r>
 800fb3e:	230c      	movs	r3, #12
 800fb40:	f8ca 3000 	str.w	r3, [sl]
 800fb44:	89a3      	ldrh	r3, [r4, #12]
 800fb46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb4a:	81a3      	strh	r3, [r4, #12]
 800fb4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb50:	e7e9      	b.n	800fb26 <__ssputs_r+0x8a>
	...

0800fb54 <_svfiprintf_r>:
 800fb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb58:	4698      	mov	r8, r3
 800fb5a:	898b      	ldrh	r3, [r1, #12]
 800fb5c:	061b      	lsls	r3, r3, #24
 800fb5e:	b09d      	sub	sp, #116	@ 0x74
 800fb60:	4607      	mov	r7, r0
 800fb62:	460d      	mov	r5, r1
 800fb64:	4614      	mov	r4, r2
 800fb66:	d510      	bpl.n	800fb8a <_svfiprintf_r+0x36>
 800fb68:	690b      	ldr	r3, [r1, #16]
 800fb6a:	b973      	cbnz	r3, 800fb8a <_svfiprintf_r+0x36>
 800fb6c:	2140      	movs	r1, #64	@ 0x40
 800fb6e:	f7ff ff09 	bl	800f984 <_malloc_r>
 800fb72:	6028      	str	r0, [r5, #0]
 800fb74:	6128      	str	r0, [r5, #16]
 800fb76:	b930      	cbnz	r0, 800fb86 <_svfiprintf_r+0x32>
 800fb78:	230c      	movs	r3, #12
 800fb7a:	603b      	str	r3, [r7, #0]
 800fb7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb80:	b01d      	add	sp, #116	@ 0x74
 800fb82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb86:	2340      	movs	r3, #64	@ 0x40
 800fb88:	616b      	str	r3, [r5, #20]
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb8e:	2320      	movs	r3, #32
 800fb90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb94:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb98:	2330      	movs	r3, #48	@ 0x30
 800fb9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fd38 <_svfiprintf_r+0x1e4>
 800fb9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fba2:	f04f 0901 	mov.w	r9, #1
 800fba6:	4623      	mov	r3, r4
 800fba8:	469a      	mov	sl, r3
 800fbaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbae:	b10a      	cbz	r2, 800fbb4 <_svfiprintf_r+0x60>
 800fbb0:	2a25      	cmp	r2, #37	@ 0x25
 800fbb2:	d1f9      	bne.n	800fba8 <_svfiprintf_r+0x54>
 800fbb4:	ebba 0b04 	subs.w	fp, sl, r4
 800fbb8:	d00b      	beq.n	800fbd2 <_svfiprintf_r+0x7e>
 800fbba:	465b      	mov	r3, fp
 800fbbc:	4622      	mov	r2, r4
 800fbbe:	4629      	mov	r1, r5
 800fbc0:	4638      	mov	r0, r7
 800fbc2:	f7ff ff6b 	bl	800fa9c <__ssputs_r>
 800fbc6:	3001      	adds	r0, #1
 800fbc8:	f000 80a7 	beq.w	800fd1a <_svfiprintf_r+0x1c6>
 800fbcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbce:	445a      	add	r2, fp
 800fbd0:	9209      	str	r2, [sp, #36]	@ 0x24
 800fbd2:	f89a 3000 	ldrb.w	r3, [sl]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	f000 809f 	beq.w	800fd1a <_svfiprintf_r+0x1c6>
 800fbdc:	2300      	movs	r3, #0
 800fbde:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbe6:	f10a 0a01 	add.w	sl, sl, #1
 800fbea:	9304      	str	r3, [sp, #16]
 800fbec:	9307      	str	r3, [sp, #28]
 800fbee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fbf2:	931a      	str	r3, [sp, #104]	@ 0x68
 800fbf4:	4654      	mov	r4, sl
 800fbf6:	2205      	movs	r2, #5
 800fbf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbfc:	484e      	ldr	r0, [pc, #312]	@ (800fd38 <_svfiprintf_r+0x1e4>)
 800fbfe:	f7f0 fb77 	bl	80002f0 <memchr>
 800fc02:	9a04      	ldr	r2, [sp, #16]
 800fc04:	b9d8      	cbnz	r0, 800fc3e <_svfiprintf_r+0xea>
 800fc06:	06d0      	lsls	r0, r2, #27
 800fc08:	bf44      	itt	mi
 800fc0a:	2320      	movmi	r3, #32
 800fc0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc10:	0711      	lsls	r1, r2, #28
 800fc12:	bf44      	itt	mi
 800fc14:	232b      	movmi	r3, #43	@ 0x2b
 800fc16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc1a:	f89a 3000 	ldrb.w	r3, [sl]
 800fc1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc20:	d015      	beq.n	800fc4e <_svfiprintf_r+0xfa>
 800fc22:	9a07      	ldr	r2, [sp, #28]
 800fc24:	4654      	mov	r4, sl
 800fc26:	2000      	movs	r0, #0
 800fc28:	f04f 0c0a 	mov.w	ip, #10
 800fc2c:	4621      	mov	r1, r4
 800fc2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc32:	3b30      	subs	r3, #48	@ 0x30
 800fc34:	2b09      	cmp	r3, #9
 800fc36:	d94b      	bls.n	800fcd0 <_svfiprintf_r+0x17c>
 800fc38:	b1b0      	cbz	r0, 800fc68 <_svfiprintf_r+0x114>
 800fc3a:	9207      	str	r2, [sp, #28]
 800fc3c:	e014      	b.n	800fc68 <_svfiprintf_r+0x114>
 800fc3e:	eba0 0308 	sub.w	r3, r0, r8
 800fc42:	fa09 f303 	lsl.w	r3, r9, r3
 800fc46:	4313      	orrs	r3, r2
 800fc48:	9304      	str	r3, [sp, #16]
 800fc4a:	46a2      	mov	sl, r4
 800fc4c:	e7d2      	b.n	800fbf4 <_svfiprintf_r+0xa0>
 800fc4e:	9b03      	ldr	r3, [sp, #12]
 800fc50:	1d19      	adds	r1, r3, #4
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	9103      	str	r1, [sp, #12]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	bfbb      	ittet	lt
 800fc5a:	425b      	neglt	r3, r3
 800fc5c:	f042 0202 	orrlt.w	r2, r2, #2
 800fc60:	9307      	strge	r3, [sp, #28]
 800fc62:	9307      	strlt	r3, [sp, #28]
 800fc64:	bfb8      	it	lt
 800fc66:	9204      	strlt	r2, [sp, #16]
 800fc68:	7823      	ldrb	r3, [r4, #0]
 800fc6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc6c:	d10a      	bne.n	800fc84 <_svfiprintf_r+0x130>
 800fc6e:	7863      	ldrb	r3, [r4, #1]
 800fc70:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc72:	d132      	bne.n	800fcda <_svfiprintf_r+0x186>
 800fc74:	9b03      	ldr	r3, [sp, #12]
 800fc76:	1d1a      	adds	r2, r3, #4
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	9203      	str	r2, [sp, #12]
 800fc7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc80:	3402      	adds	r4, #2
 800fc82:	9305      	str	r3, [sp, #20]
 800fc84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fd48 <_svfiprintf_r+0x1f4>
 800fc88:	7821      	ldrb	r1, [r4, #0]
 800fc8a:	2203      	movs	r2, #3
 800fc8c:	4650      	mov	r0, sl
 800fc8e:	f7f0 fb2f 	bl	80002f0 <memchr>
 800fc92:	b138      	cbz	r0, 800fca4 <_svfiprintf_r+0x150>
 800fc94:	9b04      	ldr	r3, [sp, #16]
 800fc96:	eba0 000a 	sub.w	r0, r0, sl
 800fc9a:	2240      	movs	r2, #64	@ 0x40
 800fc9c:	4082      	lsls	r2, r0
 800fc9e:	4313      	orrs	r3, r2
 800fca0:	3401      	adds	r4, #1
 800fca2:	9304      	str	r3, [sp, #16]
 800fca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fca8:	4824      	ldr	r0, [pc, #144]	@ (800fd3c <_svfiprintf_r+0x1e8>)
 800fcaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fcae:	2206      	movs	r2, #6
 800fcb0:	f7f0 fb1e 	bl	80002f0 <memchr>
 800fcb4:	2800      	cmp	r0, #0
 800fcb6:	d036      	beq.n	800fd26 <_svfiprintf_r+0x1d2>
 800fcb8:	4b21      	ldr	r3, [pc, #132]	@ (800fd40 <_svfiprintf_r+0x1ec>)
 800fcba:	bb1b      	cbnz	r3, 800fd04 <_svfiprintf_r+0x1b0>
 800fcbc:	9b03      	ldr	r3, [sp, #12]
 800fcbe:	3307      	adds	r3, #7
 800fcc0:	f023 0307 	bic.w	r3, r3, #7
 800fcc4:	3308      	adds	r3, #8
 800fcc6:	9303      	str	r3, [sp, #12]
 800fcc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcca:	4433      	add	r3, r6
 800fccc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcce:	e76a      	b.n	800fba6 <_svfiprintf_r+0x52>
 800fcd0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcd4:	460c      	mov	r4, r1
 800fcd6:	2001      	movs	r0, #1
 800fcd8:	e7a8      	b.n	800fc2c <_svfiprintf_r+0xd8>
 800fcda:	2300      	movs	r3, #0
 800fcdc:	3401      	adds	r4, #1
 800fcde:	9305      	str	r3, [sp, #20]
 800fce0:	4619      	mov	r1, r3
 800fce2:	f04f 0c0a 	mov.w	ip, #10
 800fce6:	4620      	mov	r0, r4
 800fce8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcec:	3a30      	subs	r2, #48	@ 0x30
 800fcee:	2a09      	cmp	r2, #9
 800fcf0:	d903      	bls.n	800fcfa <_svfiprintf_r+0x1a6>
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d0c6      	beq.n	800fc84 <_svfiprintf_r+0x130>
 800fcf6:	9105      	str	r1, [sp, #20]
 800fcf8:	e7c4      	b.n	800fc84 <_svfiprintf_r+0x130>
 800fcfa:	fb0c 2101 	mla	r1, ip, r1, r2
 800fcfe:	4604      	mov	r4, r0
 800fd00:	2301      	movs	r3, #1
 800fd02:	e7f0      	b.n	800fce6 <_svfiprintf_r+0x192>
 800fd04:	ab03      	add	r3, sp, #12
 800fd06:	9300      	str	r3, [sp, #0]
 800fd08:	462a      	mov	r2, r5
 800fd0a:	4b0e      	ldr	r3, [pc, #56]	@ (800fd44 <_svfiprintf_r+0x1f0>)
 800fd0c:	a904      	add	r1, sp, #16
 800fd0e:	4638      	mov	r0, r7
 800fd10:	f3af 8000 	nop.w
 800fd14:	1c42      	adds	r2, r0, #1
 800fd16:	4606      	mov	r6, r0
 800fd18:	d1d6      	bne.n	800fcc8 <_svfiprintf_r+0x174>
 800fd1a:	89ab      	ldrh	r3, [r5, #12]
 800fd1c:	065b      	lsls	r3, r3, #25
 800fd1e:	f53f af2d 	bmi.w	800fb7c <_svfiprintf_r+0x28>
 800fd22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fd24:	e72c      	b.n	800fb80 <_svfiprintf_r+0x2c>
 800fd26:	ab03      	add	r3, sp, #12
 800fd28:	9300      	str	r3, [sp, #0]
 800fd2a:	462a      	mov	r2, r5
 800fd2c:	4b05      	ldr	r3, [pc, #20]	@ (800fd44 <_svfiprintf_r+0x1f0>)
 800fd2e:	a904      	add	r1, sp, #16
 800fd30:	4638      	mov	r0, r7
 800fd32:	f000 f879 	bl	800fe28 <_printf_i>
 800fd36:	e7ed      	b.n	800fd14 <_svfiprintf_r+0x1c0>
 800fd38:	080104b4 	.word	0x080104b4
 800fd3c:	080104be 	.word	0x080104be
 800fd40:	00000000 	.word	0x00000000
 800fd44:	0800fa9d 	.word	0x0800fa9d
 800fd48:	080104ba 	.word	0x080104ba

0800fd4c <_printf_common>:
 800fd4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd50:	4616      	mov	r6, r2
 800fd52:	4698      	mov	r8, r3
 800fd54:	688a      	ldr	r2, [r1, #8]
 800fd56:	690b      	ldr	r3, [r1, #16]
 800fd58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fd5c:	4293      	cmp	r3, r2
 800fd5e:	bfb8      	it	lt
 800fd60:	4613      	movlt	r3, r2
 800fd62:	6033      	str	r3, [r6, #0]
 800fd64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fd68:	4607      	mov	r7, r0
 800fd6a:	460c      	mov	r4, r1
 800fd6c:	b10a      	cbz	r2, 800fd72 <_printf_common+0x26>
 800fd6e:	3301      	adds	r3, #1
 800fd70:	6033      	str	r3, [r6, #0]
 800fd72:	6823      	ldr	r3, [r4, #0]
 800fd74:	0699      	lsls	r1, r3, #26
 800fd76:	bf42      	ittt	mi
 800fd78:	6833      	ldrmi	r3, [r6, #0]
 800fd7a:	3302      	addmi	r3, #2
 800fd7c:	6033      	strmi	r3, [r6, #0]
 800fd7e:	6825      	ldr	r5, [r4, #0]
 800fd80:	f015 0506 	ands.w	r5, r5, #6
 800fd84:	d106      	bne.n	800fd94 <_printf_common+0x48>
 800fd86:	f104 0a19 	add.w	sl, r4, #25
 800fd8a:	68e3      	ldr	r3, [r4, #12]
 800fd8c:	6832      	ldr	r2, [r6, #0]
 800fd8e:	1a9b      	subs	r3, r3, r2
 800fd90:	42ab      	cmp	r3, r5
 800fd92:	dc26      	bgt.n	800fde2 <_printf_common+0x96>
 800fd94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fd98:	6822      	ldr	r2, [r4, #0]
 800fd9a:	3b00      	subs	r3, #0
 800fd9c:	bf18      	it	ne
 800fd9e:	2301      	movne	r3, #1
 800fda0:	0692      	lsls	r2, r2, #26
 800fda2:	d42b      	bmi.n	800fdfc <_printf_common+0xb0>
 800fda4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fda8:	4641      	mov	r1, r8
 800fdaa:	4638      	mov	r0, r7
 800fdac:	47c8      	blx	r9
 800fdae:	3001      	adds	r0, #1
 800fdb0:	d01e      	beq.n	800fdf0 <_printf_common+0xa4>
 800fdb2:	6823      	ldr	r3, [r4, #0]
 800fdb4:	6922      	ldr	r2, [r4, #16]
 800fdb6:	f003 0306 	and.w	r3, r3, #6
 800fdba:	2b04      	cmp	r3, #4
 800fdbc:	bf02      	ittt	eq
 800fdbe:	68e5      	ldreq	r5, [r4, #12]
 800fdc0:	6833      	ldreq	r3, [r6, #0]
 800fdc2:	1aed      	subeq	r5, r5, r3
 800fdc4:	68a3      	ldr	r3, [r4, #8]
 800fdc6:	bf0c      	ite	eq
 800fdc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fdcc:	2500      	movne	r5, #0
 800fdce:	4293      	cmp	r3, r2
 800fdd0:	bfc4      	itt	gt
 800fdd2:	1a9b      	subgt	r3, r3, r2
 800fdd4:	18ed      	addgt	r5, r5, r3
 800fdd6:	2600      	movs	r6, #0
 800fdd8:	341a      	adds	r4, #26
 800fdda:	42b5      	cmp	r5, r6
 800fddc:	d11a      	bne.n	800fe14 <_printf_common+0xc8>
 800fdde:	2000      	movs	r0, #0
 800fde0:	e008      	b.n	800fdf4 <_printf_common+0xa8>
 800fde2:	2301      	movs	r3, #1
 800fde4:	4652      	mov	r2, sl
 800fde6:	4641      	mov	r1, r8
 800fde8:	4638      	mov	r0, r7
 800fdea:	47c8      	blx	r9
 800fdec:	3001      	adds	r0, #1
 800fdee:	d103      	bne.n	800fdf8 <_printf_common+0xac>
 800fdf0:	f04f 30ff 	mov.w	r0, #4294967295
 800fdf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdf8:	3501      	adds	r5, #1
 800fdfa:	e7c6      	b.n	800fd8a <_printf_common+0x3e>
 800fdfc:	18e1      	adds	r1, r4, r3
 800fdfe:	1c5a      	adds	r2, r3, #1
 800fe00:	2030      	movs	r0, #48	@ 0x30
 800fe02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fe06:	4422      	add	r2, r4
 800fe08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fe0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fe10:	3302      	adds	r3, #2
 800fe12:	e7c7      	b.n	800fda4 <_printf_common+0x58>
 800fe14:	2301      	movs	r3, #1
 800fe16:	4622      	mov	r2, r4
 800fe18:	4641      	mov	r1, r8
 800fe1a:	4638      	mov	r0, r7
 800fe1c:	47c8      	blx	r9
 800fe1e:	3001      	adds	r0, #1
 800fe20:	d0e6      	beq.n	800fdf0 <_printf_common+0xa4>
 800fe22:	3601      	adds	r6, #1
 800fe24:	e7d9      	b.n	800fdda <_printf_common+0x8e>
	...

0800fe28 <_printf_i>:
 800fe28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe2c:	7e0f      	ldrb	r7, [r1, #24]
 800fe2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fe30:	2f78      	cmp	r7, #120	@ 0x78
 800fe32:	4691      	mov	r9, r2
 800fe34:	4680      	mov	r8, r0
 800fe36:	460c      	mov	r4, r1
 800fe38:	469a      	mov	sl, r3
 800fe3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fe3e:	d807      	bhi.n	800fe50 <_printf_i+0x28>
 800fe40:	2f62      	cmp	r7, #98	@ 0x62
 800fe42:	d80a      	bhi.n	800fe5a <_printf_i+0x32>
 800fe44:	2f00      	cmp	r7, #0
 800fe46:	f000 80d2 	beq.w	800ffee <_printf_i+0x1c6>
 800fe4a:	2f58      	cmp	r7, #88	@ 0x58
 800fe4c:	f000 80b9 	beq.w	800ffc2 <_printf_i+0x19a>
 800fe50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fe58:	e03a      	b.n	800fed0 <_printf_i+0xa8>
 800fe5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fe5e:	2b15      	cmp	r3, #21
 800fe60:	d8f6      	bhi.n	800fe50 <_printf_i+0x28>
 800fe62:	a101      	add	r1, pc, #4	@ (adr r1, 800fe68 <_printf_i+0x40>)
 800fe64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fe68:	0800fec1 	.word	0x0800fec1
 800fe6c:	0800fed5 	.word	0x0800fed5
 800fe70:	0800fe51 	.word	0x0800fe51
 800fe74:	0800fe51 	.word	0x0800fe51
 800fe78:	0800fe51 	.word	0x0800fe51
 800fe7c:	0800fe51 	.word	0x0800fe51
 800fe80:	0800fed5 	.word	0x0800fed5
 800fe84:	0800fe51 	.word	0x0800fe51
 800fe88:	0800fe51 	.word	0x0800fe51
 800fe8c:	0800fe51 	.word	0x0800fe51
 800fe90:	0800fe51 	.word	0x0800fe51
 800fe94:	0800ffd5 	.word	0x0800ffd5
 800fe98:	0800feff 	.word	0x0800feff
 800fe9c:	0800ff8f 	.word	0x0800ff8f
 800fea0:	0800fe51 	.word	0x0800fe51
 800fea4:	0800fe51 	.word	0x0800fe51
 800fea8:	0800fff7 	.word	0x0800fff7
 800feac:	0800fe51 	.word	0x0800fe51
 800feb0:	0800feff 	.word	0x0800feff
 800feb4:	0800fe51 	.word	0x0800fe51
 800feb8:	0800fe51 	.word	0x0800fe51
 800febc:	0800ff97 	.word	0x0800ff97
 800fec0:	6833      	ldr	r3, [r6, #0]
 800fec2:	1d1a      	adds	r2, r3, #4
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	6032      	str	r2, [r6, #0]
 800fec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fecc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fed0:	2301      	movs	r3, #1
 800fed2:	e09d      	b.n	8010010 <_printf_i+0x1e8>
 800fed4:	6833      	ldr	r3, [r6, #0]
 800fed6:	6820      	ldr	r0, [r4, #0]
 800fed8:	1d19      	adds	r1, r3, #4
 800feda:	6031      	str	r1, [r6, #0]
 800fedc:	0606      	lsls	r6, r0, #24
 800fede:	d501      	bpl.n	800fee4 <_printf_i+0xbc>
 800fee0:	681d      	ldr	r5, [r3, #0]
 800fee2:	e003      	b.n	800feec <_printf_i+0xc4>
 800fee4:	0645      	lsls	r5, r0, #25
 800fee6:	d5fb      	bpl.n	800fee0 <_printf_i+0xb8>
 800fee8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800feec:	2d00      	cmp	r5, #0
 800feee:	da03      	bge.n	800fef8 <_printf_i+0xd0>
 800fef0:	232d      	movs	r3, #45	@ 0x2d
 800fef2:	426d      	negs	r5, r5
 800fef4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fef8:	4859      	ldr	r0, [pc, #356]	@ (8010060 <_printf_i+0x238>)
 800fefa:	230a      	movs	r3, #10
 800fefc:	e011      	b.n	800ff22 <_printf_i+0xfa>
 800fefe:	6821      	ldr	r1, [r4, #0]
 800ff00:	6833      	ldr	r3, [r6, #0]
 800ff02:	0608      	lsls	r0, r1, #24
 800ff04:	f853 5b04 	ldr.w	r5, [r3], #4
 800ff08:	d402      	bmi.n	800ff10 <_printf_i+0xe8>
 800ff0a:	0649      	lsls	r1, r1, #25
 800ff0c:	bf48      	it	mi
 800ff0e:	b2ad      	uxthmi	r5, r5
 800ff10:	2f6f      	cmp	r7, #111	@ 0x6f
 800ff12:	4853      	ldr	r0, [pc, #332]	@ (8010060 <_printf_i+0x238>)
 800ff14:	6033      	str	r3, [r6, #0]
 800ff16:	bf14      	ite	ne
 800ff18:	230a      	movne	r3, #10
 800ff1a:	2308      	moveq	r3, #8
 800ff1c:	2100      	movs	r1, #0
 800ff1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ff22:	6866      	ldr	r6, [r4, #4]
 800ff24:	60a6      	str	r6, [r4, #8]
 800ff26:	2e00      	cmp	r6, #0
 800ff28:	bfa2      	ittt	ge
 800ff2a:	6821      	ldrge	r1, [r4, #0]
 800ff2c:	f021 0104 	bicge.w	r1, r1, #4
 800ff30:	6021      	strge	r1, [r4, #0]
 800ff32:	b90d      	cbnz	r5, 800ff38 <_printf_i+0x110>
 800ff34:	2e00      	cmp	r6, #0
 800ff36:	d04b      	beq.n	800ffd0 <_printf_i+0x1a8>
 800ff38:	4616      	mov	r6, r2
 800ff3a:	fbb5 f1f3 	udiv	r1, r5, r3
 800ff3e:	fb03 5711 	mls	r7, r3, r1, r5
 800ff42:	5dc7      	ldrb	r7, [r0, r7]
 800ff44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ff48:	462f      	mov	r7, r5
 800ff4a:	42bb      	cmp	r3, r7
 800ff4c:	460d      	mov	r5, r1
 800ff4e:	d9f4      	bls.n	800ff3a <_printf_i+0x112>
 800ff50:	2b08      	cmp	r3, #8
 800ff52:	d10b      	bne.n	800ff6c <_printf_i+0x144>
 800ff54:	6823      	ldr	r3, [r4, #0]
 800ff56:	07df      	lsls	r7, r3, #31
 800ff58:	d508      	bpl.n	800ff6c <_printf_i+0x144>
 800ff5a:	6923      	ldr	r3, [r4, #16]
 800ff5c:	6861      	ldr	r1, [r4, #4]
 800ff5e:	4299      	cmp	r1, r3
 800ff60:	bfde      	ittt	le
 800ff62:	2330      	movle	r3, #48	@ 0x30
 800ff64:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ff68:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ff6c:	1b92      	subs	r2, r2, r6
 800ff6e:	6122      	str	r2, [r4, #16]
 800ff70:	f8cd a000 	str.w	sl, [sp]
 800ff74:	464b      	mov	r3, r9
 800ff76:	aa03      	add	r2, sp, #12
 800ff78:	4621      	mov	r1, r4
 800ff7a:	4640      	mov	r0, r8
 800ff7c:	f7ff fee6 	bl	800fd4c <_printf_common>
 800ff80:	3001      	adds	r0, #1
 800ff82:	d14a      	bne.n	801001a <_printf_i+0x1f2>
 800ff84:	f04f 30ff 	mov.w	r0, #4294967295
 800ff88:	b004      	add	sp, #16
 800ff8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff8e:	6823      	ldr	r3, [r4, #0]
 800ff90:	f043 0320 	orr.w	r3, r3, #32
 800ff94:	6023      	str	r3, [r4, #0]
 800ff96:	4833      	ldr	r0, [pc, #204]	@ (8010064 <_printf_i+0x23c>)
 800ff98:	2778      	movs	r7, #120	@ 0x78
 800ff9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ff9e:	6823      	ldr	r3, [r4, #0]
 800ffa0:	6831      	ldr	r1, [r6, #0]
 800ffa2:	061f      	lsls	r7, r3, #24
 800ffa4:	f851 5b04 	ldr.w	r5, [r1], #4
 800ffa8:	d402      	bmi.n	800ffb0 <_printf_i+0x188>
 800ffaa:	065f      	lsls	r7, r3, #25
 800ffac:	bf48      	it	mi
 800ffae:	b2ad      	uxthmi	r5, r5
 800ffb0:	6031      	str	r1, [r6, #0]
 800ffb2:	07d9      	lsls	r1, r3, #31
 800ffb4:	bf44      	itt	mi
 800ffb6:	f043 0320 	orrmi.w	r3, r3, #32
 800ffba:	6023      	strmi	r3, [r4, #0]
 800ffbc:	b11d      	cbz	r5, 800ffc6 <_printf_i+0x19e>
 800ffbe:	2310      	movs	r3, #16
 800ffc0:	e7ac      	b.n	800ff1c <_printf_i+0xf4>
 800ffc2:	4827      	ldr	r0, [pc, #156]	@ (8010060 <_printf_i+0x238>)
 800ffc4:	e7e9      	b.n	800ff9a <_printf_i+0x172>
 800ffc6:	6823      	ldr	r3, [r4, #0]
 800ffc8:	f023 0320 	bic.w	r3, r3, #32
 800ffcc:	6023      	str	r3, [r4, #0]
 800ffce:	e7f6      	b.n	800ffbe <_printf_i+0x196>
 800ffd0:	4616      	mov	r6, r2
 800ffd2:	e7bd      	b.n	800ff50 <_printf_i+0x128>
 800ffd4:	6833      	ldr	r3, [r6, #0]
 800ffd6:	6825      	ldr	r5, [r4, #0]
 800ffd8:	6961      	ldr	r1, [r4, #20]
 800ffda:	1d18      	adds	r0, r3, #4
 800ffdc:	6030      	str	r0, [r6, #0]
 800ffde:	062e      	lsls	r6, r5, #24
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	d501      	bpl.n	800ffe8 <_printf_i+0x1c0>
 800ffe4:	6019      	str	r1, [r3, #0]
 800ffe6:	e002      	b.n	800ffee <_printf_i+0x1c6>
 800ffe8:	0668      	lsls	r0, r5, #25
 800ffea:	d5fb      	bpl.n	800ffe4 <_printf_i+0x1bc>
 800ffec:	8019      	strh	r1, [r3, #0]
 800ffee:	2300      	movs	r3, #0
 800fff0:	6123      	str	r3, [r4, #16]
 800fff2:	4616      	mov	r6, r2
 800fff4:	e7bc      	b.n	800ff70 <_printf_i+0x148>
 800fff6:	6833      	ldr	r3, [r6, #0]
 800fff8:	1d1a      	adds	r2, r3, #4
 800fffa:	6032      	str	r2, [r6, #0]
 800fffc:	681e      	ldr	r6, [r3, #0]
 800fffe:	6862      	ldr	r2, [r4, #4]
 8010000:	2100      	movs	r1, #0
 8010002:	4630      	mov	r0, r6
 8010004:	f7f0 f974 	bl	80002f0 <memchr>
 8010008:	b108      	cbz	r0, 801000e <_printf_i+0x1e6>
 801000a:	1b80      	subs	r0, r0, r6
 801000c:	6060      	str	r0, [r4, #4]
 801000e:	6863      	ldr	r3, [r4, #4]
 8010010:	6123      	str	r3, [r4, #16]
 8010012:	2300      	movs	r3, #0
 8010014:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010018:	e7aa      	b.n	800ff70 <_printf_i+0x148>
 801001a:	6923      	ldr	r3, [r4, #16]
 801001c:	4632      	mov	r2, r6
 801001e:	4649      	mov	r1, r9
 8010020:	4640      	mov	r0, r8
 8010022:	47d0      	blx	sl
 8010024:	3001      	adds	r0, #1
 8010026:	d0ad      	beq.n	800ff84 <_printf_i+0x15c>
 8010028:	6823      	ldr	r3, [r4, #0]
 801002a:	079b      	lsls	r3, r3, #30
 801002c:	d413      	bmi.n	8010056 <_printf_i+0x22e>
 801002e:	68e0      	ldr	r0, [r4, #12]
 8010030:	9b03      	ldr	r3, [sp, #12]
 8010032:	4298      	cmp	r0, r3
 8010034:	bfb8      	it	lt
 8010036:	4618      	movlt	r0, r3
 8010038:	e7a6      	b.n	800ff88 <_printf_i+0x160>
 801003a:	2301      	movs	r3, #1
 801003c:	4632      	mov	r2, r6
 801003e:	4649      	mov	r1, r9
 8010040:	4640      	mov	r0, r8
 8010042:	47d0      	blx	sl
 8010044:	3001      	adds	r0, #1
 8010046:	d09d      	beq.n	800ff84 <_printf_i+0x15c>
 8010048:	3501      	adds	r5, #1
 801004a:	68e3      	ldr	r3, [r4, #12]
 801004c:	9903      	ldr	r1, [sp, #12]
 801004e:	1a5b      	subs	r3, r3, r1
 8010050:	42ab      	cmp	r3, r5
 8010052:	dcf2      	bgt.n	801003a <_printf_i+0x212>
 8010054:	e7eb      	b.n	801002e <_printf_i+0x206>
 8010056:	2500      	movs	r5, #0
 8010058:	f104 0619 	add.w	r6, r4, #25
 801005c:	e7f5      	b.n	801004a <_printf_i+0x222>
 801005e:	bf00      	nop
 8010060:	080104c5 	.word	0x080104c5
 8010064:	080104d6 	.word	0x080104d6

08010068 <memmove>:
 8010068:	4288      	cmp	r0, r1
 801006a:	b510      	push	{r4, lr}
 801006c:	eb01 0402 	add.w	r4, r1, r2
 8010070:	d902      	bls.n	8010078 <memmove+0x10>
 8010072:	4284      	cmp	r4, r0
 8010074:	4623      	mov	r3, r4
 8010076:	d807      	bhi.n	8010088 <memmove+0x20>
 8010078:	1e43      	subs	r3, r0, #1
 801007a:	42a1      	cmp	r1, r4
 801007c:	d008      	beq.n	8010090 <memmove+0x28>
 801007e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010082:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010086:	e7f8      	b.n	801007a <memmove+0x12>
 8010088:	4402      	add	r2, r0
 801008a:	4601      	mov	r1, r0
 801008c:	428a      	cmp	r2, r1
 801008e:	d100      	bne.n	8010092 <memmove+0x2a>
 8010090:	bd10      	pop	{r4, pc}
 8010092:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010096:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801009a:	e7f7      	b.n	801008c <memmove+0x24>

0801009c <_sbrk_r>:
 801009c:	b538      	push	{r3, r4, r5, lr}
 801009e:	4d06      	ldr	r5, [pc, #24]	@ (80100b8 <_sbrk_r+0x1c>)
 80100a0:	2300      	movs	r3, #0
 80100a2:	4604      	mov	r4, r0
 80100a4:	4608      	mov	r0, r1
 80100a6:	602b      	str	r3, [r5, #0]
 80100a8:	f7f2 ff88 	bl	8002fbc <_sbrk>
 80100ac:	1c43      	adds	r3, r0, #1
 80100ae:	d102      	bne.n	80100b6 <_sbrk_r+0x1a>
 80100b0:	682b      	ldr	r3, [r5, #0]
 80100b2:	b103      	cbz	r3, 80100b6 <_sbrk_r+0x1a>
 80100b4:	6023      	str	r3, [r4, #0]
 80100b6:	bd38      	pop	{r3, r4, r5, pc}
 80100b8:	240aca1c 	.word	0x240aca1c

080100bc <memcpy>:
 80100bc:	440a      	add	r2, r1
 80100be:	4291      	cmp	r1, r2
 80100c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80100c4:	d100      	bne.n	80100c8 <memcpy+0xc>
 80100c6:	4770      	bx	lr
 80100c8:	b510      	push	{r4, lr}
 80100ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80100d2:	4291      	cmp	r1, r2
 80100d4:	d1f9      	bne.n	80100ca <memcpy+0xe>
 80100d6:	bd10      	pop	{r4, pc}

080100d8 <_realloc_r>:
 80100d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100dc:	4680      	mov	r8, r0
 80100de:	4615      	mov	r5, r2
 80100e0:	460c      	mov	r4, r1
 80100e2:	b921      	cbnz	r1, 80100ee <_realloc_r+0x16>
 80100e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80100e8:	4611      	mov	r1, r2
 80100ea:	f7ff bc4b 	b.w	800f984 <_malloc_r>
 80100ee:	b92a      	cbnz	r2, 80100fc <_realloc_r+0x24>
 80100f0:	f7ff fbdc 	bl	800f8ac <_free_r>
 80100f4:	2400      	movs	r4, #0
 80100f6:	4620      	mov	r0, r4
 80100f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100fc:	f000 f81a 	bl	8010134 <_malloc_usable_size_r>
 8010100:	4285      	cmp	r5, r0
 8010102:	4606      	mov	r6, r0
 8010104:	d802      	bhi.n	801010c <_realloc_r+0x34>
 8010106:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801010a:	d8f4      	bhi.n	80100f6 <_realloc_r+0x1e>
 801010c:	4629      	mov	r1, r5
 801010e:	4640      	mov	r0, r8
 8010110:	f7ff fc38 	bl	800f984 <_malloc_r>
 8010114:	4607      	mov	r7, r0
 8010116:	2800      	cmp	r0, #0
 8010118:	d0ec      	beq.n	80100f4 <_realloc_r+0x1c>
 801011a:	42b5      	cmp	r5, r6
 801011c:	462a      	mov	r2, r5
 801011e:	4621      	mov	r1, r4
 8010120:	bf28      	it	cs
 8010122:	4632      	movcs	r2, r6
 8010124:	f7ff ffca 	bl	80100bc <memcpy>
 8010128:	4621      	mov	r1, r4
 801012a:	4640      	mov	r0, r8
 801012c:	f7ff fbbe 	bl	800f8ac <_free_r>
 8010130:	463c      	mov	r4, r7
 8010132:	e7e0      	b.n	80100f6 <_realloc_r+0x1e>

08010134 <_malloc_usable_size_r>:
 8010134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010138:	1f18      	subs	r0, r3, #4
 801013a:	2b00      	cmp	r3, #0
 801013c:	bfbc      	itt	lt
 801013e:	580b      	ldrlt	r3, [r1, r0]
 8010140:	18c0      	addlt	r0, r0, r3
 8010142:	4770      	bx	lr

08010144 <_init>:
 8010144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010146:	bf00      	nop
 8010148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801014a:	bc08      	pop	{r3}
 801014c:	469e      	mov	lr, r3
 801014e:	4770      	bx	lr

08010150 <_fini>:
 8010150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010152:	bf00      	nop
 8010154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010156:	bc08      	pop	{r3}
 8010158:	469e      	mov	lr, r3
 801015a:	4770      	bx	lr
