library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM_control is
  Port ( clk,rstn   : in std_logic;
         hcnt,vcnt   : in unsigned(9 downto 0);
         blank       : in std_logic; -- same pipeline stage as hcnt,vcnt.
         up_lo_byte  : out std_logic; -- '0' <=> read lo byte.
         -- RAM signals
         addr                    : out unsigned(17 downto 0);
         sram_ce,sram_oe,sram_we : out std_logic;
         sram_lb,sram_ub         : out std_logic);
end RAM_control;

architecture rtl of RAM_control is
begin
end rtl;
