Fitter report for msystem
Thu Jan 29 09:18:04 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_aal1:auto_generated|ALTSYNCRAM
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Jan 29 09:18:04 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; msystem                                         ;
; Top-level Entity Name              ; msystem                                         ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 10,795 / 22,320 ( 48 % )                        ;
;     Total combinational functions  ; 9,837 / 22,320 ( 44 % )                         ;
;     Dedicated logic registers      ; 4,551 / 22,320 ( 20 % )                         ;
; Total registers                    ; 4551                                            ;
; Total pins                         ; 65 / 154 ( 42 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 480,512 / 608,256 ( 79 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                  ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.57        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  19.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; sys_clk_o    ; Missing drive strength ;
; mem_clk_o    ; Missing drive strength ;
; sdr_clk      ; Missing drive strength ;
; sdr_ras_n    ; Missing drive strength ;
; sdr_cas_n    ; Missing drive strength ;
; sdr_we_n     ; Missing drive strength ;
; sdr_dqm[0]   ; Missing drive strength ;
; sdr_dqm[1]   ; Missing drive strength ;
; sdr_ba[0]    ; Missing drive strength ;
; sdr_ba[1]    ; Missing drive strength ;
; sdr_addr[0]  ; Missing drive strength ;
; sdr_addr[1]  ; Missing drive strength ;
; sdr_addr[2]  ; Missing drive strength ;
; sdr_addr[3]  ; Missing drive strength ;
; sdr_addr[4]  ; Missing drive strength ;
; sdr_addr[5]  ; Missing drive strength ;
; sdr_addr[6]  ; Missing drive strength ;
; sdr_addr[7]  ; Missing drive strength ;
; sdr_addr[8]  ; Missing drive strength ;
; sdr_addr[9]  ; Missing drive strength ;
; sdr_addr[10] ; Missing drive strength ;
; sdr_addr[11] ; Missing drive strength ;
; sdr_addr[12] ; Missing drive strength ;
; sdr_cs_n     ; Missing drive strength ;
; sdr_cke      ; Missing drive strength ;
; o_uart0_rx   ; Missing drive strength ;
; o_uart0_cts  ; Missing drive strength ;
; o_spi0_mosi  ; Missing drive strength ;
; o_spi0_sclk  ; Missing drive strength ;
; o_spi1_mosi  ; Missing drive strength ;
; o_spi1_sclk  ; Missing drive strength ;
; led          ; Missing drive strength ;
; led2         ; Missing drive strength ;
; sdr_dq[0]    ; Missing drive strength ;
; sdr_dq[1]    ; Missing drive strength ;
; sdr_dq[2]    ; Missing drive strength ;
; sdr_dq[3]    ; Missing drive strength ;
; sdr_dq[4]    ; Missing drive strength ;
; sdr_dq[5]    ; Missing drive strength ;
; sdr_dq[6]    ; Missing drive strength ;
; sdr_dq[7]    ; Missing drive strength ;
; sdr_dq[8]    ; Missing drive strength ;
; sdr_dq[9]    ; Missing drive strength ;
; sdr_dq[10]   ; Missing drive strength ;
; sdr_dq[11]   ; Missing drive strength ;
; sdr_dq[12]   ; Missing drive strength ;
; sdr_dq[13]   ; Missing drive strength ;
; sdr_dq[14]   ; Missing drive strength ;
; sdr_dq[15]   ; Missing drive strength ;
; o_spi0_ss    ; Missing drive strength ;
; led3         ; Missing drive strength ;
; led4         ; Missing drive strength ;
; led5         ; Missing drive strength ;
; led6         ; Missing drive strength ;
; led7         ; Missing drive strength ;
; led8         ; Missing drive strength ;
; led9         ; Missing drive strength ;
; o_spi1_ss    ; Missing drive strength ;
+--------------+------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 15260 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 15260 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 14220   ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 207     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 819     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 10,795 / 22,320 ( 48 % )   ;
;     -- Combinational with no register       ; 6244                       ;
;     -- Register only                        ; 958                        ;
;     -- Combinational with a register        ; 3593                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 6688                       ;
;     -- 3 input functions                    ; 1646                       ;
;     -- <=2 input functions                  ; 1503                       ;
;     -- Register only                        ; 958                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 8994                       ;
;     -- arithmetic mode                      ; 843                        ;
;                                             ;                            ;
; Total registers*                            ; 4,551 / 23,018 ( 20 % )    ;
;     -- Dedicated logic registers            ; 4,551 / 22,320 ( 20 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 886 / 1,395 ( 64 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 65 / 154 ( 42 % )          ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 7                          ;
; M9Ks                                        ; 62 / 66 ( 94 % )           ;
; Total block memory bits                     ; 480,512 / 608,256 ( 79 % ) ;
; Total block memory implementation bits      ; 571,392 / 608,256 ( 94 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 21% / 18% / 24%            ;
; Peak interconnect usage (total/H/V)         ; 45% / 38% / 55%            ;
; Maximum fan-out                             ; 3929                       ;
; Highest non-global fan-out                  ; 281                        ;
; Total fan-out                               ; 51458                      ;
; Average fan-out                             ; 3.40                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                    ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                   ; Low                            ; Low                            ;
;                                             ;                        ;                       ;                                ;                                ;
; Total logic elements                        ; 10118 / 22320 ( 45 % ) ; 142 / 22320 ( < 1 % ) ; 535 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 6085                   ; 56                    ; 103                            ; 0                              ;
;     -- Register only                        ; 758                    ; 21                    ; 179                            ; 0                              ;
;     -- Combinational with a register        ; 3275                   ; 65                    ; 253                            ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 6464                   ; 52                    ; 172                            ; 0                              ;
;     -- 3 input functions                    ; 1533                   ; 32                    ; 81                             ; 0                              ;
;     -- <=2 input functions                  ; 1363                   ; 37                    ; 103                            ; 0                              ;
;     -- Register only                        ; 758                    ; 21                    ; 179                            ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Logic elements by mode                      ;                        ;                       ;                                ;                                ;
;     -- normal mode                          ; 8594                   ; 113                   ; 287                            ; 0                              ;
;     -- arithmetic mode                      ; 766                    ; 8                     ; 69                             ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Total registers                             ; 4033                   ; 86                    ; 432                            ; 0                              ;
;     -- Dedicated logic registers            ; 4033 / 22320 ( 18 % )  ; 86 / 22320 ( < 1 % )  ; 432 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;                                             ;                        ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 823 / 1395 ( 59 % )    ; 14 / 1395 ( 1 % )     ; 50 / 1395 ( 4 % )              ; 0 / 1395 ( 0 % )               ;
;                                             ;                        ;                       ;                                ;                                ;
; Virtual pins                                ; 0                      ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 65                     ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )        ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 218368                 ; 0                     ; 262144                         ; 0                              ;
; Total RAM block bits                        ; 276480                 ; 0                     ; 294912                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 30 / 66 ( 45 % )       ; 0 / 66 ( 0 % )        ; 32 / 66 ( 48 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )        ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 3 / 24 ( 12 % )                ;
;                                             ;                        ;                       ;                                ;                                ;
; Connections                                 ;                        ;                       ;                                ;                                ;
;     -- Input Connections                    ; 4113                   ; 127                   ; 671                            ; 2                              ;
;     -- Registered Input Connections         ; 4032                   ; 96                    ; 478                            ; 0                              ;
;     -- Output Connections                   ; 390                    ; 172                   ; 1                              ; 4350                           ;
;     -- Registered Output Connections        ; 2                      ; 171                   ; 0                              ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Internal Connections                        ;                        ;                       ;                                ;                                ;
;     -- Total Connections                    ; 47556                  ; 841                   ; 3656                           ; 4361                           ;
;     -- Registered Connections               ; 19290                  ; 604                   ; 2104                           ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; External Connections                        ;                        ;                       ;                                ;                                ;
;     -- Top                                  ; 50                     ; 119                   ; 245                            ; 4089                           ;
;     -- sld_hub:auto_hub                     ; 119                    ; 16                    ; 164                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 245                    ; 164                   ; 0                              ; 263                            ;
;     -- hard_block:auto_generated_inst       ; 4089                   ; 0                     ; 263                            ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Partition Interface                         ;                        ;                       ;                                ;                                ;
;     -- Input Ports                          ; 10                     ; 19                    ; 65                             ; 2                              ;
;     -- Output Ports                         ; 35                     ; 37                    ; 18                             ; 2                              ;
;     -- Bidir Ports                          ; 25                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Registered Ports                            ;                        ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                      ; 4                     ; 13                             ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 26                    ; 9                              ; 0                              ;
;                                             ;                        ;                       ;                                ;                                ;
; Port Connectivity                           ;                        ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 1                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 15                    ; 9                              ; 0                              ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; brd_clk_p   ; R8    ; 3        ; 27           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; brd_n_rst   ; J15   ; 5        ; 53           ; 14           ; 0            ; 22                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; i_spi0_int  ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; i_spi0_miso ; A12   ; 7        ; 43           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; i_spi1_miso ; J16   ; 5        ; 53           ; 14           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
; i_uart0_rts ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; i_uart0_tx  ; N16   ; 5        ; 53           ; 9            ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led          ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2         ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_clk_o    ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_spi0_mosi  ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_spi0_sclk  ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_spi1_mosi  ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_spi1_sclk  ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_uart0_cts  ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_uart0_rx   ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cas_n    ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cke      ; B7    ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdr_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cs_n     ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ras_n    ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_we_n     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sys_clk_o    ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                           ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+
; led3       ; B13   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; led4       ; A11   ; 7        ; 40           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; led5       ; D1    ; 1        ; 0            ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; led6       ; F3    ; 1        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; led7       ; B1    ; 1        ; 0            ; 28           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; led8       ; L3    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; led9       ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; -                                                              ; -                   ;
; o_spi0_ss  ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; o_spi1_ss  ; L14   ; 5        ; 53           ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                              ; -                   ;
; sdr_dq[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
; sdr_dq[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o (inverted) ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE          ; Use as regular IO        ; i_spi1_miso             ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; brd_n_rst               ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; led                     ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7          ; Use as regular IO        ; o_spi0_mosi             ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; sdr_cke                 ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8           ; Use as regular IO        ; o_uart0_cts             ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9           ; Use as regular IO        ; led9                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 14 ( 71 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 23 / 25 ( 92 % ) ; 3.3V          ; --           ;
; 4        ; 2 / 20 ( 10 % )  ; 3.3V          ; --           ;
; 5        ; 6 / 18 ( 33 % )  ; 3.3V          ; --           ;
; 6        ; 4 / 13 ( 31 % )  ; 3.3V          ; --           ;
; 7        ; 8 / 24 ( 33 % )  ; 3.3V          ; --           ;
; 8        ; 3 / 24 ( 13 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 232        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 220        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 188        ; 7        ; led4                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; i_spi0_miso                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; A13      ; 179        ; 7        ; led2                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 191        ; 7        ; led                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; led7                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 233        ; 8        ; o_uart0_cts                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 221        ; 8        ; sdr_cke                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 180        ; 7        ; led3                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; sdr_we_n                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 200        ; 7        ; o_spi0_mosi                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; o_spi0_ss                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; led5                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 234        ; 8        ; led9                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 218        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; o_spi0_sclk                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; i_spi0_int                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; i_uart0_rts                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; led6                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 167        ; 6        ; mem_clk_o                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; sdr_dq[1]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; sdr_dq[0]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; sdr_dq[6]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; sdr_dq[5]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; brd_n_rst                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; i_spi1_miso                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; K1       ; 37         ; 2        ; sdr_dq[15]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; sdr_dq[4]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; sdr_dq[3]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; sdr_cas_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; sdr_ras_n                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; led8                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; sdr_addr[12]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 79         ; 3        ; sdr_dq[2]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; o_spi1_ss                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; sdr_ba[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; sdr_ba[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; sdr_addr[3]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; o_spi1_mosi                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; sdr_addr[11]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; sdr_addr[10]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; sdr_dq[14]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; sdr_addr[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; sdr_addr[2]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; sdr_addr[6]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; o_spi1_sclk                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; N16      ; 132        ; 5        ; i_uart0_tx                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; sdr_addr[9]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; sdr_addr[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; sdr_dq[13]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; sdr_cs_n                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; sdr_addr[4]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; sys_clk_o                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; o_uart0_rx                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; sdr_addr[8]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; sdr_dq[11]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; sdr_clk                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; sdr_dq[12]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; sdr_dqm[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; sdr_dq[7]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; brd_clk_p                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; sdr_dq[9]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; sdr_dq[10]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; sdr_dq[8]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; sdr_dqm[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; sdr_addr[7]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; sdr_addr[5]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                          ; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1                                              ;
; PLL mode                      ; Normal                                                                                                ;
; Compensate clock              ; clock0                                                                                                ;
; Compensated input/output pins ; --                                                                                                    ;
; Switchover type               ; --                                                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                                                              ;
; Input frequency 1             ; --                                                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                              ;
; Nominal VCO frequency         ; 400.0 MHz                                                                                             ;
; VCO post scale K counter      ; 2                                                                                                     ;
; VCO frequency control         ; Auto                                                                                                  ;
; VCO phase shift step          ; 312 ps                                                                                                ;
; VCO multiply                  ; --                                                                                                    ;
; VCO divide                    ; --                                                                                                    ;
; Freq min lock                 ; 37.5 MHz                                                                                              ;
; Freq max lock                 ; 81.27 MHz                                                                                             ;
; M VCO Tap                     ; 0                                                                                                     ;
; M Initial                     ; 1                                                                                                     ;
; M value                       ; 8                                                                                                     ;
; N value                       ; 1                                                                                                     ;
; Charge pump current           ; setting 1                                                                                             ;
; Loop filter resistance        ; setting 27                                                                                            ;
; Loop filter capacitance       ; setting 0                                                                                             ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                  ;
; Bandwidth type                ; Medium                                                                                                ;
; Real time reconfigurable      ; Off                                                                                                   ;
; Scan chain MIF file           ; --                                                                                                    ;
; Preserve PLL counter order    ; Off                                                                                                   ;
; PLL location                  ; PLL_4                                                                                                 ;
; Inclk0 signal                 ; brd_clk_p                                                                                             ;
; Inclk1 signal                 ; --                                                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                                                         ;
; Inclk1 signal type            ; --                                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; Name                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                    ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)    ; 4.50 (312 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 8    ; 5   ; 80.0 MHz         ; 0 (0 ps)    ; 9.00 (312 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |msystem                                                                                                ; 10795 (1)   ; 4551 (0)                  ; 0 (0)         ; 480512      ; 62   ; 0            ; 0       ; 0         ; 65   ; 0            ; 6244 (1)     ; 958 (0)           ; 3593 (16)        ; |msystem                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |a23_core:u_amber|                                                                                   ; 6337 (0)    ; 1823 (0)                  ; 0 (0)         ; 152576      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 4513 (0)     ; 211 (0)           ; 1613 (0)         ; |msystem|a23_core:u_amber                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |a23_coprocessor:u_coprocessor|                                                                   ; 148 (148)   ; 131 (131)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 43 (43)           ; 92 (92)          ; |msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor                                                                                                                                                                                                                                                                                      ; work         ;
;       |a23_decode:u_decode|                                                                             ; 743 (743)   ; 238 (238)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (505)    ; 13 (13)           ; 225 (225)        ; |msystem|a23_core:u_amber|a23_decode:u_decode                                                                                                                                                                                                                                                                                                ; work         ;
;       |a23_execute:u_execute|                                                                           ; 4227 (702)  ; 1078 (148)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3147 (584)   ; 58 (8)            ; 1022 (158)       ; |msystem|a23_core:u_amber|a23_execute:u_execute                                                                                                                                                                                                                                                                                              ; work         ;
;          |a23_alu:u_alu|                                                                                ; 253 (253)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (253)    ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu                                                                                                                                                                                                                                                                                ; work         ;
;          |a23_barrel_shift:u_barrel_shift|                                                              ; 1161 (1161) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1161 (1161)  ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift                                                                                                                                                                                                                                                              ; work         ;
;          |a23_multiply:u_multiply|                                                                      ; 222 (222)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 74 (74)          ; |msystem|a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply                                                                                                                                                                                                                                                                      ; work         ;
;          |a23_register_bank:u_register_bank|                                                            ; 1897 (1897) ; 856 (856)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1001 (1001)  ; 50 (50)           ; 846 (846)        ; |msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank                                                                                                                                                                                                                                                            ; work         ;
;       |a23_fetch:u_fetch|                                                                               ; 1267 (66)   ; 376 (0)                   ; 0 (0)         ; 152576      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 848 (47)     ; 97 (0)            ; 322 (19)         ; |msystem|a23_core:u_amber|a23_fetch:u_fetch                                                                                                                                                                                                                                                                                                  ; work         ;
;          |a23_cache:u_cache|                                                                            ; 1071 (1071) ; 265 (265)                 ; 0 (0)         ; 152576      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 782 (782)    ; 34 (34)           ; 255 (255)        ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache                                                                                                                                                                                                                                                                                ; work         ;
;             |my_sram_256_128_byte_en:rams[0].u_data|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data                                                                                                                                                                                                                                         ; work         ;
;                |sram_256_128_byte_en:sram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                               ; work         ;
;                      |altsyncram_t5d1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated                                                                                                                                                ; work         ;
;             |my_sram_256_128_byte_en:rams[1].u_data|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data                                                                                                                                                                                                                                         ; work         ;
;                |sram_256_128_byte_en:sram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                               ; work         ;
;                      |altsyncram_t5d1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated                                                                                                                                                ; work         ;
;             |my_sram_256_128_byte_en:rams[2].u_data|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data                                                                                                                                                                                                                                         ; work         ;
;                |sram_256_128_byte_en:sram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                               ; work         ;
;                      |altsyncram_t5d1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated                                                                                                                                                ; work         ;
;             |my_sram_256_128_byte_en:rams[3].u_data|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data                                                                                                                                                                                                                                         ; work         ;
;                |sram_256_128_byte_en:sram|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                               ; work         ;
;                      |altsyncram_t5d1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated                                                                                                                                                ; work         ;
;             |my_sram_256_21_line_en:rams[0].u_tag|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag                                                                                                                                                                                                                                           ; work         ;
;                |sram_256_21_line_en:sram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                  ; work         ;
;                      |altsyncram_41b1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated                                                                                                                                                   ; work         ;
;             |my_sram_256_21_line_en:rams[1].u_tag|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag                                                                                                                                                                                                                                           ; work         ;
;                |sram_256_21_line_en:sram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                  ; work         ;
;                      |altsyncram_41b1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated                                                                                                                                                   ; work         ;
;             |my_sram_256_21_line_en:rams[2].u_tag|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag                                                                                                                                                                                                                                           ; work         ;
;                |sram_256_21_line_en:sram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                  ; work         ;
;                      |altsyncram_41b1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated                                                                                                                                                   ; work         ;
;             |my_sram_256_21_line_en:rams[3].u_tag|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag                                                                                                                                                                                                                                           ; work         ;
;                |sram_256_21_line_en:sram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                  ; work         ;
;                      |altsyncram_41b1:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated                                                                                                                                                   ; work         ;
;          |a23_wishbone:u_wishbone|                                                                      ; 130 (130)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 63 (63)           ; 48 (48)          ; |msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone                                                                                                                                                                                                                                                                          ; work         ;
;    |boot_mem32:boot_mem32.u_boot_mem|                                                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |msystem|boot_mem32:boot_mem32.u_boot_mem                                                                                                                                                                                                                                                                                                    ; work         ;
;       |my_sram_2048_32_byte_en:u_mem|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem                                                                                                                                                                                                                                                                      ; work         ;
;          |sram_2048_32_byte_en:sram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component                                                                                                                                                                                                            ; work         ;
;                |altsyncram_aal1:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_aal1:auto_generated                                                                                                                                                                             ; work         ;
;    |gpio_top:u_gpio|                                                                                    ; 307 (307)   ; 262 (262)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 92 (92)           ; 170 (170)        ; |msystem|gpio_top:u_gpio                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |interrupt_controller:u_interrupt_controller|                                                        ; 300 (300)   ; 163 (163)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (134)    ; 0 (0)             ; 166 (166)        ; |msystem|interrupt_controller:u_interrupt_controller                                                                                                                                                                                                                                                                                         ; work         ;
;    |my_clocks_resets:u_clk_r|                                                                           ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 21 (21)          ; |msystem|my_clocks_resets:u_clk_r                                                                                                                                                                                                                                                                                                            ; work         ;
;       |my_pll:my_pll_inst|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|my_clocks_resets:u_clk_r|my_pll:my_pll_inst                                                                                                                                                                                                                                                                                         ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                 ; work         ;
;             |my_pll_altpll:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated                                                                                                                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 142 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 21 (0)            ; 65 (0)           ; |msystem|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 141 (100)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (42)      ; 21 (21)           ; 65 (40)          ; |msystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |msystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |msystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 535 (9)     ; 432 (8)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (1)      ; 179 (4)           ; 253 (0)          ; |msystem|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 530 (0)     ; 424 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (0)      ; 175 (0)           ; 253 (0)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 530 (70)    ; 424 (60)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (10)     ; 175 (48)          ; 253 (10)         ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 102 (100)   ; 100 (100)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 67 (67)           ; 34 (0)           ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (0)           ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 25 (0)      ; 3 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 6 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_0u14:auto_generated|                                                         ; 25 (3)      ; 3 (3)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 6 (1)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated                                                                                                                                          ; work         ;
;                   |decode_rsa:decode2|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2                                                                                                                       ; work         ;
;                   |mux_7nb:mux3|                                                                        ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 2 (2)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|mux_7nb:mux3                                                                                                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 133 (133)   ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 16 (16)           ; 73 (73)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 41 (1)      ; 36 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 29 (0)            ; 11 (1)           ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 24 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 8 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (2)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (0)             ; 2 (1)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 112 (10)    ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 96 (0)           ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_qei:auto_generated|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_hbj:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |msystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |test_module:u_test_module|                                                                          ; 193 (193)   ; 127 (127)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 12 (12)           ; 115 (115)        ; |msystem|test_module:u_test_module                                                                                                                                                                                                                                                                                                           ; work         ;
;    |timer_module:u_timer_module|                                                                        ; 531 (531)   ; 153 (153)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 378 (378)    ; 0 (0)             ; 153 (153)        ; |msystem|timer_module:u_timer_module                                                                                                                                                                                                                                                                                                         ; work         ;
;    |tiny_spi:u_spi_0|                                                                                   ; 47 (47)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 1 (1)             ; 27 (27)          ; |msystem|tiny_spi:u_spi_0                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |tiny_spi:u_spi_1|                                                                                   ; 56 (56)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 26 (26)          ; |msystem|tiny_spi:u_spi_1                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |uart:u_uart0|                                                                                       ; 632 (632)   ; 412 (412)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (220)    ; 127 (127)         ; 285 (285)        ; |msystem|uart:u_uart0                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |wb_sdram_ctrl:u_sdram|                                                                              ; 1439 (0)    ; 1017 (0)                  ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 422 (0)      ; 315 (0)           ; 702 (0)          ; |msystem|wb_sdram_ctrl:u_sdram                                                                                                                                                                                                                                                                                                               ; work         ;
;       |arbiter:arbiter|                                                                                 ; 906 (2)     ; 792 (1)                   ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (1)      ; 299 (0)           ; 506 (1)          ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter                                                                                                                                                                                                                                                                                               ; work         ;
;          |wb_port:wbports[0].wb_port|                                                                   ; 904 (333)   ; 791 (236)                 ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (84)     ; 299 (56)          ; 505 (193)        ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                                                                                                                    ; work         ;
;             |bufram:bufram|                                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                                                                                                                                                                      ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                                                                                                               ; work         ;
;                      |altsyncram_gpi2:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated                                                                                                                                                ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                    ; 570 (570)   ; 555 (555)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 243 (243)         ; 312 (312)        ; |msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                                                                                                             ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                                                           ; 553 (553)   ; 225 (225)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 321 (321)    ; 16 (16)           ; 216 (216)        ; |msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                         ; work         ;
;    |wishbone_arbiter:u_wishbone_arbiter|                                                                ; 286 (286)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 254 (254)    ; 0 (0)             ; 32 (32)          ; |msystem|wishbone_arbiter:u_wishbone_arbiter                                                                                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; sys_clk_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_clk_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_uart0_rts  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; o_uart0_rx   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_uart0_cts  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_spi0_mosi  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_spi0_sclk  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_spi0_int   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; o_spi1_mosi  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_spi1_sclk  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dq[0]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[9]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdr_dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdr_dq[15]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; o_spi0_ss    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led3         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led4         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led5         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led6         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led7         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led8         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; led9         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; o_spi1_ss    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; brd_n_rst    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; brd_clk_p    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_uart0_tx   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; i_spi1_miso  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; i_spi0_miso  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------+-------------------+---------+
; i_uart0_rts                                                                                                  ;                   ;         ;
; i_spi0_int                                                                                                   ;                   ;         ;
; sdr_dq[0]                                                                                                    ;                   ;         ;
;      - internal_dqi[0]~15                                                                                    ; 1                 ; 6       ;
; sdr_dq[1]                                                                                                    ;                   ;         ;
;      - internal_dqi[1]~14                                                                                    ; 1                 ; 6       ;
; sdr_dq[2]                                                                                                    ;                   ;         ;
;      - internal_dqi[2]~13                                                                                    ; 0                 ; 6       ;
; sdr_dq[3]                                                                                                    ;                   ;         ;
;      - internal_dqi[3]~12                                                                                    ; 0                 ; 6       ;
; sdr_dq[4]                                                                                                    ;                   ;         ;
;      - internal_dqi[4]~10                                                                                    ; 0                 ; 6       ;
; sdr_dq[5]                                                                                                    ;                   ;         ;
;      - internal_dqi[5]~11                                                                                    ; 1                 ; 6       ;
; sdr_dq[6]                                                                                                    ;                   ;         ;
;      - internal_dqi[6]~9                                                                                     ; 1                 ; 6       ;
; sdr_dq[7]                                                                                                    ;                   ;         ;
;      - internal_dqi[7]~7                                                                                     ; 1                 ; 6       ;
; sdr_dq[8]                                                                                                    ;                   ;         ;
;      - internal_dqi[8]~5                                                                                     ; 0                 ; 6       ;
; sdr_dq[9]                                                                                                    ;                   ;         ;
;      - internal_dqi[9]~6                                                                                     ; 1                 ; 6       ;
; sdr_dq[10]                                                                                                   ;                   ;         ;
;      - internal_dqi[10]~4                                                                                    ; 0                 ; 6       ;
; sdr_dq[11]                                                                                                   ;                   ;         ;
;      - internal_dqi[11]~3                                                                                    ; 0                 ; 6       ;
; sdr_dq[12]                                                                                                   ;                   ;         ;
;      - internal_dqi[12]~1                                                                                    ; 0                 ; 6       ;
; sdr_dq[13]                                                                                                   ;                   ;         ;
;      - internal_dqi[13]~2                                                                                    ; 0                 ; 6       ;
; sdr_dq[14]                                                                                                   ;                   ;         ;
;      - internal_dqi[14]~0                                                                                    ; 0                 ; 6       ;
; sdr_dq[15]                                                                                                   ;                   ;         ;
;      - internal_dqi[15]~8                                                                                    ; 1                 ; 6       ;
; o_spi0_ss                                                                                                    ;                   ;         ;
; led3                                                                                                         ;                   ;         ;
; led4                                                                                                         ;                   ;         ;
; led5                                                                                                         ;                   ;         ;
; led6                                                                                                         ;                   ;         ;
; led7                                                                                                         ;                   ;         ;
; led8                                                                                                         ;                   ;         ;
; led9                                                                                                         ;                   ;         ;
; o_spi1_ss                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                     ; 1                 ; 6       ;
; brd_n_rst                                                                                                    ;                   ;         ;
;      - my_clocks_resets:u_clk_r|cnt[17]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[14]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[16]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[13]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[15]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[12]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[11]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[10]                                                                      ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[9]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[8]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[7]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[6]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[5]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[4]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[3]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[2]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[1]                                                                       ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|o_sdr_rst~0                                                                  ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|o_sys_rst~0                                                                  ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|cnt[0]                                                                       ; 1                 ; 6       ;
;      - led~output                                                                                            ; 1                 ; 6       ;
;      - my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1 ; 1                 ; 6       ;
; brd_clk_p                                                                                                    ;                   ;         ;
; i_uart0_tx                                                                                                   ;                   ;         ;
;      - uart:u_uart0|rx_byte[7]~2                                                                             ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[6]~5                                                                             ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[4]~7                                                                             ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[5]~10                                                                            ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[3]~13                                                                            ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[2]~17                                                                            ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[1]~20                                                                            ; 1                 ; 6       ;
;      - uart:u_uart0|rx_byte[0]~23                                                                            ; 1                 ; 6       ;
;      - uart:u_uart0|rxd_d[0]~0                                                                               ; 1                 ; 6       ;
; i_spi1_miso                                                                                                  ;                   ;         ;
;      - tiny_spi:u_spi_1|bb8[0]~4                                                                             ; 1                 ; 6       ;
;      - tiny_spi:u_spi_1|sr8~8                                                                                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                              ; 1                 ; 6       ;
; i_spi0_miso                                                                                                  ;                   ;         ;
;      - tiny_spi:u_spi_0|bb8[0]~4                                                                             ; 0                 ; 6       ;
;      - tiny_spi:u_spi_0|sr8~8                                                                                ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~10                                                                                                                                                                                                                           ; LCCOMB_X37_Y13_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~11                                                                                                                                                                                                                           ; LCCOMB_X37_Y15_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~12                                                                                                                                                                                                                           ; LCCOMB_X37_Y15_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~13                                                                                                                                                                                                                           ; LCCOMB_X37_Y15_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|Equal24~0                                                                                                                                                                                                                                       ; LCCOMB_X37_Y26_N28 ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|Equal25~0                                                                                                                                                                                                                                       ; LCCOMB_X37_Y26_N6  ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_byte_enable_sel[0]                                                                                                                                                                                                                            ; FF_X40_Y22_N25     ; 52      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[12]~14                                                                                                                                                                                                                                  ; LCCOMB_X34_Y25_N16 ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[13]~1                                                                                                                                                                                                                                   ; LCCOMB_X34_Y27_N26 ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[14]~17                                                                                                                                                                                                                                  ; LCCOMB_X40_Y28_N30 ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[15]~3                                                                                                                                                                                                                                   ; LCCOMB_X34_Y27_N12 ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[22]~8                                                                                                                                                                                                                                   ; LCCOMB_X35_Y25_N2  ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[24]~10                                                                                                                                                                                                                                  ; LCCOMB_X35_Y25_N20 ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[30]~15                                                                                                                                                                                                                                  ; LCCOMB_X37_Y26_N2  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[30]~16                                                                                                                                                                                                                                  ; LCCOMB_X40_Y28_N20 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|o_multiply_function[1]~2                                                                                                                                                                                                                        ; LCCOMB_X38_Y24_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|pre_fetch_instruction[4]~2                                                                                                                                                                                                                      ; LCCOMB_X40_Y22_N30 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|restore_base_address~2                                                                                                                                                                                                                          ; LCCOMB_X37_Y24_N6  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_decode:u_decode|saved_current_instruction[25]~5                                                                                                                                                                                                                 ; LCCOMB_X37_Y25_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|Equal3~1                                                                                                                                                                                                              ; LCCOMB_X39_Y21_N28 ; 69      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[33]~34                                                                                                                                                                                                        ; LCCOMB_X40_Y3_N8   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[5]~32                                                                                                                                                                                                         ; LCCOMB_X39_Y18_N20 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[8]~33                                                                                                                                                                                                         ; LCCOMB_X40_Y4_N28  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r0[25]~0                                                                                                                                                                                                    ; LCCOMB_X40_Y22_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r10[25]~0                                                                                                                                                                                                   ; LCCOMB_X41_Y20_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r10_firq[25]~0                                                                                                                                                                                              ; LCCOMB_X41_Y20_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r11[25]~0                                                                                                                                                                                                   ; LCCOMB_X41_Y20_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r11_firq[25]~0                                                                                                                                                                                              ; LCCOMB_X41_Y20_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r12[25]~0                                                                                                                                                                                                   ; LCCOMB_X41_Y20_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r12_firq[25]~0                                                                                                                                                                                              ; LCCOMB_X41_Y20_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13[25]~1                                                                                                                                                                                                   ; LCCOMB_X41_Y21_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13_firq[25]~0                                                                                                                                                                                              ; LCCOMB_X41_Y21_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13_irq[25]~1                                                                                                                                                                                               ; LCCOMB_X41_Y21_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13_svc[25]~0                                                                                                                                                                                               ; LCCOMB_X41_Y21_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14[25]~0                                                                                                                                                                                                   ; LCCOMB_X41_Y21_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14_firq[25]~0                                                                                                                                                                                              ; LCCOMB_X41_Y21_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14_irq[25]~0                                                                                                                                                                                               ; LCCOMB_X41_Y21_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14_svc[25]~1                                                                                                                                                                                               ; LCCOMB_X41_Y21_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[0]~0                                                                                                                                                                                                    ; LCCOMB_X35_Y8_N22  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r1[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r2[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r3[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y20_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r4[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N2  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r5[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r6[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r7[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y23_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r8[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y20_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r8_firq[25]~0                                                                                                                                                                                               ; LCCOMB_X41_Y20_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r9[25]~0                                                                                                                                                                                                    ; LCCOMB_X41_Y18_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r9_firq[25]~0                                                                                                                                                                                               ; LCCOMB_X41_Y18_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|base_address_update                                                                                                                                                                                                                           ; LCCOMB_X41_Y20_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|byte_enable_update                                                                                                                                                                                                                            ; LCCOMB_X35_Y14_N22 ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|copro_write_data_update                                                                                                                                                                                                                       ; LCCOMB_X37_Y22_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_flags_update                                                                                                                                                                                                                      ; LCCOMB_X38_Y24_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_mode_update                                                                                                                                                                                                                       ; LCCOMB_X39_Y18_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|Equal25~1                                                                                                                                                                                                                       ; LCCOMB_X30_Y15_N28 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|c_state[2]                                                                                                                                                                                                                      ; FF_X29_Y14_N3      ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[0]                                                                                                                                                                                                             ; LCCOMB_X32_Y15_N12 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[1]                                                                                                                                                                                                             ; LCCOMB_X32_Y15_N26 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[2]                                                                                                                                                                                                             ; LCCOMB_X32_Y15_N8  ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[3]                                                                                                                                                                                                             ; LCCOMB_X32_Y15_N30 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|ex_read_hit_way[1]~1                                                                                                                                                                                                            ; LCCOMB_X30_Y15_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|ex_read_hit~0                                                                                                                                                                                                                   ; LCCOMB_X31_Y14_N24 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|init_count[6]~2                                                                                                                                                                                                                 ; LCCOMB_X31_Y15_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|o_wb_req~1                                                                                                                                                                                                                      ; LCCOMB_X31_Y14_N26 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|random_num[3]~1                                                                                                                                                                                                                 ; LCCOMB_X29_Y15_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|select_way[0]~2                                                                                                                                                                                                                 ; LCCOMB_X30_Y14_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_wenable_way[0]~2                                                                                                                                                                                                            ; LCCOMB_X32_Y15_N2  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_wenable_way[1]~3                                                                                                                                                                                                            ; LCCOMB_X32_Y15_N28 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_wenable_way[2]~1                                                                                                                                                                                                            ; LCCOMB_X32_Y15_N16 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_wenable_way[3]~0                                                                                                                                                                                                            ; LCCOMB_X32_Y15_N0  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|wb_read_buf_data[9]~0                                                                                                                                                                                                           ; LCCOMB_X29_Y14_N30 ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|always0~2                                                                                                                                                                                                                 ; LCCOMB_X28_Y14_N14 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|exclusive_access~0                                                                                                                                                                                                        ; LCCOMB_X27_Y14_N4  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[2]~30                                                                                                                                                                                                            ; LCCOMB_X27_Y15_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[31]~33                                                                                                                                                                                                           ; LCCOMB_X27_Y14_N14 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|start_access                                                                                                                                                                                                              ; LCCOMB_X28_Y14_N10 ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|wishbone_st[2]                                                                                                                                                                                                            ; FF_X27_Y14_N1      ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|comb~0                                                                                                                                                                                                                                            ; LCCOMB_X28_Y14_N28 ; 142     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|o_fetch_stall~3                                                                                                                                                                                                                                   ; LCCOMB_X28_Y14_N18 ; 281     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a23_core:u_amber|a23_fetch:u_fetch|sel_cache~7                                                                                                                                                                                                                                       ; LCCOMB_X31_Y14_N20 ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0     ; 319     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; boot_mem32:boot_mem32.u_boot_mem|start_write                                                                                                                                                                                                                                         ; LCCOMB_X20_Y15_N10 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; brd_clk_p                                                                                                                                                                                                                                                                            ; PIN_R8             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; brd_n_rst                                                                                                                                                                                                                                                                            ; PIN_J15            ; 22      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|always15~1                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y11_N14 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_eclk[0]~1                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y9_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_eclk[16]~2                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y9_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_eclk[24]~3                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y11_N28 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_eclk[8]~0                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y9_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_inte[0]~1                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y10_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_inte[16]~2                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y10_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_inte[24]~3                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y10_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_inte[8]~0                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y10_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_nec[0]~1                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y9_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_nec[16]~2                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y9_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_nec[24]~3                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y11_N30 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_nec[8]~0                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y9_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_oe[0]~1                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y10_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_oe[16]~2                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y10_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_oe[24]~3                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y10_N22 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_oe[8]~0                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y10_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_out[0]~0                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y11_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_out[16]~2                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y11_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_out[24]~3                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y11_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_out[8]~1                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y11_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_ptrig[0]~1                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y11_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_ptrig[16]~2                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y11_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_ptrig[24]~3                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y11_N30 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; gpio_top:u_gpio|rgpio_ptrig[8]~0                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y11_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; interrupt_controller:u_interrupt_controller|wb_start_read                                                                                                                                                                                                                            ; LCCOMB_X20_Y15_N28 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|cnt[17]~51                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y6_N24   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                    ; PLL_4              ; 3929    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                    ; PLL_4              ; 420     ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; my_clocks_resets:u_clk_r|o_sdr_rst                                                                                                                                                                                                                                                   ; FF_X7_Y6_N27       ; 109     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                                                                                                                                   ; FF_X7_Y6_N29       ; 268     ; Async. clear                          ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                                                                                                                                   ; FF_X7_Y6_N29       ; 85      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; FF_X26_Y14_N17     ; 22      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X15_Y25_N28 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X15_Y25_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X15_Y25_N10 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                        ; LCCOMB_X14_Y25_N2  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; LCCOMB_X14_Y25_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; LCCOMB_X25_Y14_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; FF_X24_Y14_N25     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; FF_X24_Y14_N31     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; LCCOMB_X25_Y14_N26 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                                                                                   ; LCCOMB_X12_Y25_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                   ; LCCOMB_X11_Y25_N6  ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                  ; LCCOMB_X25_Y17_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                             ; LCCOMB_X26_Y17_N14 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                             ; LCCOMB_X26_Y17_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X26_Y14_N19     ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X26_Y10_N1      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X25_Y14_N19     ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; FF_X26_Y14_N3      ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X26_Y10_N10 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X26_Y12_N1      ; 22      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X25_Y12_N4  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X25_Y12_N26 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode348w[3]                                                         ; LCCOMB_X27_Y8_N12  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode365w[3]                                                         ; LCCOMB_X27_Y8_N14  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode375w[3]                                                         ; LCCOMB_X27_Y8_N16  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode385w[3]                                                         ; LCCOMB_X27_Y8_N0   ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode395w[3]                                                         ; LCCOMB_X27_Y8_N22  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode405w[3]                                                         ; LCCOMB_X27_Y8_N28  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode415w[3]                                                         ; LCCOMB_X27_Y8_N26  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode425w[3]                                                         ; LCCOMB_X27_Y8_N24  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X25_Y12_N14 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X26_Y9_N11      ; 204     ; Async. clear                          ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X25_Y12_N22 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X25_Y12_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; LCCOMB_X23_Y9_N30  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X26_Y9_N26  ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X23_Y9_N18  ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X27_Y9_N2   ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X25_Y13_N30 ; 3       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X26_Y9_N8   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                      ; LCCOMB_X24_Y9_N24  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~10                                                                                                                                 ; LCCOMB_X24_Y9_N26  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                    ; LCCOMB_X25_Y13_N6  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X25_Y13_N22 ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always2~3                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y17_N16 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always3~3                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y17_N22 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always5~2                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y17_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|always9~2                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y17_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|firq_timer[1]~10                                                                                                                                                                                                                                           ; LCCOMB_X15_Y17_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|irq_timer[1]~10                                                                                                                                                                                                                                            ; LCCOMB_X15_Y17_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|random_num[4]~1                                                                                                                                                                                                                                            ; LCCOMB_X15_Y18_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; test_module:u_test_module|wb_start_read                                                                                                                                                                                                                                              ; LCCOMB_X20_Y15_N26 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|always1~4                                                                                                                                                                                                                                                ; LCCOMB_X19_Y11_N18 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|always1~5                                                                                                                                                                                                                                                ; LCCOMB_X19_Y11_N28 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|always1~6                                                                                                                                                                                                                                                ; LCCOMB_X19_Y11_N6  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer0_ctrl_reg[2]~0                                                                                                                                                                                                                                     ; LCCOMB_X19_Y9_N28  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer0_value_reg[9]~7                                                                                                                                                                                                                                    ; LCCOMB_X21_Y3_N16  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer1_ctrl_reg[2]~0                                                                                                                                                                                                                                     ; LCCOMB_X19_Y9_N26  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer1_value_reg[11]~7                                                                                                                                                                                                                                   ; LCCOMB_X19_Y5_N24  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer2_ctrl_reg[2]~0                                                                                                                                                                                                                                     ; LCCOMB_X19_Y9_N0   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|timer2_value_reg[20]~7                                                                                                                                                                                                                                   ; LCCOMB_X19_Y9_N30  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; timer_module:u_timer_module|wb_start_read                                                                                                                                                                                                                                            ; LCCOMB_X19_Y9_N16  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_0|Mux11~2                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y22_N16 ; 2       ; Latch enable                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; tiny_spi:u_spi_0|bb8[1]~8                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y17_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_0|bc[1]~0                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y22_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_0|istb~0                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y17_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_0|sr8[5]~1                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y22_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_0|wstb~0                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y17_N2  ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_1|Mux11~2                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y13_N16 ; 2       ; Latch enable                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; tiny_spi:u_spi_1|bb8[1]~8                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y13_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_1|bc[0]~0                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y13_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_1|sr8[2]~1                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y13_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tiny_spi:u_spi_1|wstb~3                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y14_N8  ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|always6~4                                                                                                                                                                                                                                                               ; LCCOMB_X47_Y27_N0  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|restart_rx_bit_count                                                                                                                                                                                                                                                    ; FF_X9_Y3_N27       ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[0][7]~1                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y5_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[10][0]~3                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y3_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[11][0]~5                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y3_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[12][0]~15                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y6_N24  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[13][0]~14                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y6_N28  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[14][0]~13                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y6_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[15][0]~16                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y5_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[1][0]~11                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y6_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[1][4]~0                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y3_N16  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[2][0]~10                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y5_N18  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[3][0]~12                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y6_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[4][0]~8                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y5_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[5][0]~7                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y5_N6   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[6][0]~6                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y6_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[7][0]~9                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y5_N22  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[8][0]~4                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y3_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo[9][0]~2                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y5_N26  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo_count[3]~13                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y6_N0   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_fifo_rp[1]~7                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y7_N28  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_int_timer[23]~26                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y7_N24  ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|rx_int_timer[23]~27                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y7_N18  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[0][7]~0                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[10][7]~2                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y28_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[11][7]~12                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y28_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[12][7]~11                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y28_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[13][7]~8                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y28_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[14][7]~4                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y28_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[15][7]~15                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y28_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[1][7]~7                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[2][7]~3                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[3][7]~14                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y28_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[4][7]~9                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[5][7]~6                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[6][7]~1                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[7][7]~13                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y28_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[8][7]~10                                                                                                                                                                                                                                                        ; LCCOMB_X44_Y28_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo[9][7]~5                                                                                                                                                                                                                                                         ; LCCOMB_X44_Y28_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo_count[4]~7                                                                                                                                                                                                                                                      ; LCCOMB_X46_Y24_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo_rp[3]~10                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y24_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|tx_fifo_wp[4]~6                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y14_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_cr_reg[5]~0                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y14_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrh_reg[4]                                                                                                                                                                                                                                                        ; FF_X14_Y6_N1       ; 80      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrh_reg[4]~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y14_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrl_reg[0]~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y14_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_lcrm_reg[0]~0                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y14_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|uart_rsr_reg[0]~0                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y14_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart:u_uart0|wb_start_read                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y14_N2  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[20]~38                                                                                                                                                                                                    ; LCCOMB_X7_Y14_N28  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[20]~39                                                                                                                                                                                                    ; LCCOMB_X7_Y14_N14  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]~10                                                                                                                                                                                                      ; LCCOMB_X9_Y22_N10  ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[31]~0                                                                                                                                                                                                       ; LCCOMB_X21_Y13_N16 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean~3                                                                                                                                                                                                         ; LCCOMB_X11_Y22_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|WideOr0                                                                                                                                                        ; LCCOMB_X20_Y11_N10 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]~40                                                                                                                                                                                                   ; LCCOMB_X7_Y14_N10  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]~3                                                                                                                                                                                                         ; LCCOMB_X9_Y22_N4   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~607                                                                                                                                                                                      ; LCCOMB_X8_Y9_N0    ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~608                                                                                                                                                                                      ; LCCOMB_X8_Y9_N2    ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~609                                                                                                                                                                                      ; LCCOMB_X8_Y9_N12   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~610                                                                                                                                                                                      ; LCCOMB_X8_Y9_N22   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~611                                                                                                                                                                                      ; LCCOMB_X8_Y9_N24   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~612                                                                                                                                                                                      ; LCCOMB_X8_Y9_N10   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~613                                                                                                                                                                                      ; LCCOMB_X8_Y9_N4    ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~614                                                                                                                                                                                      ; LCCOMB_X8_Y9_N30   ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]~0                                                                                                                                                                            ; LCCOMB_X7_Y11_N18  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]~0                                                                                                                                                                            ; LCCOMB_X8_Y9_N8    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[0]                                                                                                                                                                                                      ; FF_X10_Y18_N19     ; 48      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram                                                                                                                                                                                                  ; FF_X9_Y22_N19      ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[19]~1                                                                                                                                                                                                        ; LCCOMB_X21_Y13_N30 ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_rdreq                                                                                                                                                                                                        ; LCCOMB_X10_Y18_N28 ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[11]~29                                                                                                                                                                                                                                 ; LCCOMB_X5_Y16_N10  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[1]~9                                                                                                                                                                                                                               ; LCCOMB_X4_Y15_N8   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[11]~50                                                                                                                                                                                                                       ; LCCOMB_X7_Y14_N30  ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[11]~51                                                                                                                                                                                                                       ; LCCOMB_X7_Y14_N24  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[0]~1                                                                                                                                                                                                                               ; LCCOMB_X4_Y15_N18  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o                                                                                                                                                                                                                                  ; FF_X6_Y16_N11      ; 32      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_o~8                                                                                                                                                                                                                                   ; LCCOMB_X6_Y16_N16  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_cycle_count[31]~94                                                                                                                                                                                                                  ; LCCOMB_X4_Y15_N6   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[0]~8                                                                                                                                                                                                                          ; LCCOMB_X3_Y12_N6   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[3]~5                                                                                                                                                                                                                          ; LCCOMB_X5_Y14_N2   ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|refresh_count[29]~35                                                                                                                                                                                                                     ; LCCOMB_X7_Y13_N26  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~91                                                                                                                                                                                                                            ; LCCOMB_X8_Y12_N0   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~92                                                                                                                                                                                                                            ; LCCOMB_X8_Y12_N10  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~93                                                                                                                                                                                                                            ; LCCOMB_X8_Y12_N28  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~94                                                                                                                                                                                                                            ; LCCOMB_X8_Y12_N22  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[1]                                                                                                                                                                                                                                 ; FF_X7_Y13_N5       ; 78      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state_count[3]~2                                                                                                                                                                                                                         ; LCCOMB_X4_Y15_N10  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0     ; 319     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0]     ; PLL_4              ; 3929    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1]     ; PLL_4              ; 420     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                    ; FF_X7_Y6_N29       ; 268     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X26_Y9_N11      ; 204     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; tiny_spi:u_spi_0|Mux11~2                                                                                              ; LCCOMB_X16_Y22_N16 ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; tiny_spi:u_spi_1|Mux11~2                                                                                              ; LCCOMB_X23_Y13_N16 ; 2       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; a23_core:u_amber|a23_fetch:u_fetch|o_fetch_stall~3                                                                                                                                                                                                                                   ; 281     ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_mode[1]                                                                                                                                                                                                                           ; 264     ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_mode[0]                                                                                                                                                                                                                           ; 264     ;
; a23_core:u_amber|a23_decode:u_decode|o_rds_sel[0]                                                                                                                                                                                                                                    ; 193     ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                                                                                   ; 185     ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                                                                                   ; 185     ;
; a23_core:u_amber|a23_decode:u_decode|o_rds_sel[1]                                                                                                                                                                                                                                    ; 164     ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_mode_rds_oh[2]                                                                                                                                                                                                                    ; 160     ;
; a23_core:u_amber|a23_fetch:u_fetch|comb~0                                                                                                                                                                                                                                            ; 142     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wdata~0                                                                                                                                                                                                                    ; 132     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|WideOr1~0                                                                                                                                                                                                                       ; 130     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|hit_rdata[2]~0                                                                                                                                                                                                                  ; 129     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|miss_address[3]                                                                                                                                                                                                                 ; 128     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|hit_rdata[2]~1                                                                                                                                                                                                                  ; 128     ;
; a23_core:u_amber|a23_decode:u_decode|o_rm_sel[3]                                                                                                                                                                                                                                     ; 121     ;
; a23_core:u_amber|a23_decode:u_decode|o_rn_sel[0]                                                                                                                                                                                                                                     ; 120     ;
; a23_core:u_amber|a23_decode:u_decode|o_rm_sel[1]                                                                                                                                                                                                                                     ; 120     ;
; a23_core:u_amber|a23_decode:u_decode|o_rm_sel[0]                                                                                                                                                                                                                                     ; 120     ;
; a23_core:u_amber|a23_decode:u_decode|o_rm_sel[2]                                                                                                                                                                                                                                     ; 120     ;
; a23_core:u_amber|a23_execute:u_execute|shift_amount[4]~9                                                                                                                                                                                                                             ; 118     ;
; a23_core:u_amber|a23_decode:u_decode|o_rn_sel[2]                                                                                                                                                                                                                                     ; 116     ;
; a23_core:u_amber|a23_decode:u_decode|o_rn_sel[3]                                                                                                                                                                                                                                     ; 114     ;
; a23_core:u_amber|a23_decode:u_decode|o_rn_sel[1]                                                                                                                                                                                                                                     ; 114     ;
; my_clocks_resets:u_clk_r|o_sdr_rst                                                                                                                                                                                                                                                   ; 109     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[5]                                                                                                                                                                                                               ; 105     ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[3]                                                                                                                                                                                                               ; 103     ;
; a23_core:u_amber|a23_execute:u_execute|execute~6                                                                                                                                                                                                                                     ; 100     ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux26~1                                                                                                                                                                                                     ; 96      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux26~0                                                                                                                                                                                                     ; 96      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal32~0                                                                                                                                                                                                     ; 89      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[31]~1                                                                                                                                                                                                                         ; 89      ;
; a23_core:u_amber|a23_decode:u_decode|o_rds_sel[3]                                                                                                                                                                                                                                    ; 87      ;
; a23_core:u_amber|a23_execute:u_execute|shift_amount[0]~5                                                                                                                                                                                                                             ; 84      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[2]                                                                                                                                                                                                               ; 84      ;
; my_clocks_resets:u_clk_r|o_sys_rst                                                                                                                                                                                                                                                   ; 84      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[0]                                                                                                                                                                                                                                 ; 83      ;
; uart:u_uart0|uart_lcrh_reg[4]                                                                                                                                                                                                                                                        ; 80      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[1]                                                                                                                                                                                                                                 ; 78      ;
; a23_core:u_amber|a23_decode:u_decode|o_barrel_shift_data_sel[1]                                                                                                                                                                                                                      ; 74      ;
; a23_core:u_amber|a23_execute:u_execute|shift_amount[1]~4                                                                                                                                                                                                                             ; 73      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|Equal3~1                                                                                                                                                                                                              ; 69      ;
; a23_core:u_amber|a23_decode:u_decode|o_alu_function[8]                                                                                                                                                                                                                               ; 68      ;
; a23_core:u_amber|a23_decode:u_decode|control_state[0]                                                                                                                                                                                                                                ; 67      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[19]~1                                                                                                                                                                                                        ; 66      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux18~1                                                                                                                                                                                                     ; 65      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                                                                                              ; 65      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; 64      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wdata[99]~10                                                                                                                                                                                                               ; 64      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wdata[7]~7                                                                                                                                                                                                                 ; 64      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wdata[32]~4                                                                                                                                                                                                                ; 64      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wdata[94]~1                                                                                                                                                                                                                ; 64      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|wb_read_buf_data[9]~0                                                                                                                                                                                                           ; 64      ;
; a23_core:u_amber|a23_decode:u_decode|o_address_sel[2]                                                                                                                                                                                                                                ; 63      ;
; a23_core:u_amber|a23_decode:u_decode|o_shift_imm_zero                                                                                                                                                                                                                                ; 63      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux18~0                                                                                                                                                                                                     ; 63      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal66~0                                                                                                                                                                                                     ; 62      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[2]                                                                                                                                                                                                                                 ; 62      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[0]                                                                                                                                                                                                               ; 60      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_rdreq                                                                                                                                                                                                        ; 60      ;
; a23_core:u_amber|a23_decode:u_decode|Equal20~0                                                                                                                                                                                                                                       ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~614                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~613                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~612                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~611                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~610                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~609                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~608                                                                                                                                                                                      ; 59      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~607                                                                                                                                                                                      ; 59      ;
; gpio_top:u_gpio|wb_dat_o[19]~1                                                                                                                                                                                                                                                       ; 58      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[2]                                                                                                                                                                                                               ; 58      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[3]                                                                                                                                                                                                               ; 58      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[4]                                                                                                                                                                                                               ; 58      ;
; uart:u_uart0|Equal0~2                                                                                                                                                                                                                                                                ; 57      ;
; a23_core:u_amber|a23_decode:u_decode|o_alu_function[3]                                                                                                                                                                                                                               ; 57      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[2]                                                                                                                                                                                                                                  ; 57      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[3]                                                                                                                                                                                                                                  ; 57      ;
; a23_core:u_amber|a23_fetch:u_fetch|sel_cache~7                                                                                                                                                                                                                                       ; 57      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[1]                                                                                                                                                                                                               ; 57      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[6]                                                                                                                                                                                                               ; 57      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[7]                                                                                                                                                                                                               ; 57      ;
; a23_core:u_amber|a23_decode:u_decode|o_address_sel[1]                                                                                                                                                                                                                                ; 54      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[5]                                                                                                                                                                                                               ; 54      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[4]                                                                                                                                                                                                               ; 54      ;
; a23_core:u_amber|a23_decode:u_decode|o_barrel_shift_function[1]                                                                                                                                                                                                                      ; 53      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal4~0                                                                                                                                                                                                      ; 52      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal1~3                                                                                                                                                                                                      ; 52      ;
; a23_core:u_amber|a23_decode:u_decode|o_byte_enable_sel[0]                                                                                                                                                                                                                            ; 52      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal0~2                                                                                                                                                                                                      ; 51      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|source_sel[2]                                                                                                                                                                                                                   ; 50      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal0~0                                                                                                                                                                                                      ; 50      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal2~2                                                                                                                                                                                                      ; 49      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[0]                                                                                                                                                                                                      ; 48      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state[1]                                                                                                                                                                                                      ; 45      ;
; gpio_top:u_gpio|wb_dat_o[19]~2                                                                                                                                                                                                                                                       ; 44      ;
; a23_core:u_amber|a23_decode:u_decode|o_copro_crn[1]                                                                                                                                                                                                                                  ; 44      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~6                                                                                                                                                                                                                                  ; 44      ;
; gpio_top:u_gpio|wb_dat_o[19]~0                                                                                                                                                                                                                                                       ; 43      ;
; a23_core:u_amber|a23_decode:u_decode|imm_shift_amount_nxt[1]~6                                                                                                                                                                                                                       ; 43      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; 42      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[14]~1                                                                                                                                                                                                                               ; 42      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[14]~0                                                                                                                                                                                                                               ; 42      ;
; a23_core:u_amber|a23_decode:u_decode|o_alu_function[1]                                                                                                                                                                                                                               ; 42      ;
; a23_core:u_amber|a23_decode:u_decode|o_alu_function[7]                                                                                                                                                                                                                               ; 42      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal3~1                                                                                                                                                                                                      ; 42      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal11~0                                                                                                                                                                                                     ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; 41      ;
; uart:u_uart0|Equal28~2                                                                                                                                                                                                                                                               ; 41      ;
; interrupt_controller:u_interrupt_controller|WideNor1~22                                                                                                                                                                                                                              ; 40      ;
; interrupt_controller:u_interrupt_controller|wb_rdata32[30]~4                                                                                                                                                                                                                         ; 40      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[0]~65                                                                                                                                                                                                                         ; 40      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal3~0                                                                                                                                                                                                      ; 40      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[12]~14                                                                                                                                                                                                                                  ; 40      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; 39      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~10                                                                                                                     ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; 39      ;
; a23_core:u_amber|a23_decode:u_decode|imm_shift_amount_nxt[2]~1                                                                                                                                                                                                                       ; 39      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal5~0                                                                                                                                                                                                      ; 39      ;
; wishbone_arbiter:u_wishbone_arbiter|Equal0~5                                                                                                                                                                                                                                         ; 39      ;
; a23_core:u_amber|a23_execute:u_execute|shift_amount[3]~17                                                                                                                                                                                                                            ; 38      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|start_access                                                                                                                                                                                                              ; 38      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal8~0                                                                                                                                                                                                      ; 38      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|wbuf_busy_r                                                                                                                                                                                                               ; 38      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|LessThan0~0                                                                                                                                                                                                           ; 37      ;
; a23_core:u_amber|a23_decode:u_decode|Equal25~0                                                                                                                                                                                                                                       ; 37      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[1]~63                                                                                                                                                                                                                         ; 37      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal7~0                                                                                                                                                                                                      ; 37      ;
; a23_core:u_amber|a23_decode:u_decode|o_rds_sel[2]                                                                                                                                                                                                                                    ; 37      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[1]                                                                                                                                                                                                            ; 37      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|state[3]                                                                                                                                                                                                                                 ; 37      ;
; a23_core:u_amber|a23_decode:u_decode|o_copro_crn[2]                                                                                                                                                                                                                                  ; 36      ;
; a23_core:u_amber|a23_execute:u_execute|byte_enable_update                                                                                                                                                                                                                            ; 36      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[2]~61                                                                                                                                                                                                                         ; 36      ;
; a23_core:u_amber|a23_execute:u_execute|shift_amount[2]~6                                                                                                                                                                                                                             ; 36      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[8]                                                                                                                                                                                                               ; 36      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal10~2                                                                                                                                                                                                     ; 35      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[8]~33                                                                                                                                                                                                         ; 35      ;
; a23_core:u_amber|a23_decode:u_decode|Equal24~0                                                                                                                                                                                                                                       ; 35      ;
; a23_core:u_amber|a23_decode:u_decode|always3~1                                                                                                                                                                                                                                       ; 35      ;
; a23_core:u_amber|a23_decode:u_decode|control_state[3]                                                                                                                                                                                                                                ; 35      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[3]~59                                                                                                                                                                                                                         ; 35      ;
; a23_core:u_amber|a23_decode:u_decode|o_barrel_shift_function[0]                                                                                                                                                                                                                      ; 35      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[6]                                                                                                                                                                                                               ; 35      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                          ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                 ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                    ; 34      ;
; test_module:u_test_module|Equal23~2                                                                                                                                                                                                                                                  ; 34      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|always0~2                                                                                                                                                                                                                 ; 34      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[31]~33                                                                                                                                                                                                           ; 34      ;
; timer_module:u_timer_module|always1~6                                                                                                                                                                                                                                                ; 34      ;
; timer_module:u_timer_module|always1~5                                                                                                                                                                                                                                                ; 34      ;
; timer_module:u_timer_module|always1~4                                                                                                                                                                                                                                                ; 34      ;
; a23_core:u_amber|a23_decode:u_decode|control_state[1]                                                                                                                                                                                                                                ; 34      ;
; test_module:u_test_module|wb_start_read                                                                                                                                                                                                                                              ; 34      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[4]~55                                                                                                                                                                                                                         ; 34      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|o_wb_req~1                                                                                                                                                                                                                      ; 34      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|wb_read_buf_hit                                                                                                                                                                                                                 ; 34      ;
; uart:u_uart0|rx_fifo_full                                                                                                                                                                                                                                                            ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                 ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[12]            ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[11]            ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[10]            ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[9]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[8]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[7]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[6]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[5]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[4]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[3]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[2]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[1]             ; 33      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_hbj:auto_generated|counter_reg_bit[0]             ; 33      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[0]                                                                                                                                                                                                            ; 33      ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[1]~3                                                                                                                                                                                                                    ; 33      ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[0]~2                                                                                                                                                                                                                     ; 33      ;
; a23_core:u_amber|a23_decode:u_decode|pre_fetch_instruction[4]~2                                                                                                                                                                                                                      ; 33      ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_write_sel[1]                                                                                                                                                                                                                              ; 33      ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_write_sel[0]                                                                                                                                                                                                                              ; 33      ;
; interrupt_controller:u_interrupt_controller|wb_start_read                                                                                                                                                                                                                            ; 33      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[5]~57                                                                                                                                                                                                                         ; 33      ;
; a23_core:u_amber|a23_decode:u_decode|o_barrel_shift_data_sel[0]                                                                                                                                                                                                                      ; 33      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[11]~50                                                                                                                                                                                                                       ; 33      ;
; uart:u_uart0|rx_fifo_rp[3]                                                                                                                                                                                                                                                           ; 33      ;
; test_module:u_test_module|always5~2                                                                                                                                                                                                                                                  ; 32      ;
; interrupt_controller:u_interrupt_controller|firq1_enable_reg[1]~36                                                                                                                                                                                                                   ; 32      ;
; interrupt_controller:u_interrupt_controller|irq1_enable_reg[0]~35                                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~13                                                                                                                                                                                                                           ; 32      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~12                                                                                                                                                                                                                           ; 32      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~10                                                                                                                                                                                                                           ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_cycle_count[31]~94                                                                                                                                                                                                                  ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[33]~34                                                                                                                                                                                                        ; 32      ;
; interrupt_controller:u_interrupt_controller|firq0_enable_reg[1]~0                                                                                                                                                                                                                    ; 32      ;
; interrupt_controller:u_interrupt_controller|irq0_enable_reg[0]~1                                                                                                                                                                                                                     ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[7]~15                                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[6]~13                                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[5]~11                                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[4]~9                                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[3]~7                                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[2]~5                                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[1]~3                                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_address[0]~1                                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_decode:u_decode|saved_current_instruction[25]~5                                                                                                                                                                                                                 ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|base_address_update                                                                                                                                                                                                                           ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|copro_write_data_update                                                                                                                                                                                                                       ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r9_firq[25]~0                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r8[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r9[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r8_firq[25]~0                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r11_firq[25]~0                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r10[25]~0                                                                                                                                                                                                   ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r11[25]~0                                                                                                                                                                                                   ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r10_firq[25]~0                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14[25]~0                                                                                                                                                                                                   ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14_firq[25]~0                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14_svc[25]~1                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r14_irq[25]~0                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13_firq[25]~0                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13_svc[25]~0                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13_irq[25]~1                                                                                                                                                                                               ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r13[25]~1                                                                                                                                                                                                   ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r12_firq[25]~0                                                                                                                                                                                              ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r12[25]~0                                                                                                                                                                                                   ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r3[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r0[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r1[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r2[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r7[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r4[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r5[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r6[25]~0                                                                                                                                                                                                    ; 32      ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_flags[3]~1                                                                                                                                                                                                                    ; 32      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[20]~39                                                                                                                                                                                                    ; 32      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[20]~38                                                                                                                                                                                                    ; 32      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]~40                                                                                                                                                                                                   ; 32      ;
; uart:u_uart0|rx_fifo_rp[0]                                                                                                                                                                                                                                                           ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|next_state[3]~5                                                                                                                                                                                                                          ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|refresh_count[29]~35                                                                                                                                                                                                                     ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[11]~51                                                                                                                                                                                                                       ; 32      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_oe_o                                                                                                                                                                                                                                  ; 32      ;
; uart:u_uart0|rx_fifo_rp[2]                                                                                                                                                                                                                                                           ; 32      ;
; uart:u_uart0|rx_fifo_rp[1]                                                                                                                                                                                                                                                           ; 32      ;
; test_module:u_test_module|always1~12                                                                                                                                                                                                                                                 ; 31      ;
; timer_module:u_timer_module|Equal15~3                                                                                                                                                                                                                                                ; 31      ;
; gpio_top:u_gpio|always15~1                                                                                                                                                                                                                                                           ; 31      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal9~0                                                                                                                                                                                                      ; 31      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[6]~53                                                                                                                                                                                                                         ; 31      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|c_state[2]                                                                                                                                                                                                                      ; 31      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~15                                                                                                                                                                                                                               ; 31      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[24]~0                                                                                                                                                                                                         ; 31      ;
; uart:u_uart0|tx_fifo_rp[0]                                                                                                                                                                                                                                                           ; 31      ;
; uart:u_uart0|tx_fifo_rp[1]                                                                                                                                                                                                                                                           ; 31      ;
; uart:u_uart0|tx_fifo_rp[3]                                                                                                                                                                                                                                                           ; 31      ;
; uart:u_uart0|tx_fifo_rp[2]                                                                                                                                                                                                                                                           ; 31      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal6~2                                                                                                                                                                                                      ; 30      ;
; uart:u_uart0|Equal27~2                                                                                                                                                                                                                                                               ; 30      ;
; a23_core:u_amber|a23_decode:u_decode|WideOr2~4                                                                                                                                                                                                                                       ; 30      ;
; a23_core:u_amber|a23_decode:u_decode|control_state[4]                                                                                                                                                                                                                                ; 30      ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_write_sel[2]                                                                                                                                                                                                                              ; 30      ;
; a23_core:u_amber|a23_decode:u_decode|o_alu_function[2]                                                                                                                                                                                                                               ; 30      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[7]~17                                                                                                                                                                                                                         ; 30      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[23]~1                                                                                                                                                                                                         ; 30      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[13]~1                                                                                                                                                                                                                                   ; 30      ;
; gpio_top:u_gpio|Mux23~0                                                                                                                                                                                                                                                              ; 29      ;
; a23_core:u_amber|a23_decode:u_decode|control_state[2]                                                                                                                                                                                                                                ; 29      ;
; a23_core:u_amber|a23_decode:u_decode|o_copro_crn[0]                                                                                                                                                                                                                                  ; 29      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal0~3                                                                                                                                                                                                      ; 29      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[9]~15                                                                                                                                                                                                                         ; 29      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[8]~13                                                                                                                                                                                                                         ; 29      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~10                                                                                                                                                                                                                                 ; 29      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_stb                                                                                                                                                                                                                  ; 29      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[15]                                                                                                                                                                                                              ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[14]                                                                                                                                                                                                              ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[13]                                                                                                                                                                                                              ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[12]                                                                                                                                                                                                              ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[11]                                                                                                                                                                                                              ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[10]                                                                                                                                                                                                              ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[9]                                                                                                                                                                                                               ; 28      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|o_copro_read_data[29]~0                                                                                                                                                                                                               ; 28      ;
; a23_core:u_amber|a23_decode:u_decode|WideOr0~0                                                                                                                                                                                                                                       ; 28      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[8]                                                                                                                                                                                                               ; 28      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal7~1                                                                                                                                                                                                      ; 28      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[15]~3                                                                                                                                                                                                                                   ; 28      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal14~2                                                                                                                                                                                                     ; 27      ;
; a23_core:u_amber|a23_decode:u_decode|offset24[16]~4                                                                                                                                                                                                                                  ; 27      ;
; a23_core:u_amber|a23_decode:u_decode|offset24[14]~2                                                                                                                                                                                                                                  ; 27      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[31]~0                                                                                                                                                                                                       ; 27      ;
; a23_core:u_amber|a23_execute:u_execute|pc_nxt[25]~0                                                                                                                                                                                                                                  ; 27      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[10]~11                                                                                                                                                                                                                        ; 27      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[11]~9                                                                                                                                                                                                                         ; 27      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_we                                                                                                                                                                                                                   ; 27      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[20]~6                                                                                                                                                                                                                                   ; 27      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[21]~7                                                                                                                                                                                                                                   ; 27      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                                                                                               ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[6]~128                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[5]~124                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[29]~120                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[30]~117                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[27]~114                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[28]~111                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[23]~108                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[25]~104                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[24]~100                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[26]~96                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[4]~93                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[19]~89                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[21]~85                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[20]~81                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[22]~77                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[15]~73                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[17]~69                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[16]~65                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[18]~61                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[3]~57                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[2]~53                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[9]~49                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[8]~45                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[10]~41                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[0]~37                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[11]~33                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[13]~29                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[1]~25                                                                                                                                                                                                                           ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[12]~20                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[14]~16                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[31]~12                                                                                                                                                                                                                          ; 26      ;
; a23_core:u_amber|a23_decode:u_decode|offset24[17]~6                                                                                                                                                                                                                                  ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[7]~6                                                                                                                                                                                                                            ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|asr_out~35                                                                                                                                                                                                    ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[12]~5                                                                                                                                                                                                                         ; 26      ;
; a23_core:u_amber|a23_execute:u_execute|Equal30~0                                                                                                                                                                                                                                     ; 26      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|c_state[3]                                                                                                                                                                                                                      ; 26      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[25]~11                                                                                                                                                                                                                                  ; 26      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                  ; 25      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal15~0                                                                                                                                                                                                     ; 25      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[13]~7                                                                                                                                                                                                                         ; 25      ;
; wishbone_arbiter:u_wishbone_arbiter|Equal2~3                                                                                                                                                                                                                                         ; 25      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[9]                                                                                                                                                                                                               ; 25      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[22]~8                                                                                                                                                                                                                                   ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                             ; 24      ;
; uart:u_uart0|rx_int_timer[23]~27                                                                                                                                                                                                                                                     ; 24      ;
; uart:u_uart0|rx_int_timer[23]~26                                                                                                                                                                                                                                                     ; 24      ;
; timer_module:u_timer_module|timer0_value_reg[9]~7                                                                                                                                                                                                                                    ; 24      ;
; timer_module:u_timer_module|timer2_value_reg[20]~7                                                                                                                                                                                                                                   ; 24      ;
; timer_module:u_timer_module|timer1_value_reg[11]~7                                                                                                                                                                                                                                   ; 24      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|o_copro_read_data[29]~2                                                                                                                                                                                                               ; 24      ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_bank_wen[0]~22                                                                                                                                                                                                                            ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[0]~0                                                                                                                                                                                                    ; 24      ;
; a23_core:u_amber|a23_decode:u_decode|WideOr1~0                                                                                                                                                                                                                                       ; 24      ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_instruction_nxt[24]~8                                                                                                                                                                                                                    ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[8]~2                                                                                                                                                                                                                            ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[8]~1                                                                                                                                                                                                                            ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[8]~0                                                                                                                                                                                                                            ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal11~1                                                                                                                                                                                                     ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal12~0                                                                                                                                                                                                     ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[30]~48                                                                                                                                                                                                                        ; 24      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[14]~3                                                                                                                                                                                                                         ; 24      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|c_state[1]                                                                                                                                                                                                                      ; 24      ;
; uart:u_uart0|Equal22~0                                                                                                                                                                                                                                                               ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; 23      ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_bank_wen[0]~28                                                                                                                                                                                                                            ; 23      ;
; a23_core:u_amber|a23_decode:u_decode|Equal21~1                                                                                                                                                                                                                                       ; 23      ;
; a23_core:u_amber|a23_decode:u_decode|o_address_sel[0]                                                                                                                                                                                                                                ; 23      ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_flags[3]~3                                                                                                                                                                                                                    ; 23      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal18~0                                                                                                                                                                                                     ; 23      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal13~0                                                                                                                                                                                                     ; 23      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[15]~25                                                                                                                                                                                                                        ; 23      ;
; a23_core:u_amber|a23_fetch:u_fetch|sel_wb                                                                                                                                                                                                                                            ; 23      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[7]                                                                                                                                                                                                               ; 23      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~3                                                                                                                                                                                                                                  ; 23      ;
; uart:u_uart0|rxd_state[1]                                                                                                                                                                                                                                                            ; 23      ;
; uart:u_uart0|rxd_state[0]                                                                                                                                                                                                                                                            ; 23      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|p_ack_i[0]                                                                                                                                                                                                                                     ; 23      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~6                                                                                                                                                                                                                                ; 23      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[24]~10                                                                                                                                                                                                                                  ; 23      ;
; brd_n_rst~input                                                                                                                                                                                                                                                                      ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; 22      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]~10                                                                                                                                                                                                      ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[30]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[29]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[28]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[27]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[26]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[25]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[24]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[23]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[22]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[21]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[20]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[19]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[18]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[17]                                                                                                                                                                                                              ; 22      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[16]                                                                                                                                                                                                              ; 22      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[0]~76                                                                                                                                                                                                                                ; 22      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[16]~21                                                                                                                                                                                                                        ; 22      ;
; wishbone_arbiter:u_wishbone_arbiter|master_ack~12                                                                                                                                                                                                                                    ; 22      ;
; uart:u_uart0|rx_fifo_push~4                                                                                                                                                                                                                                                          ; 22      ;
; uart:u_uart0|rxd_state[3]                                                                                                                                                                                                                                                            ; 22      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[19]~5                                                                                                                                                                                                                                   ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                   ; 21      ;
; test_module:u_test_module|always1~10                                                                                                                                                                                                                                                 ; 21      ;
; a23_core:u_amber|a23_decode:u_decode|always0~0                                                                                                                                                                                                                                       ; 21      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[27]~46                                                                                                                                                                                                                        ; 21      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[17]~23                                                                                                                                                                                                                        ; 21      ;
; a23_core:u_amber|a23_decode:u_decode|o_barrel_shift_amount_sel[1]                                                                                                                                                                                                                    ; 21      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[11]                                                                                                                                                                                                              ; 21      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[10]                                                                                                                                                                                                              ; 21      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[12]                                                                                                                                                                                                              ; 21      ;
; uart:u_uart0|rxd_state[2]                                                                                                                                                                                                                                                            ; 21      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[18]~4                                                                                                                                                                                                                                   ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~5                                                                                                                      ; 20      ;
; a23_core:u_amber|a23_decode:u_decode|imm8[0]~9                                                                                                                                                                                                                                       ; 20      ;
; a23_core:u_amber|a23_decode:u_decode|imm8[6]~2                                                                                                                                                                                                                                       ; 20      ;
; a23_core:u_amber|a23_decode:u_decode|imm_shift_amount_nxt[0]~3                                                                                                                                                                                                                       ; 20      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal17~0                                                                                                                                                                                                     ; 20      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out[7]~14                                                                                                                                                                                                 ; 20      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal0~1                                                                                                                                                                                                      ; 20      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[18]~19                                                                                                                                                                                                                        ; 20      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|c_state[0]                                                                                                                                                                                                                      ; 20      ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[23]~9                                                                                                                                                                                                                                   ; 20      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~229                                                                                                                                                                                                                              ; 19      ;
; a23_core:u_amber|a23_decode:u_decode|imm8[4]~5                                                                                                                                                                                                                                       ; 19      ;
; a23_core:u_amber|a23_decode:u_decode|o_alu_function[0]                                                                                                                                                                                                                               ; 19      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[29]~51                                                                                                                                                                                                                        ; 19      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[26]~35                                                                                                                                                                                                                        ; 19      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[19]~33                                                                                                                                                                                                                        ; 19      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|Equal25~1                                                                                                                                                                                                                       ; 19      ;
; uart:u_uart0|rx_fifo_wp[0]                                                                                                                                                                                                                                                           ; 19      ;
; uart:u_uart0|tx_fifo_push_not_full                                                                                                                                                                                                                                                   ; 19      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan4~2                                                                                                                                                                                                                              ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                   ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                    ; 18      ;
; uart:u_uart0|rx_byte[3]                                                                                                                                                                                                                                                              ; 18      ;
; a23_core:u_amber|a23_decode:u_decode|imm8[5]~4                                                                                                                                                                                                                                       ; 18      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal19~0                                                                                                                                                                                                     ; 18      ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_flags[3]~0                                                                                                                                                                                                                    ; 18      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|write_hit~0                                                                                                                                                                                                                     ; 18      ;
; timer_module:u_timer_module|wb_start_read                                                                                                                                                                                                                                            ; 18      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[20]~29                                                                                                                                                                                                                        ; 18      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[22]                                                                                                                                                                                                                                 ; 18      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[24]                                                                                                                                                                                                                                 ; 18      ;
; a23_core:u_amber|a23_execute:u_execute|o_address_valid                                                                                                                                                                                                                               ; 18      ;
; wishbone_arbiter:u_wishbone_arbiter|in_boot_mem~10                                                                                                                                                                                                                                   ; 18      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[24]                                                                                                                                                                                                              ; 18      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal9~0                                                                                                                                                                                                                                 ; 18      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan3~10                                                                                                                                                                                                                             ; 18      ;
; a23_core:u_amber|a23_decode:u_decode|saved_current_instruction[2]~0                                                                                                                                                                                                                  ; 18      ;
; uart:u_uart0|rx_fifo_wp[2]                                                                                                                                                                                                                                                           ; 18      ;
; uart:u_uart0|rx_fifo_wp[3]                                                                                                                                                                                                                                                           ; 18      ;
; uart:u_uart0|rx_fifo_wp[1]                                                                                                                                                                                                                                                           ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                         ; 17      ;
; uart:u_uart0|rx_byte[0]                                                                                                                                                                                                                                                              ; 17      ;
; uart:u_uart0|rx_byte[1]                                                                                                                                                                                                                                                              ; 17      ;
; uart:u_uart0|rx_byte[2]                                                                                                                                                                                                                                                              ; 17      ;
; uart:u_uart0|rx_byte[5]                                                                                                                                                                                                                                                              ; 17      ;
; uart:u_uart0|rx_byte[4]                                                                                                                                                                                                                                                              ; 17      ;
; uart:u_uart0|rx_byte[6]                                                                                                                                                                                                                                                              ; 17      ;
; uart:u_uart0|rx_byte[7]                                                                                                                                                                                                                                                              ; 17      ;
; timer_module:u_timer_module|Equal11~1                                                                                                                                                                                                                                                ; 17      ;
; timer_module:u_timer_module|Equal17~0                                                                                                                                                                                                                                                ; 17      ;
; timer_module:u_timer_module|Equal15~2                                                                                                                                                                                                                                                ; 17      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~23                                                                                                                                                                                                                               ; 17      ;
; a23_core:u_amber|a23_decode:u_decode|rn_sel_nxt[0]~3                                                                                                                                                                                                                                 ; 17      ;
; a23_core:u_amber|a23_decode:u_decode|rn_sel_nxt[1]~2                                                                                                                                                                                                                                 ; 17      ;
; a23_core:u_amber|a23_decode:u_decode|rn_sel_nxt[2]~1                                                                                                                                                                                                                                 ; 17      ;
; a23_core:u_amber|a23_decode:u_decode|rn_sel_nxt[3]~0                                                                                                                                                                                                                                 ; 17      ;
; a23_core:u_amber|a23_decode:u_decode|imm8[1]~7                                                                                                                                                                                                                                       ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_flags[3]~2                                                                                                                                                                                                                    ; 17      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|o_cache_flush~0                                                                                                                                                                                                                       ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[28]~44                                                                                                                                                                                                                        ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[25]~40                                                                                                                                                                                                                        ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[24]~37                                                                                                                                                                                                                        ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[21]~31                                                                                                                                                                                                                        ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[21]                                                                                                                                                                                                                                 ; 17      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[23]                                                                                                                                                                                                                                 ; 17      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_sel[1]                                                                                                                                                                                                               ; 17      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_sel[3]                                                                                                                                                                                                               ; 17      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_sel[0]                                                                                                                                                                                                               ; 17      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_sel[2]                                                                                                                                                                                                               ; 17      ;
; my_clocks_resets:u_clk_r|cnt[17]~51                                                                                                                                                                                                                                                  ; 17      ;
; wishbone_arbiter:u_wishbone_arbiter|LessThan0~4                                                                                                                                                                                                                                      ; 17      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[16]                                                                                                                                                                                                              ; 17      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[18]                                                                                                                                                                                                              ; 17      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux0~1                                                                                                                                                                                                                                   ; 17      ;
; uart:u_uart0|tx_fifo_wp[3]                                                                                                                                                                                                                                                           ; 17      ;
; uart:u_uart0|tx_fifo_wp[2]                                                                                                                                                                                                                                                           ; 17      ;
; uart:u_uart0|tx_fifo_wp[1]                                                                                                                                                                                                                                                           ; 17      ;
; uart:u_uart0|tx_fifo_wp[0]                                                                                                                                                                                                                                                           ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; 16      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]~3                                                                                                                                                                                                         ; 16      ;
; timer_module:u_timer_module|Equal10~3                                                                                                                                                                                                                                                ; 16      ;
; timer_module:u_timer_module|Equal16~3                                                                                                                                                                                                                                                ; 16      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal2~4                                                                                                                                                                                                      ; 16      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dat_o[0]~1                                                                                                                                                                                                                               ; 16      ;
; timer_module:u_timer_module|timer0_value_reg[9]~2                                                                                                                                                                                                                                    ; 16      ;
; timer_module:u_timer_module|timer0_value_reg[9]~1                                                                                                                                                                                                                                    ; 16      ;
; timer_module:u_timer_module|timer0_value_reg[9]~0                                                                                                                                                                                                                                    ; 16      ;
; timer_module:u_timer_module|timer2_value_reg[20]~2                                                                                                                                                                                                                                   ; 16      ;
; timer_module:u_timer_module|timer2_value_reg[20]~1                                                                                                                                                                                                                                   ; 16      ;
; timer_module:u_timer_module|timer2_value_reg[20]~0                                                                                                                                                                                                                                   ; 16      ;
; timer_module:u_timer_module|timer1_value_reg[11]~2                                                                                                                                                                                                                                   ; 16      ;
; timer_module:u_timer_module|timer1_value_reg[11]~1                                                                                                                                                                                                                                   ; 16      ;
; timer_module:u_timer_module|timer1_value_reg[11]~0                                                                                                                                                                                                                                   ; 16      ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|o_copro_read_data[29]~3                                                                                                                                                                                                               ; 16      ;
; interrupt_controller:u_interrupt_controller|wb_rdata32[30]~2                                                                                                                                                                                                                         ; 16      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|o_stall~3                                                                                                                                                                                                                       ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|Equal26~0                                                                                                                                                                                                                                       ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_reg_d2[3]                                                                                                                                                                                                                                ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_reg_d2[2]                                                                                                                                                                                                                                ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_reg_d2[1]                                                                                                                                                                                                                                ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_reg_d2[0]                                                                                                                                                                                                                                ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|Equal80~0                                                                                                                                                                                                                                       ; 16      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal0~5                                                                                                                                                                                                      ; 16      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal20~0                                                                                                                                                                                                     ; 16      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|ex_read_hit~0                                                                                                                                                                                                                   ; 16      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[23]~42                                                                                                                                                                                                                        ; 16      ;
; a23_core:u_amber|a23_execute:u_execute|barrel_shift_in[22]~27                                                                                                                                                                                                                        ; 16      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dq_o~8                                                                                                                                                                                                                                   ; 16      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|Equal6~0                                                                                                                                                                                                            ; 16      ;
; tiny_spi:u_spi_1|spi_seq[0]                                                                                                                                                                                                                                                          ; 16      ;
; a23_core:u_amber|a23_decode:u_decode|saved_current_instruction[3]~1                                                                                                                                                                                                                  ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; 15      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_dat[31]                                                                                                                                                                                                              ; 15      ;
; tiny_spi:u_spi_1|Equal0~0                                                                                                                                                                                                                                                            ; 15      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal21~0                                                                                                                                                                                                     ; 15      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal16~0                                                                                                                                                                                                     ; 15      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[23]                                                                                                                                                                                                              ; 15      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[22]                                                                                                                                                                                                              ; 15      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan9~1                                                                                                                                                                                                                              ; 15      ;
; tiny_spi:u_spi_0|spi_seq[0]                                                                                                                                                                                                                                                          ; 15      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                                                                                                ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; 14      ;
; test_module:u_test_module|Selector21~8                                                                                                                                                                                                                                               ; 14      ;
; a23_core:u_amber|a23_decode:u_decode|reg_bank_wen_nxt[8]~1                                                                                                                                                                                                                           ; 14      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[2]~0                                                                                                                                                                                                                ; 14      ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|product[5]~32                                                                                                                                                                                                         ; 14      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal32~3                                                                                                                                                                                                     ; 14      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[10]~20                                                                                                                                                                                                  ; 14      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|wishbone_st[2]                                                                                                                                                                                                            ; 14      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]                                                                                                                                                                                   ; 14      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0]                                                                                                                                                                                   ; 14      ;
; uart:u_uart0|Equal16~0                                                                                                                                                                                                                                                               ; 14      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[15]                                                                                                                                                                                                              ; 14      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[14]                                                                                                                                                                                                              ; 14      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[13]                                                                                                                                                                                                              ; 14      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|wait_write_ack~2                                                                                                                                                                                                          ; 14      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dqm_o[0]~0                                                                                                                                                                                                                               ; 14      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal1~5                                                                                                                                                                                                      ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~94                                                                                                                                                                                                                            ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~93                                                                                                                                                                                                                            ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~92                                                                                                                                                                                                                            ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|row_active~91                                                                                                                                                                                                                            ; 13      ;
; timer_module:u_timer_module|timer0_ctrl_reg[3]                                                                                                                                                                                                                                       ; 13      ;
; timer_module:u_timer_module|timer1_ctrl_reg[3]                                                                                                                                                                                                                                       ; 13      ;
; timer_module:u_timer_module|timer2_ctrl_reg[3]                                                                                                                                                                                                                                       ; 13      ;
; uart:u_uart0|Equal29~0                                                                                                                                                                                                                                                               ; 13      ;
; a23_core:u_amber|a23_decode:u_decode|instruction_valid~4                                                                                                                                                                                                                             ; 13      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal22~0                                                                                                                                                                                                     ; 13      ;
; uart:u_uart0|wb_start_read                                                                                                                                                                                                                                                           ; 13      ;
; a23_core:u_amber|a23_execute:u_execute|o_write_enable                                                                                                                                                                                                                                ; 13      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                                                                                                              ; 13      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave[0]~8                                                                                                                                                                                                                               ; 13      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[21]                                                                                                                                                                                                              ; 13      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[20]                                                                                                                                                                                                              ; 13      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[19]                                                                                                                                                                                                              ; 13      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[17]                                                                                                                                                                                                              ; 13      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~5                                                                                                                                                                                                                                ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|address_reg_b[1]                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|address_reg_b[0]                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                         ; 12      ;
; interrupt_controller:u_interrupt_controller|WideNor1                                                                                                                                                                                                                                 ; 12      ;
; uart:u_uart0|Equal30~0                                                                                                                                                                                                                                                               ; 12      ;
; interrupt_controller:u_interrupt_controller|Equal12~4                                                                                                                                                                                                                                ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[19]~74                                                                                                                                                                                                                               ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[0]~71                                                                                                                                                                                                                                ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[0]~69                                                                                                                                                                                                                                ; 12      ;
; a23_core:u_amber|a23_decode:u_decode|imm32_nxt[6]~35                                                                                                                                                                                                                                 ; 12      ;
; uart:u_uart0|wb_rdata32[23]                                                                                                                                                                                                                                                          ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~29                                                                                                                                                                                                                               ; 12      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~27                                                                                                                                                                                                                               ; 12      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[1]~8                                                                                                                                                                                                                            ; 12      ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[1]~7                                                                                                                                                                                                                            ; 12      ;
; a23_core:u_amber|a23_decode:u_decode|o_firq_not_user_mode                                                                                                                                                                                                                            ; 12      ;
; a23_core:u_amber|a23_decode:u_decode|Equal21~0                                                                                                                                                                                                                                       ; 12      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~99                                                                                                                                                                                                    ; 12      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|asr_out~158                                                                                                                                                                                                   ; 12      ;
; a23_core:u_amber|a23_execute:u_execute|Equal10~0                                                                                                                                                                                                                                     ; 12      ;
; a23_core:u_amber|a23_decode:u_decode|o_barrel_shift_amount_sel[0]                                                                                                                                                                                                                    ; 12      ;
; uart:u_uart0|restart_rx_bit_count                                                                                                                                                                                                                                                    ; 12      ;
; test_module:u_test_module|Equal20~0                                                                                                                                                                                                                                                  ; 12      ;
; uart:u_uart0|txd_state[0]                                                                                                                                                                                                                                                            ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Mux11~5                                                                                                                                                                                                                                  ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal0~7                                                                                                                                                                                                                                 ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|Equal0~4                                                                                                                                                                                                                                 ; 12      ;
; tiny_spi:u_spi_1|spi_seq[1]                                                                                                                                                                                                                                                          ; 12      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[31]                                                                                                                                                                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                      ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                      ; 11      ;
; timer_module:u_timer_module|Equal8~7                                                                                                                                                                                                                                                 ; 11      ;
; timer_module:u_timer_module|Equal6~7                                                                                                                                                                                                                                                 ; 11      ;
; timer_module:u_timer_module|Equal4~7                                                                                                                                                                                                                                                 ; 11      ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~62                                                                                                                                                                                                                               ; 11      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal23~0                                                                                                                                                                                                     ; 11      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[13]~62                                                                                                                                                                                                  ; 11      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal1~2                                                                                                                                                                                                      ; 11      ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_flags[1]                                                                                                                                                                                                                          ; 11      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[25]                                                                                                                                                                                                                                 ; 11      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state[1]                                                                                                                                                                                                         ; 11      ;
; uart:u_uart0|always6~4                                                                                                                                                                                                                                                               ; 11      ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave[1]~4                                                                                                                                                                                                                               ; 11      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[25]                                                                                                                                                                                                              ; 11      ;
; tiny_spi:u_spi_1|Mux9~1                                                                                                                                                                                                                                                              ; 11      ;
; tiny_spi:u_spi_0|Mux9~1                                                                                                                                                                                                                                                              ; 11      ;
; uart:u_uart0|txd_state[1]                                                                                                                                                                                                                                                            ; 11      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[11]~29                                                                                                                                                                                                                                 ; 11      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~4                                                                                                                                                                                                                                ; 11      ;
; tiny_spi:u_spi_0|spi_seq[1]                                                                                                                                                                                                                                                          ; 11      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[15]                                                                                                                                         ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[14]                                                                                                                                         ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[13]                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                      ; 10      ;
; test_module:u_test_module|Equal22~2                                                                                                                                                                                                                                                  ; 10      ;
; timer_module:u_timer_module|timer0_ctrl_reg[6]                                                                                                                                                                                                                                       ; 10      ;
; timer_module:u_timer_module|timer1_ctrl_reg[6]                                                                                                                                                                                                                                       ; 10      ;
; timer_module:u_timer_module|timer2_ctrl_reg[6]                                                                                                                                                                                                                                       ; 10      ;
; interrupt_controller:u_interrupt_controller|wb_rdata32[29]~3                                                                                                                                                                                                                         ; 10      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_decode:u_decode|Equal101~7                                                                                                                                                                                                                                      ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|Equal1~0                                                                                                                                                                                                                                      ; 10      ;
; a23_core:u_amber|a23_decode:u_decode|o_rds_sel[2]~3                                                                                                                                                                                                                                  ; 10      ;
; a23_core:u_amber|a23_decode:u_decode|Equal23~0                                                                                                                                                                                                                                       ; 10      ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_instruction_nxt[25]~10                                                                                                                                                                                                                   ; 10      ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_wenable~0                                                                                                                                                                                                                   ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal25~0                                                                                                                                                                                                     ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal24~0                                                                                                                                                                                                     ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~30                                                                                                                                                                                                    ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[31]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[30]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[29]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[28]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[27]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[26]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[20]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[19]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[18]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[17]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[16]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[15]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[14]                                                                                                                                                                                                                                 ; 10      ;
; a23_core:u_amber|a23_execute:u_execute|o_address[13]                                                                                                                                                                                                                                 ; 10      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state[0]                                                                                                                                                                                                         ; 10      ;
; tiny_spi:u_spi_1|wstb~3                                                                                                                                                                                                                                                              ; 10      ;
; tiny_spi:u_spi_0|Mux11~1                                                                                                                                                                                                                                                             ; 10      ;
; uart:u_uart0|txd_state[3]                                                                                                                                                                                                                                                            ; 10      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[12]~5                                                                                                                                                                                                         ; 10      ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|empty_o                                                                                                                                                                                      ; 10      ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[3]                                                                                                                                                                                                                           ; 10      ;
; i_uart0_tx~input                                                                                                                                                                                                                                                                     ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                      ; 9       ;
; gpio_top:u_gpio|always2~2                                                                                                                                                                                                                                                            ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                                                                                                                                                                                 ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|write_pc~0                                                                                                                                                                                                                                      ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[18]~86                                                                                                                                                                                                                               ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[18]~81                                                                                                                                                                                                                               ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[8]~80                                                                                                                                                                                                                                ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[18]~79                                                                                                                                                                                                                               ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|Equal82~0                                                                                                                                                                                                                                       ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|Equal101~5                                                                                                                                                                                                                                      ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|Equal101~4                                                                                                                                                                                                                                      ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|Equal2~0                                                                                                                                                                                                                                      ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|WideNor12~0                                                                                                                                                                                                                                     ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|Equal56~0                                                                                                                                                                                                                                       ; 9       ;
; a23_core:u_amber|a23_decode:u_decode|next_interrupt~4                                                                                                                                                                                                                                ; 9       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|source_sel[1]                                                                                                                                                                                                                   ; 9       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|source_sel[3]                                                                                                                                                                                                                   ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_out[1]~124                                                                                                                                                                                                                    ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_out[13]~100                                                                                                                                                                                                                   ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~84                                                                                                                                                                                                    ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[18]~71                                                                                                                                                                                                  ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal16~1                                                                                                                                                                                                     ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~24                                                                                                                                                                                                    ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[13]~39                                                                                                                                                                                                  ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[13]~18                                                                                                                                                                                                  ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux28~15                                                                                                                                                                                                    ; 9       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[12]                                                                                                                                                                                                                                 ; 9       ;
; tiny_spi:u_spi_0|wstb~0                                                                                                                                                                                                                                                              ; 9       ;
; interrupt_controller:u_interrupt_controller|Equal12~2                                                                                                                                                                                                                                ; 9       ;
; uart:u_uart0|wb_start_read_d1                                                                                                                                                                                                                                                        ; 9       ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~9                                                                                                                                                                                                                                  ; 9       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[26]                                                                                                                                                                                                              ; 9       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[22]~14                                                                                                                                                                                                        ; 9       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                                                                                    ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode425w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode395w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode405w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode415w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode385w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode348w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode375w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|decode_rsa:decode2|w_anode365w[3]                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                      ; 8       ;
; test_module:u_test_module|always4~2                                                                                                                                                                                                                                                  ; 8       ;
; test_module:u_test_module|always2~3                                                                                                                                                                                                                                                  ; 8       ;
; test_module:u_test_module|always3~3                                                                                                                                                                                                                                                  ; 8       ;
; boot_mem32:boot_mem32.u_boot_mem|start_write                                                                                                                                                                                                                                         ; 8       ;
; timer_module:u_timer_module|timer2_value_reg[0]~54                                                                                                                                                                                                                                   ; 8       ;
; timer_module:u_timer_module|timer1_value_reg[0]~54                                                                                                                                                                                                                                   ; 8       ;
; timer_module:u_timer_module|timer0_value_reg[0]~54                                                                                                                                                                                                                                   ; 8       ;
; gpio_top:u_gpio|rgpio_nec[16]~2                                                                                                                                                                                                                                                      ; 8       ;
; gpio_top:u_gpio|rgpio_inte[16]~2                                                                                                                                                                                                                                                     ; 8       ;
; gpio_top:u_gpio|rgpio_out[16]~2                                                                                                                                                                                                                                                      ; 8       ;
; gpio_top:u_gpio|rgpio_ptrig[16]~2                                                                                                                                                                                                                                                    ; 8       ;
; gpio_top:u_gpio|rgpio_oe[16]~2                                                                                                                                                                                                                                                       ; 8       ;
; gpio_top:u_gpio|rgpio_eclk[16]~2                                                                                                                                                                                                                                                     ; 8       ;
; uart:u_uart0|rx_fifo[15][0]~16                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[12][0]~15                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[13][0]~14                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[14][0]~13                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|rx_fifo[3][0]~12                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[1][0]~11                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[2][0]~10                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[7][0]~9                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|rx_fifo[4][0]~8                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|rx_fifo[5][0]~7                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|rx_fifo[6][0]~6                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|rx_fifo[11][0]~5                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[8][0]~4                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|rx_fifo[10][0]~3                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|rx_fifo[9][0]~2                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|rx_fifo[0][7]~1                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|uart_lcrl_reg[0]~0                                                                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|uart_rsr_reg[0]~0                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|uart_lcrm_reg[0]~0                                                                                                                                                                                                                                                      ; 8       ;
; gpio_top:u_gpio|rgpio_nec[0]~1                                                                                                                                                                                                                                                       ; 8       ;
; gpio_top:u_gpio|rgpio_inte[0]~1                                                                                                                                                                                                                                                      ; 8       ;
; gpio_top:u_gpio|rgpio_oe[0]~1                                                                                                                                                                                                                                                        ; 8       ;
; gpio_top:u_gpio|rgpio_ptrig[0]~1                                                                                                                                                                                                                                                     ; 8       ;
; gpio_top:u_gpio|rgpio_eclk[0]~1                                                                                                                                                                                                                                                      ; 8       ;
; test_module:u_test_module|random_num[4]~1                                                                                                                                                                                                                                            ; 8       ;
; gpio_top:u_gpio|rgpio_nec[8]~0                                                                                                                                                                                                                                                       ; 8       ;
; gpio_top:u_gpio|rgpio_inte[8]~0                                                                                                                                                                                                                                                      ; 8       ;
; gpio_top:u_gpio|rgpio_ptrig[8]~0                                                                                                                                                                                                                                                     ; 8       ;
; gpio_top:u_gpio|rgpio_oe[8]~0                                                                                                                                                                                                                                                        ; 8       ;
; gpio_top:u_gpio|rgpio_eclk[8]~0                                                                                                                                                                                                                                                      ; 8       ;
; gpio_top:u_gpio|always7~0                                                                                                                                                                                                                                                            ; 8       ;
; test_module:u_test_module|firq_timer[1]~10                                                                                                                                                                                                                                           ; 8       ;
; uart:u_uart0|uart_cr_reg[5]~0                                                                                                                                                                                                                                                        ; 8       ;
; test_module:u_test_module|irq_timer[1]~10                                                                                                                                                                                                                                            ; 8       ;
; test_module:u_test_module|always2~2                                                                                                                                                                                                                                                  ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean~3                                                                                                                                                                                                         ; 8       ;
; timer_module:u_timer_module|timer0_ctrl_reg[2]                                                                                                                                                                                                                                       ; 8       ;
; timer_module:u_timer_module|timer1_ctrl_reg[2]                                                                                                                                                                                                                                       ; 8       ;
; timer_module:u_timer_module|timer2_ctrl_reg[2]                                                                                                                                                                                                                                       ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|write_data_word[16]~12                                                                                                                                                                                                          ; 8       ;
; test_module:u_test_module|WideOr2~0                                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|write_data_word[6]~10                                                                                                                                                                                                           ; 8       ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Mux23~2                                                                                                                                                                                                                               ; 8       ;
; uart:u_uart0|Equal31~0                                                                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|write_data_word[14]~2                                                                                                                                                                                                           ; 8       ;
; test_module:u_test_module|Equal20~1                                                                                                                                                                                                                                                  ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                                                                 ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[0]                                                                                                                                                                                                             ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[1]                                                                                                                                                                                                             ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[2]                                                                                                                                                                                                             ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|write_data_word[30]~0                                                                                                                                                                                                           ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|data_wenable_way[3]                                                                                                                                                                                                             ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|Equal101~13                                                                                                                                                                                                                                     ; 8       ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|Decoder0~9                                                                                                                                                                                                                            ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|init_count[6]~2                                                                                                                                                                                                                 ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[4]~19                                                                                                                                                                                                                                   ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[0]~64                                                                                                                                                                                                                                ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[0]~63                                                                                                                                                                                                                                ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[10]~22                                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[30]~16                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|o_imm32[30]~15                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|always3~2                                                                                                                                                                                                                                       ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|status_bits_mode_update                                                                                                                                                                                                                       ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|next_interrupt~2                                                                                                                                                                                                                                ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|next_interrupt~1                                                                                                                                                                                                                                ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|status_bits_irq_mask_wen_nxt~0                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_decode:u_decode|mtrans_instruction_nxt[26]~1                                                                                                                                                                                                                    ; 8       ;
; gpio_top:u_gpio|rgpio_out[8]~1                                                                                                                                                                                                                                                       ; 8       ;
; gpio_top:u_gpio|rgpio_out[0]~0                                                                                                                                                                                                                                                       ; 8       ;
; gpio_top:u_gpio|always2~1                                                                                                                                                                                                                                                            ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[7]~24                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[6]~21                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[5]~18                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[4]~15                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[3]~12                                                                                                                                                                                                               ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[2]~9                                                                                                                                                                                                                ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[1]~6                                                                                                                                                                                                                ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|tag_address[0]~3                                                                                                                                                                                                                ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|source_sel[0]                                                                                                                                                                                                                   ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~83                                                                                                                                                                                                    ; 8       ;
; a23_core:u_amber|a23_coprocessor:u_coprocessor|o_cache_flush~1                                                                                                                                                                                                                       ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|init_count[8]                                                                                                                                                                                                                   ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|o_rn[0]~69                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|o_rn[0]~68                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|o_rn[0]~65                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|asr_out~67                                                                                                                                                                                                    ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~20                                                                                                                                                                                                    ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out[7]~16                                                                                                                                                                                                 ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux2~2                                                                                                                                                                                                      ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux2~1                                                                                                                                                                                                      ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux2~0                                                                                                                                                                                                      ; 8       ;
; uart:u_uart0|rx_fifo_empty                                                                                                                                                                                                                                                           ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[10]                                                                                                                                                                                                                                 ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[11]                                                                                                                                                                                                                                 ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[8]                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[9]                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[6]                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[7]                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[4]                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_execute:u_execute|o_address[5]                                                                                                                                                                                                                                  ; 8       ;
; tiny_spi:u_spi_1|bb8[1]~8                                                                                                                                                                                                                                                            ; 8       ;
; tiny_spi:u_spi_1|Mux11~1                                                                                                                                                                                                                                                             ; 8       ;
; tiny_spi:u_spi_0|bb8[1]~8                                                                                                                                                                                                                                                            ; 8       ;
; uart:u_uart0|uart_lcrh_reg[4]~0                                                                                                                                                                                                                                                      ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|Equal14~0                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[15][7]~15                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[3][7]~14                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[7][7]~13                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[11][7]~12                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[12][7]~11                                                                                                                                                                                                                                                       ; 8       ;
; uart:u_uart0|tx_fifo[8][7]~10                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[4][7]~9                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|tx_fifo[13][7]~8                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[1][7]~7                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|tx_fifo[5][7]~6                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|tx_fifo[9][7]~5                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|tx_fifo[14][7]~4                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[2][7]~3                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|tx_fifo[10][7]~2                                                                                                                                                                                                                                                        ; 8       ;
; uart:u_uart0|tx_fifo[6][7]~1                                                                                                                                                                                                                                                         ; 8       ;
; uart:u_uart0|tx_fifo[0][7]~0                                                                                                                                                                                                                                                         ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave[3]~11                                                                                                                                                                                                                              ; 8       ;
; wishbone_arbiter:u_wishbone_arbiter|current_slave~1                                                                                                                                                                                                                                  ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[28]                                                                                                                                                                                                              ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]~6                                                                                                                                                                                                       ; 8       ;
; tiny_spi:u_spi_1|sr8[2]~1                                                                                                                                                                                                                                                            ; 8       ;
; tiny_spi:u_spi_1|Equal3~0                                                                                                                                                                                                                                                            ; 8       ;
; tiny_spi:u_spi_0|sr8[5]~1                                                                                                                                                                                                                                                            ; 8       ;
; tiny_spi:u_spi_0|Equal3~0                                                                                                                                                                                                                                                            ; 8       ;
; uart:u_uart0|txd_state[2]                                                                                                                                                                                                                                                            ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~8                                                                                                                                                                                                                                ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|LessThan9~0                                                                                                                                                                                                                              ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~3                                                                                                                                                                                                                                ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[20]~13                                                                                                                                                                                                        ; 8       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[11]~35                                                                                                                                                                                                                       ; 8       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|wishbone_st[0]                                                                                                                                                                                                            ; 8       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|address_reg_b[2]                                                                          ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                          ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|barrel_shift_amount_sel_nxt[1]~6                                                                                                                                                                                                                ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu|o_out[14]~180                                                                                                                                                                                                                   ; 7       ;
; gpio_top:u_gpio|rgpio_nec[24]~3                                                                                                                                                                                                                                                      ; 7       ;
; gpio_top:u_gpio|rgpio_inte[24]~3                                                                                                                                                                                                                                                     ; 7       ;
; gpio_top:u_gpio|rgpio_out[24]~3                                                                                                                                                                                                                                                      ; 7       ;
; gpio_top:u_gpio|rgpio_oe[24]~3                                                                                                                                                                                                                                                       ; 7       ;
; gpio_top:u_gpio|rgpio_ptrig[24]~3                                                                                                                                                                                                                                                    ; 7       ;
; gpio_top:u_gpio|rgpio_eclk[24]~3                                                                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|always3~5                                                                                                                                                                                                                                       ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|imm32_nxt[6]~25                                                                                                                                                                                                                                 ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|always3~3                                                                                                                                                                                                                                       ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|status_bits_irq_mask_wen_nxt~2                                                                                                                                                                                                                  ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|o_status_bits_sel[2]                                                                                                                                                                                                                            ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|o_status_bits_sel[1]                                                                                                                                                                                                                            ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|Equal74~0                                                                                                                                                                                                                                       ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|Equal101~1                                                                                                                                                                                                                                      ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                                                                 ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|o_address_nxt[5]~98                                                                                                                                                                                                                           ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal32~2                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal26~0                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_decode:u_decode|o_copro_crn[3]                                                                                                                                                                                                                                  ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux25~15                                                                                                                                                                                                    ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|Mux24~15                                                                                                                                                                                                    ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[21]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[23]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[22]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[17]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[19]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[18]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[20]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[13]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[15]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[14]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[16]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[7]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[6]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[8]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[9]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[11]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|asr_out~12                                                                                                                                                                                                    ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[10]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[12]                                                                                                                                                                                                     ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[0]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[1]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[2]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[3]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[4]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|r15[5]                                                                                                                                                                                                      ; 7       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|byte_enable~0                                                                                                                                                                                                             ; 7       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|exclusive_access~0                                                                                                                                                                                                        ; 7       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|wishbone_st[1]                                                                                                                                                                                                            ; 7       ;
; interrupt_controller:u_interrupt_controller|Equal12~3                                                                                                                                                                                                                                ; 7       ;
; interrupt_controller:u_interrupt_controller|Equal14~0                                                                                                                                                                                                                                ; 7       ;
; timer_module:u_timer_module|always1~0                                                                                                                                                                                                                                                ; 7       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[29]                                                                                                                                                                                                              ; 7       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone|o_wb_adr[27]                                                                                                                                                                                                              ; 7       ;
; tiny_spi:u_spi_0|bba                                                                                                                                                                                                                                                                 ; 7       ;
; uart:u_uart0|tx_bit_pulse                                                                                                                                                                                                                                                            ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|dqm_o[0]~17                                                                                                                                                                                                                              ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|always0~7                                                                                                                                                                                                                                ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[10]~3                                                                                                                                                                                                         ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o[11]~2                                                                                                                                                                                                         ; 7       ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram                                                                                                                                                                                                     ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                                                                                     ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[2]                                                                                                                                                                                                                           ; 7       ;
; wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl|cycle_count[1]                                                                                                                                                                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal13~3                                                                                                                                                                                                                                ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal12~5                                                                                                                                                                                                                                ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal15~2                                                                                                                                                                                                                                ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|count_nxt[0]~0                                                                                                                                                                                                        ; 6       ;
; timer_module:u_timer_module|Equal14~0                                                                                                                                                                                                                                                ; 6       ;
; uart:u_uart0|WideNor0~6                                                                                                                                                                                                                                                              ; 6       ;
; uart:u_uart0|Equal17~1                                                                                                                                                                                                                                                               ; 6       ;
; interrupt_controller:u_interrupt_controller|WideNor1~19                                                                                                                                                                                                                              ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal14~1                                                                                                                                                                                                                                ; 6       ;
; test_module:u_test_module|Equal8~0                                                                                                                                                                                                                                                   ; 6       ;
; test_module:u_test_module|Equal7~0                                                                                                                                                                                                                                                   ; 6       ;
; interrupt_controller:u_interrupt_controller|Equal16~0                                                                                                                                                                                                                                ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|control_state_nxt~5                                                                                                                                                                                                                             ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|reg_bank_wen_nxt[8]~0                                                                                                                                                                                                                           ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_bank_wen[0]~4                                                                                                                                                                                                                             ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|count[1]                                                                                                                                                                                                              ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply|count[5]                                                                                                                                                                                                              ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|o_reg_write_sel[1]~0                                                                                                                                                                                                                            ; 6       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|random_num[2]                                                                                                                                                                                                                   ; 6       ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|Equal25~5                                                                                                                                                                                                                       ; 6       ;
; wishbone_arbiter:u_wishbone_arbiter|o_m0_wb_dat[19]~119                                                                                                                                                                                                                              ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|reg_write_nxt[30]~11                                                                                                                                                                                                                          ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|Equal23~1                                                                                                                                                                                                                                       ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|Equal101~6                                                                                                                                                                                                                                      ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|o_status_bits_mode[1]                                                                                                                                                                                                                           ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|WideNor20~0                                                                                                                                                                                                                                     ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|WideNor16~0                                                                                                                                                                                                                                     ; 6       ;
; a23_core:u_amber|a23_decode:u_decode|o_rds_sel[2]~2                                                                                                                                                                                                                                  ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|o_rn[27]~282                                                                                                                                                                                                ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|o_address_nxt~65                                                                                                                                                                                                                              ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|o_rn[16]~162                                                                                                                                                                                                ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out[14]~125                                                                                                                                                                                               ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~108                                                                                                                                                                                                   ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~85                                                                                                                                                                                                    ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~58                                                                                                                                                                                                    ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[22]~74                                                                                                                                                                                                  ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank|o_rn[23]~92                                                                                                                                                                                                 ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[18]~69                                                                                                                                                                                                  ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|o_out[17]~68                                                                                                                                                                                                  ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|lsl_out~41                                                                                                                                                                                                    ; 6       ;
; a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift|Equal15~1                                                                                                                                                                                                     ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; Single Clock ; 256          ; 128          ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 256                         ; 128                         ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X33_Y28_N0, M9K_X22_Y26_N0, M9K_X33_Y31_N0, M9K_X22_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; Single Clock ; 256          ; 128          ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 256                         ; 128                         ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X33_Y29_N0, M9K_X22_Y27_N0, M9K_X33_Y33_N0, M9K_X22_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; Single Clock ; 256          ; 128          ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 256                         ; 128                         ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X22_Y29_N0, M9K_X22_Y24_N0, M9K_X33_Y30_N0, M9K_X22_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; Single Clock ; 256          ; 128          ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 256                         ; 128                         ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X22_Y28_N0, M9K_X22_Y25_N0, M9K_X33_Y32_N0, M9K_X22_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port      ; Single Clock ; 256          ; 21           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5376   ; 256                         ; 21                          ; --                          ; --                          ; 5376                ; 1    ; None                                 ; M9K_X33_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port      ; Single Clock ; 256          ; 21           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5376   ; 256                         ; 21                          ; --                          ; --                          ; 5376                ; 1    ; None                                 ; M9K_X33_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port      ; Single Clock ; 256          ; 21           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5376   ; 256                         ; 21                          ; --                          ; --                          ; 5376                ; 1    ; None                                 ; M9K_X33_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port      ; Single Clock ; 256          ; 21           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5376   ; 256                         ; 21                          ; --                          ; --                          ; 5376                ; 1    ; None                                 ; M9K_X33_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_aal1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536  ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; ../../sw/boot-loader/boot-loader.mif ; M9K_X22_Y17_N0, M9K_X22_Y20_N0, M9K_X22_Y16_N0, M9K_X22_Y15_N0, M9K_X22_Y18_N0, M9K_X22_Y19_N0, M9K_X22_Y22_N0, M9K_X22_Y21_N0                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 65536        ; 4            ; 65536        ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 65536                       ; 4                           ; 65536                       ; 4                           ; 262144              ; 32   ; None                                 ; M9K_X33_Y20_N0, M9K_X22_Y23_N0, M9K_X33_Y21_N0, M9K_X33_Y18_N0, M9K_X33_Y1_N0, M9K_X33_Y2_N0, M9K_X33_Y4_N0, M9K_X33_Y19_N0, M9K_X22_Y9_N0, M9K_X33_Y11_N0, M9K_X33_Y9_N0, M9K_X33_Y17_N0, M9K_X22_Y4_N0, M9K_X33_Y3_N0, M9K_X22_Y14_N0, M9K_X22_Y5_N0, M9K_X22_Y12_N0, M9K_X33_Y7_N0, M9K_X22_Y10_N0, M9K_X33_Y10_N0, M9K_X22_Y1_N0, M9K_X22_Y2_N0, M9K_X22_Y3_N0, M9K_X33_Y5_N0, M9K_X22_Y6_N0, M9K_X22_Y8_N0, M9K_X33_Y6_N0, M9K_X22_Y7_N0, M9K_X33_Y8_N0, M9K_X33_Y23_N0, M9K_X33_Y22_N0, M9K_X33_Y12_N0 ; Don't care           ; Old data        ; Old data        ;
; wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 2    ; None                                 ; M9K_X22_Y11_N0, M9K_X22_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_aal1:auto_generated|ALTSYNCRAM                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11101010000000000000000000000110) (1717189524) (-369098746) (-1-5-15-15-15-15-15-10)    ;(11101010000000000000010000000010) (1717191520) (-369097726) (-1-5-15-15-15-11-15-14)   ;(11101010000000000000010000000001) (1717191519) (-369097727) (-1-5-15-15-15-11-15-15)   ;(11101010000000000000010000000000) (1717191296) (-369097728) (-1-5-15-15-15-1200)   ;(11101010000000000000001111111111) (1717191295) (-369097729) (-1-5-15-15-15-120-1)   ;(11101010000000000000001111111110) (1717191294) (-369097730) (-1-5-15-15-15-120-2)   ;(11101010000000000000001111111101) (1717191293) (-369097731) (-1-5-15-15-15-120-3)   ;(11101010000000000000001111111100) (1717191292) (-369097732) (-1-5-15-15-15-120-4)   ;
;8;(11100011101000000000000000000011) (867189521) (-476053501) (-1-12-5-15-15-15-15-13)    ;(11100001001111111111000000000000) (634957296) (-515903488) (-1-14-120-1000)   ;(11100011111000000000000000000000) (884967296) (-471859200) (-1-12-200000)   ;(11101110000000110000111100010000) (2117796936) (-301789424) (-1-1-15-12-150-150)   ;(11100011101000000000000000000001) (867189519) (-476053503) (-1-12-5-15-15-15-15-15)   ;(11101110000000100000111100010000) (2117596936) (-301854960) (-1-1-15-13-150-150)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)   ;
;16;(11100001101000000000000000000000) (664967296) (-509607936) (-1-14-600000)    ;(11100101100111111101000010100100) (1064939762) (-442511196) (-1-10-60-2-15-5-12)   ;(11100101100111110000000010100100) (1064789762) (-442564444) (-1-10-60-15-15-5-12)   ;(11100011101000000001000000000001) (867199519) (-476049407) (-1-12-5-15-14-15-15-15)   ;(11100101100000000001000000000000) (1057197296) (-444592128) (-1-10-7-15-15000)   ;(11101011000000000000011001000100) (1817192622) (-352319932) (-1-4-15-15-15-9-11-12)   ;(11100101100111110001000100011000) (1064799946) (-442560232) (-1-10-60-14-14-14-8)   ;(11100101100111110010000010111000) (1064809786) (-442556232) (-1-10-60-13-15-4-8)   ;
;24;(11100101100111110011000010111000) (1064819786) (-442552136) (-1-10-60-12-15-4-8)    ;(11100001010100100000000000000011) (641589521) (-514719741) (-1-14-10-13-15-15-15-13)   ;(00001010000000000000000000000010) (1200000002) (167772162) (A000002)   ;(11100100100100100100000000000100) (961629522) (-460177404) (-1-11-6-13-11-15-15-12)   ;(11100100100000010100000000000100) (957429522) (-461291516) (-1-11-7-14-11-15-15-12)   ;(11101010111111111111111111111010) (1794967290) (-352321542) (-1-500000-6)   ;(11100101100111110010000011111100) (1064809892) (-442556164) (-1-10-60-13-150-4)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;
;32;(11100011101000000100000000101000) (867229566) (-476037080) (-1-12-5-15-11-15-13-8)    ;(11100100100000100011000000000100) (957619522) (-461230076) (-1-11-7-13-12-15-15-12)   ;(11100010010101000100000000000001) (742229519) (-497795071) (-1-13-10-11-11-15-15-15)   ;(00011010111111111111111111111100) (-1017189522) (452984828) (1AFFFFFC)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100011100001000100001111000011) (858231221) (-477871165) (-1-12-7-11-11-12-3-13)   ;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)   ;(11100001101000001111000000000100) (667359522) (-509546492) (-1-14-5-150-15-15-12)   ;
;40;(11101001001011010100000000000000) (1630427296) (-382910464) (-1-6-13-2-12000)    ;(11101001001011010001111111111111) (1630407295) (-382918657) (-1-6-13-2-1400-1)   ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;(11100001101000000101000000001101) (667239533) (-509587443) (-1-14-5-15-10-15-15-3)   ;(11100001101000000110000000001110) (667249534) (-509583346) (-1-14-5-15-9-15-15-2)   ;(11100101100111110000000011000100) (1064789822) (-442564412) (-1-10-60-15-15-3-12)   ;(11100001101000000001000000000100) (667199522) (-509603836) (-1-14-5-15-14-15-15-12)   ;(11100100100101010010000000000100) (962409522) (-459988988) (-1-11-6-10-13-15-15-12)   ;
;48;(11101011000000000000001110111101) (1817191193) (-352320579) (-1-4-15-15-15-12-4-3)    ;(11100011010101000000000000001101) (842189533) (-481034227) (-1-12-10-11-15-15-15-3)   ;(00010010100001000100000000000001) (-2053927295) (310657025) (12844001)   ;(00011010111111111111111111111000) (-1017189526) (452984824) (1AFFFFF8)   ;(11100101100111110000000010101100) (1064789772) (-442564436) (-1-10-60-15-15-5-4)   ;(11100001101000000001000000001101) (667199533) (-509603827) (-1-14-5-15-14-15-15-3)   ;(11101011000000000000001110110111) (1817191185) (-352320585) (-1-4-15-15-15-12-4-9)   ;(11100101100111110000000010100100) (1064789762) (-442564444) (-1-10-60-15-15-5-12)   ;
;56;(11100010010001100001000000000100) (738599522) (-498724860) (-1-13-11-9-14-15-15-12)    ;(11101011000000000000001110110100) (1817191182) (-352320588) (-1-4-15-15-15-12-4-12)   ;(11101000101111010001111111111111) (1574407295) (-390258689) (-1-7-4-2-1400-1)   ;(11101000111111011000000000000000) (1594467296) (-386039808) (-1-70-2-8000)   ;(00000001000000000000000000000000) (100000000) (16777216) (1000000)   ;(11110000000000000000000000100000) (-1777777740) (-268435424) (-15-15-15-15-15-140)   ;(01100100001100100010010101110010) (-2028028382) (1681007986) (64322572)   ;(00110000001001010010000000100000) (1716252744) (807739424) (30252020)   ;
;64;(00000000000010100111100000111000) (2474070) (686136) (A7838)    ;(00100000001000000111000001110011) (-284897133) (538996851) (20207073)   ;(00111000001100000010010100100000) (-1575912152) (942679328) (38302520)   ;(01110000000000000000101001111000) (-442445774) (1879050872) (70000A78)   ;(00100000001000000010000001100011) (-284947153) (538976355) (20202063)   ;(01111000001110000011000000100101) (573579101) (2016948261) (78383025)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(00000000000000000000000100100100) (444) (292) (124)   ;
;72;(00000000000000000000000101110100) (564) (372) (174)    ;(00000000000000000000000000000101) (5) (5) (05)   ;(01010100010000010000000000000001) (272716353) (1413545985) (54410001)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000001000000000000) (10000) (4096) (1000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000100) (4) (4) (04)   ;(01010100010000010000000000000010) (272716354) (1413545986) (54410002)   ;
;80;(00000010000000000000000000000000) (200000000) (33554432) (2000000)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000101) (5) (5) (05)   ;(01010100010000010000000000000100) (272716356) (1413545988) (54410004)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(00000000000000000000000011010000) (320) (208) (D0)   ;(00000000100000000000000000000000) (40000000) (8388608) (800000)   ;(00000000000000000000000000000100) (4) (4) (04)   ;
;88;(01010100010000010000000000000101) (272716357) (1413545989) (54410005)    ;(00000010100000000000000000000000) (240000000) (41943040) (2800000)   ;(00000000000000110010000000000000) (620000) (204800) (32000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000001111100000000000000) (1740000) (507904) (7C000)   ;(00000011111100000001000000000000) (374010000) (66064384) (3F01000)   ;
;96;(00000000000000000000000011111000) (370) (248) (F8)    ;(00000000000000000000000100000100) (404) (260) (104)   ;(00000000000000000000000100001111) (417) (271) (10F)   ;(11100001101000000001000000000000) (667197296) (-509603840) (-1-14-5-15-15000)   ;(11100101100111110000000000000100) (1064789522) (-442564604) (-1-10-60-15-15-15-12)   ;(11100101100100010010000000000000) (1061407296) (-443473920) (-1-10-6-14-14000)   ;(11101010000000000000001110000111) (1717191125) (-369097849) (-1-5-15-15-15-12-7-9)   ;(00000000000000000001110100011000) (16430) (7448) (1D18)   ;
;104;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)    ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11101010000000000000000000000010) (1717189520) (-369098750) (-1-5-15-15-15-15-15-14)   ;(11100101100111110000000000010000) (1064789536) (-442564592) (-1-10-60-15-15-150)   ;(11101011000000000000001110000001) (1817191119) (-352320639) (-1-4-15-15-15-12-7-15)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(00011010111111111111111111111010) (-1017189524) (452984826) (1AFFFFFA)   ;
;112;(11101000101111011000000000010000) (1574489536) (-390234096) (-1-7-4-2-7-15-150)    ;(00000000000000000001111100110011) (17463) (7987) (1F33)   ;(11101001001011010100000000001000) (1630429526) (-382910456) (-1-6-13-2-11-15-15-8)   ;(11100101100111110000000011001100) (1064789832) (-442564404) (-1-10-60-15-15-3-4)   ;(11101011000000000000001101111001) (1817191089) (-352320647) (-1-4-15-15-15-12-8-7)   ;(11100101100111110000000011001000) (1064789826) (-442564408) (-1-10-60-15-15-3-8)   ;(11101011000000000000001101110111) (1817191085) (-352320649) (-1-4-15-15-15-12-8-9)   ;(11100011101000000000000000011101) (867189553) (-476053475) (-1-12-5-15-15-15-14-3)   ;
;120;(11101011111111111111111111101110) (1894967274) (-335544338) (-1-40000-1-2)    ;(11100101100111110000000010111100) (1064789792) (-442564420) (-1-10-60-15-15-4-4)   ;(11101011000000000000001101110011) (1817191081) (-352320653) (-1-4-15-15-15-12-8-13)   ;(11100101100111110000000010111000) (1064789786) (-442564424) (-1-10-60-15-15-4-8)   ;(11101011000000000000001101110001) (1817191079) (-352320655) (-1-4-15-15-15-12-8-15)   ;(11100011101000000000000000010011) (867189541) (-476053485) (-1-12-5-15-15-15-14-13)   ;(11101011111111111111111111101000) (1894967266) (-335544344) (-1-40000-1-8)   ;(11100101100111110000000010101100) (1064789772) (-442564436) (-1-10-60-15-15-5-4)   ;
;128;(11101011000000000000001101101101) (1817191073) (-352320659) (-1-4-15-15-15-12-9-3)    ;(11100101100111110000000010101000) (1064789766) (-442564440) (-1-10-60-15-15-5-8)   ;(11101011000000000000001101101011) (1817191071) (-352320661) (-1-4-15-15-15-12-9-5)   ;(11100101100111110000000010100100) (1064789762) (-442564444) (-1-10-60-15-15-5-12)   ;(11101011000000000000001101101001) (1817191069) (-352320663) (-1-4-15-15-15-12-9-7)   ;(11100011101000000000000000011101) (867189553) (-476053475) (-1-12-5-15-15-15-14-3)   ;(11101011111111111111111111100000) (1894967256) (-335544352) (-1-40000-20)   ;(11100101100111110000000010011000) (1064789746) (-442564456) (-1-10-60-15-15-6-8)   ;
;136;(11101011000000000000001101100101) (1817191063) (-352320667) (-1-4-15-15-15-12-9-11)    ;(11100101100111110000000010010100) (1064789742) (-442564460) (-1-10-60-15-15-6-12)   ;(11101011000000000000001101100011) (1817191061) (-352320669) (-1-4-15-15-15-12-9-13)   ;(11100011101000000000000000010011) (867189541) (-476053485) (-1-12-5-15-15-15-14-13)   ;(11101011111111111111111111011010) (1894967250) (-335544358) (-1-40000-2-6)   ;(11100101100111110000000010001000) (1064789726) (-442564472) (-1-10-60-15-15-7-8)   ;(11101011000000000000001101011111) (1817191055) (-352320673) (-1-4-15-15-15-12-10-1)   ;(11100101100111110000000010000100) (1064789722) (-442564476) (-1-10-60-15-15-7-12)   ;
;144;(11101011000000000000001101011101) (1817191053) (-352320675) (-1-4-15-15-15-12-10-3)    ;(11100011101000000000000000010011) (867189541) (-476053485) (-1-12-5-15-15-15-14-13)   ;(11101011111111111111111111010100) (1894967242) (-335544364) (-1-40000-2-12)   ;(11100101100111110000000001111000) (1064789686) (-442564488) (-1-10-60-15-15-8-8)   ;(11101011000000000000001101011001) (1817191049) (-352320679) (-1-4-15-15-15-12-10-7)   ;(11100101100111110000000001110100) (1064789682) (-442564492) (-1-10-60-15-15-8-12)   ;(11101011000000000000001101010111) (1817191045) (-352320681) (-1-4-15-15-15-12-10-9)   ;(11100011101000000000000000010011) (867189541) (-476053485) (-1-12-5-15-15-15-14-13)   ;
;152;(11101011111111111111111111001110) (1894967234) (-335544370) (-1-40000-3-2)    ;(11100101100111110000000001101000) (1064789666) (-442564504) (-1-10-60-15-15-9-8)   ;(11101011000000000000001101010011) (1817191041) (-352320685) (-1-4-15-15-15-12-10-13)   ;(11100101100111110000000001100100) (1064789662) (-442564508) (-1-10-60-15-15-9-12)   ;(11101011000000000000001101010001) (1817191039) (-352320687) (-1-4-15-15-15-12-10-15)   ;(11100011101000000000000000011101) (867189553) (-476053475) (-1-12-5-15-15-15-14-3)   ;(11101011111111111111111111001000) (1894967226) (-335544376) (-1-40000-3-8)   ;(11100101100111110000000001011000) (1064789646) (-442564520) (-1-10-60-15-15-10-8)   ;
;160;(11101011000000000000001101001101) (1817191033) (-352320691) (-1-4-15-15-15-12-11-3)    ;(11100101100111110000000001010100) (1064789642) (-442564524) (-1-10-60-15-15-10-12)   ;(11101011000000000000001101001011) (1817191031) (-352320693) (-1-4-15-15-15-12-11-5)   ;(11100011101000000000000000001011) (867189531) (-476053493) (-1-12-5-15-15-15-15-5)   ;(11101011111111111111111111000010) (1894967220) (-335544382) (-1-40000-3-14)   ;(11100101100111110000000001001000) (1064789626) (-442564536) (-1-10-60-15-15-11-8)   ;(11101000101111010100000000001000) (1574429526) (-390250488) (-1-7-4-2-11-15-15-8)   ;(11101010000000000000001101000110) (1717191024) (-369097914) (-1-5-15-15-15-12-11-10)   ;
;168;(00000000000000000001110100101101) (16455) (7469) (1D2D)    ;(00000000000000000001110100110111) (16467) (7479) (1D37)   ;(00000000000000000001110100111001) (16471) (7481) (1D39)   ;(00000000000000000001110101001010) (16512) (7498) (1D4A)   ;(00000000000000000001110101010110) (16526) (7510) (1D56)   ;(00000000000000000001110101110111) (16567) (7543) (1D77)   ;(00000000000000000001110110100001) (16641) (7585) (1DA1)   ;(00000000000000000001110110100011) (16643) (7587) (1DA3)   ;
;176;(00000000000000000001110110111001) (16671) (7609) (1DB9)    ;(00000000000000000001110111000101) (16705) (7621) (1DC5)   ;(00000000000000000001110111110001) (16761) (7665) (1DF1)   ;(00000000000000000001110111111101) (16775) (7677) (1DFD)   ;(00000000000000000001111000011110) (17036) (7710) (1E1E)   ;(00000000000000000001111000101010) (17052) (7722) (1E2A)   ;(00000000000000000001111000110110) (17066) (7734) (1E36)   ;(00000000000000000001111000111000) (17070) (7736) (1E38)   ;
;184;(00000000000000000001111001000111) (17107) (7751) (1E47)    ;(00000000000000000001111001011011) (17133) (7771) (1E5B)   ;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)   ;(11100001101000000100000000000001) (667229519) (-509591551) (-1-14-5-15-11-15-15-15)   ;(11100010010000000000000000000001) (737189519) (-499122175) (-1-13-11-15-15-15-15-15)   ;(11100011010100000000000000000100) (841189522) (-481296380) (-1-12-10-15-15-15-15-12)   ;(10010111100111111111000100000000) (1412443544) (-1751125760) (-6-8-600-1500)   ;(11101010000000000000000000111000) (1717189586) (-369098696) (-1-5-15-15-15-15-12-8)   ;
;192;(00000000000000000000001100010100) (1424) (788) (314)    ;(00000000000000000000001101011000) (1530) (856) (358)   ;(00000000000000000000001101101100) (1554) (876) (36C)   ;(00000000000000000000001110010000) (1620) (912) (390)   ;(00000000000000000000001110110100) (1664) (948) (3B4)   ;(11100101100111110000000011110000) (1064789876) (-442564368) (-1-10-60-15-15-10)   ;(11100101100111110001000011110000) (1064799876) (-442560272) (-1-10-60-14-15-10)   ;(11101011000000000000001100100110) (1817190964) (-352320730) (-1-4-15-15-15-12-13-10)   ;
;200;(11100011101000000000010000000001) (867191519) (-476052479) (-1-12-5-15-15-11-15-15)    ;(11100011101000000001010100000010) (867201920) (-476048126) (-1-12-5-15-14-10-15-14)   ;(11101011000000000000000100101010) (1817189970) (-352321238) (-1-4-15-15-15-14-13-6)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100011010100000000010100000010) (841191920) (-481295102) (-1-12-10-15-15-10-15-14)   ;(10000101100111110000000011011000) (-787726506) (-2053177128) (-7-10-60-15-15-2-8)   ;(10000001101000000001000000000100) (-1185316830) (-2120216572) (-7-14-5-15-14-15-15-12)   ;(10001010000000000000000000100110) (-135326788) (-1979711450) (-7-5-15-15-15-15-13-10)   ;
;208;(11100101100111110000000011010000) (1064789836) (-442564400) (-1-10-60-15-15-30)    ;(11101011000000000000001100011100) (1817190952) (-352320740) (-1-4-15-15-15-12-14-4)   ;(11100011101000000000010000000001) (867191519) (-476052479) (-1-12-5-15-15-11-15-15)   ;(11100001101000000001000000000100) (667199522) (-509603836) (-1-14-5-15-14-15-15-12)   ;(11101000101111010100000000010000) (1574429536) (-390250480) (-1-7-4-2-11-15-150)   ;(11101010000000000000000111001000) (1717190226) (-369098296) (-1-5-15-15-15-14-3-8)   ;(11101011111111111111111110011010) (1894967150) (-335544422) (-1-40000-6-6)   ;(11101011111111111111111101001111) (1894967035) (-335544497) (-1-40000-11-1)   ;
;216;(11100011101000000000000000010000) (867189536) (-476053488) (-1-12-5-15-15-15-150)    ;(11101011111111111111111110001101) (1894967133) (-335544435) (-1-40000-7-3)   ;(11101010000000000000000000100101) (1717189563) (-369098715) (-1-5-15-15-15-15-13-11)   ;(11100101100111110000000010101000) (1064789766) (-442564440) (-1-10-60-15-15-5-8)   ;(11100011101000000001011100000010) (867202920) (-476047614) (-1-12-5-15-14-8-15-14)   ;(11101011000000000000001100010000) (1817190936) (-352320752) (-1-4-15-15-15-12-150)   ;(11100011101000000000000000010000) (867189536) (-476053488) (-1-12-5-15-15-15-150)   ;(11101011111111111111111110000111) (1894967125) (-335544441) (-1-40000-7-9)   ;
;224;(11100101100111110000000010011000) (1064789746) (-442564456) (-1-10-60-15-15-6-8)    ;(11101011000000000000001100001100) (1817190932) (-352320756) (-1-4-15-15-15-12-15-4)   ;(11100011101000000000011100000010) (867192920) (-476051710) (-1-12-5-15-15-8-15-14)   ;(11101010000000000000000000011011) (1717189551) (-369098725) (-1-5-15-15-15-15-14-5)   ;(11100101100111110000000010000100) (1064789722) (-442564476) (-1-10-60-15-15-7-12)   ;(11100011101000000001100100000010) (867203920) (-476047102) (-1-12-5-15-14-6-15-14)   ;(11101011000000000000001100000111) (1817190925) (-352320761) (-1-4-15-15-15-12-15-9)   ;(11100011101000000000000000010000) (867189536) (-476053488) (-1-12-5-15-15-15-150)   ;
;232;(11101011111111111111111101111110) (1894967094) (-335544450) (-1-40000-8-2)    ;(11100101100111110000000001110100) (1064789682) (-442564492) (-1-10-60-15-15-8-12)   ;(11101011000000000000001100000011) (1817190921) (-352320765) (-1-4-15-15-15-12-15-13)   ;(11100011101000000000100100000010) (867193920) (-476051198) (-1-12-5-15-15-6-15-14)   ;(11101010000000000000000000010010) (1717189540) (-369098734) (-1-5-15-15-15-15-14-14)   ;(11100101100111110000000001010000) (1064789636) (-442564528) (-1-10-60-15-15-110)   ;(11100101100111110001000001010000) (1064799636) (-442560432) (-1-10-60-14-15-110)   ;(11101011000000000000001011111110) (1817190894) (-352320770) (-1-4-15-15-15-130-2)   ;
;240;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)    ;(11100011101000000001010100000010) (867201920) (-476048126) (-1-12-5-15-14-10-15-14)   ;(11101011000000000000000100000010) (1817189920) (-352321278) (-1-4-15-15-15-14-15-14)   ;(11100001101000000001000000000000) (667197296) (-509603840) (-1-14-5-15-15000)   ;(11100011010100000000010100000010) (841191920) (-481295102) (-1-12-10-15-15-10-15-14)   ;(10011000101111011000000000010000) (1721973184) (-1732411376) (-6-7-4-2-7-15-150)   ;(11100101100111110000000000110100) (1064789582) (-442564556) (-1-10-60-15-15-12-12)   ;(11101000101111010100000000010000) (1574429536) (-390250480) (-1-7-4-2-11-15-150)   ;
;248;(11101010000000000000001011110101) (1717190883) (-369097995) (-1-5-15-15-15-130-11)    ;(11100101100111110000000000110000) (1064789576) (-442564560) (-1-10-60-15-15-130)   ;(11101011000000000000001011110011) (1817190881) (-352320781) (-1-4-15-15-15-130-13)   ;(11100011101000000000000000010000) (867189536) (-476053488) (-1-12-5-15-15-15-150)   ;(11101011111111111111111101101010) (1894967070) (-335544470) (-1-40000-9-6)   ;(11100101100111110000000000100100) (1064789562) (-442564572) (-1-10-60-15-15-13-12)   ;(11101011000000000000001011101111) (1817190875) (-352320785) (-1-4-15-15-15-13-1-1)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;
;256;(11101011111111111111111100010100) (1894966942) (-335544556) (-1-40000-14-12)    ;(11101000101111010100000000010000) (1574429536) (-390250480) (-1-7-4-2-11-15-150)   ;(11101010000000000000001100000100) (1717190922) (-369097980) (-1-5-15-15-15-12-15-12)   ;(00000000000000000001111100011001) (17431) (7961) (1F19)   ;(00000000000000000001111001101000) (17150) (7784) (1E68)   ;(00000000000000000001111010100110) (17246) (7846) (1EA6)   ;(00000000000000000001111011000100) (17304) (7876) (1EC4)   ;(00000000000000000001111011010000) (17320) (7888) (1ED0)   ;
;264;(00000000000000000001111011000010) (17302) (7874) (1EC2)    ;(11101001001011010100000011110000) (1630429876) (-382910224) (-1-6-13-2-11-15-10)   ;(11100011101000001100000000000000) (867327296) (-476004352) (-1-12-5-15-4000)   ;(11100101100000101100000000000000) (1057727296) (-444416000) (-1-10-7-13-4000)   ;(11100001101000001100000000000001) (667329519) (-509558783) (-1-14-5-15-3-15-15-15)   ;(11100010100000010101000000000111) (757439525) (-494841849) (-1-13-7-14-10-15-15-9)   ;(11100011101000000110000000001000) (867249526) (-476028920) (-1-12-5-15-9-15-15-8)   ;(11100111110100000100000000001100) (1281229532) (-405782516) (-1-8-2-15-11-15-15-4)   ;
;272;(11100010010001000111000000110000) (738259576) (-498831312) (-1-13-11-11-8-15-130)    ;(11100011010101110000000000001001) (842789529) (-480837623) (-1-12-10-8-15-15-15-7)   ;(10010101100100100100000000000000) (1209110944) (-1785577472) (-6-10-6-13-12000)   ;(10010001101000000100001000000100) (814714170) (-1851768316) (-6-14-5-15-11-13-15-12)   ;(10010101100000100100000000000000) (1205110944) (-1786626048) (-6-10-7-13-12000)   ;(10010010010001000100000000110000) (885713224) (-1841020880) (-6-13-11-11-11-15-130)   ;(10011010000000000000000000000110) (1864673172) (-1711276026) (-6-5-15-15-15-15-15-10)   ;(11100010010001000111000001000001) (738259619) (-498831295) (-1-13-11-11-8-15-11-15)   ;
;280;(11100011010101110000000000000101) (842789523) (-480837627) (-1-12-10-8-15-15-15-11)    ;(10001010000000000000000000001000) (-135326826) (-1979711480) (-7-5-15-15-15-15-15-8)   ;(11100101100100100100000000000000) (1061627296) (-443400192) (-1-10-6-13-12000)   ;(11100001101000000100001000000100) (667230522) (-509591036) (-1-14-5-15-11-13-15-12)   ;(11100101100000100100000000000000) (1057627296) (-444448768) (-1-10-7-13-12000)   ;(11100010010001000100000000110111) (738229585) (-498843593) (-1-13-11-11-11-15-12-9)   ;(11100111110100000111000000001100) (1281259532) (-405770228) (-1-8-2-15-8-15-15-4)   ;(11100000100001000100000000000111) (558229525) (-528203769) (-1-15-7-11-11-15-15-9)   ;
;288;(11100101100000100100000000000000) (1057627296) (-444448768) (-1-10-7-13-12000)    ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;(11101010000000000000000000001001) (1717189529) (-369098743) (-1-5-15-15-15-15-15-7)   ;(11100010010001000100000001100001) (738229659) (-498843551) (-1-13-11-11-11-15-9-15)   ;(11100011010101000000000000000101) (842189523) (-481034235) (-1-12-10-11-15-15-15-11)   ;(10010101100100100100000000000000) (1209110944) (-1785577472) (-6-10-6-13-12000)   ;(10010001101000000100001000000100) (814714170) (-1851768316) (-6-14-5-15-11-13-15-12)   ;(10010101100000100100000000000000) (1205110944) (-1786626048) (-6-10-7-13-12000)   ;
;296;(10010010010001000100000001010111) (885713293) (-1841020841) (-6-13-11-11-11-15-10-9)    ;(10011010111111111111111111110011) (1942450929) (-1694498829) (-6-500000-13)   ;(11100000011000010100000000001100) (547429532) (-530497524) (-1-15-9-14-11-15-15-4)   ;(11100101100000110100000000000000) (1057827296) (-444383232) (-1-10-7-12-12000)   ;(11100011101000000100000000000001) (867229519) (-476037119) (-1-12-5-15-11-15-15-15)   ;(11100001010101010000000000001100) (642389532) (-514523124) (-1-14-10-10-15-15-15-4)   ;(10110101100000110110000000000000) (910363648) (-1249681408) (-4-10-7-12-10000)   ;(10110011101000000100000000000001) (719745871) (-1281343487) (-4-12-5-15-11-15-15-15)   ;
;304;(11100010100011001100000000000001) (760329519) (-494092287) (-1-13-7-3-3-15-15-15)    ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(00001010111111111111111111011011) (1277777733) (184549339) (AFFFFDB)   ;(11100010100000010000000000000001) (757389519) (-494862335) (-1-13-7-14-15-15-15-15)   ;(11100001010111000000000000000000) (643967296) (-514064384) (-1-14-10-40000)   ;(11010011101000000000000000000000) (-1135032704) (-744488960) (-2-12-600000)   ;(11000011101000000000000000000001) (1162156815) (-1012924415) (-3-12-5-15-15-15-15-15)   ;(11101000101111011000000011110000) (1574489876) (-390233872) (-1-7-4-2-7-15-10)   ;
;312;(11101001001011010100000000110111) (1630429585) (-382910409) (-1-6-13-2-11-15-12-9)    ;(11100001101000000101000000000000) (667237296) (-509587456) (-1-14-5-15-11000)   ;(11100001101000000011000000000001) (667219519) (-509595647) (-1-14-5-15-12-15-15-15)   ;(11100001101000000100000000000010) (667229520) (-509591550) (-1-14-5-15-11-15-15-14)   ;(11100011101000000001000000000010) (867199520) (-476049406) (-1-12-5-15-14-15-15-14)   ;(11100001101000000010000000000011) (667209521) (-509599741) (-1-14-5-15-13-15-15-13)   ;(11100010100011010011000000000100) (760419522) (-494063612) (-1-13-7-2-12-15-15-12)   ;(11101011111111111111111111001000) (1894967226) (-335544376) (-1-40000-3-8)   ;
;320;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)    ;(00001010000000000000000000000101) (1200000005) (167772165) (A000005)   ;(11100001101000000000000000000101) (667189523) (-509607931) (-1-14-5-15-15-15-15-11)   ;(11100101100111010001000000000100) (1064399522) (-442691580) (-1-10-6-2-14-15-15-12)   ;(11100010100000010001000000000011) (757399521) (-494858237) (-1-13-7-14-14-15-15-13)   ;(11100001101000000010000000000100) (667209522) (-509599740) (-1-14-5-15-13-15-15-12)   ;(11100010100011010011000000000100) (760419522) (-494063612) (-1-13-7-2-12-15-15-12)   ;(11101011111111111111111111000000) (1894967196) (-335544384) (-1-40000-40)   ;
;328;(11101000101111011000000000111110) (1574489594) (-390234050) (-1-7-4-2-7-15-12-2)    ;(11101001001011010100000000110000) (1630429576) (-382910416) (-1-6-13-2-11-15-130)   ;(11100010010011011101000000011100) (740539552) (-498216932) (-1-13-11-2-2-15-14-4)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100010100011010000000000001000) (760389526) (-494075896) (-1-13-7-2-15-15-15-8)   ;(11100101100111110001001000100100) (1064800562) (-442559964) (-1-10-60-14-13-13-12)   ;(11100011101000000010000000010000) (867209536) (-476045296) (-1-12-5-15-13-15-150)   ;(11101011000000000000001111010100) (1817191242) (-352320556) (-1-4-15-15-15-12-2-12)   ;
;336;(11100101110101000011000000000001) (1082219519) (-439078911) (-1-10-2-11-12-15-15-15)    ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001010000000000000000010000010) (1200000202) (167772290) (A000082)   ;(11100011010100110000000000001101) (841789533) (-481099763) (-1-12-10-12-15-15-15-3)   ;(00011010000000000000000000010001) (-1094967275) (436207633) (1A000011)   ;(11100101110101000011000000000000) (1082217296) (-439078912) (-1-10-2-11-13000)   ;(11100011010100110000000001101100) (841789672) (-481099668) (-1-12-10-12-15-15-9-4)   ;(00001010000000000000000000000101) (1200000005) (167772165) (A000005)   ;
;344;(11100011010100110000000001110011) (841789681) (-481099661) (-1-12-10-12-15-15-8-13)    ;(00001010000000000000000000000110) (1200000006) (167772166) (A000006)   ;(11100011010100110000000001101000) (841789666) (-481099672) (-1-12-10-12-15-15-9-8)   ;(00011010000000000000000001110110) (-1094967130) (436207734) (1A000076)   ;(11101011111111111111111100010100) (1894966942) (-335544556) (-1-40000-14-12)   ;(11101010000000000000000001110111) (1717189685) (-369098633) (-1-5-15-15-15-15-8-9)   ;(11100011101000000000000000000001) (867189519) (-476053503) (-1-12-5-15-15-15-15-15)   ;(11100011101000000001000000000000) (867197296) (-476049408) (-1-12-5-15-15000)   ;
;352;(11101010000000000000000001100011) (1717189661) (-369098653) (-1-5-15-15-15-15-9-13)    ;(11101011111111111111111011000101) (1894966823) (-335544635) (-1-4000-1-3-11)   ;(11100011101000000000000000010000) (867189536) (-476053488) (-1-12-5-15-15-15-150)   ;(11101011111111111111111100000011) (1894966921) (-335544573) (-1-40000-15-13)   ;(11100101100111110000000111001100) (1064790232) (-442564148) (-1-10-60-15-14-3-4)   ;(11101011000000000000001010001000) (1817190726) (-352320888) (-1-4-15-15-15-13-7-8)   ;(11101010000000000000000001101110) (1717189674) (-369098642) (-1-5-15-15-15-15-9-2)   ;(11100011010100110000000000100000) (841789556) (-481099744) (-1-12-10-12-15-15-140)   ;
;360;(00011010000000000000000001101001) (-1094967145) (436207721) (1A000069)    ;(11100101110101000011000000000000) (1082217296) (-439078912) (-1-10-2-11-13000)   ;(11100011010100110000000001101010) (841789670) (-481099670) (-1-12-10-12-15-15-9-6)   ;(00001010000000000000000000011101) (1200000035) (167772189) (A00001D)   ;(10001010000000000000000000000100) (-135326830) (-1979711484) (-7-5-15-15-15-15-15-12)   ;(11100011010100110000000001100010) (841789660) (-481099678) (-1-12-10-12-15-15-9-14)   ;(00001010000000000000000001001100) (1200000114) (167772236) (A00004C)   ;(11100011010100110000000001100100) (841789662) (-481099676) (-1-12-10-12-15-15-9-12)   ;
;368;(00011010000000000000000001100001) (-1094967155) (436207713) (1A000061)    ;(11101010000000000000000000000110) (1717189524) (-369098746) (-1-5-15-15-15-15-15-10)   ;(11100011010100110000000001110010) (841789680) (-481099662) (-1-12-10-12-15-15-8-14)   ;(00001010000000000000000000111111) (1200000077) (167772223) (A00003F)   ;(11100011010100110000000001110111) (841789685) (-481099657) (-1-12-10-12-15-15-8-9)   ;(00001010000000000000000001010000) (1200000120) (167772240) (A000050)   ;(11100011010100110000000001110000) (841789676) (-481099664) (-1-12-10-12-15-15-90)   ;(00011010000000000000000001011010) (-1094967164) (436207706) (1A00005A)   ;
;376;(11101010000000000000000000011001) (1717189549) (-369098727) (-1-5-15-15-15-15-14-7)    ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100001101000000001000000001101) (667199533) (-509603827) (-1-14-5-15-14-15-15-3)   ;(11100010100011010010000000000100) (760409522) (-494067708) (-1-13-7-2-13-15-15-12)   ;(11101011111111111111111110111010) (1894967190) (-335544390) (-1-40000-4-6)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(00010101100111010100000000000000) (-1747727296) (362627072) (159D4000)   ;(00011010000000000000000000000011) (-1094967293) (436207619) (1A000003)   ;
;384;(11101010000000000000000001010100) (1717189642) (-369098668) (-1-5-15-15-15-15-10-12)    ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11101011111111111111111011011111) (1894966855) (-335544609) (-1-4000-1-2-1)   ;(11100010100001000100000000000100) (758229522) (-494649340) (-1-13-7-11-11-15-15-12)   ;(11100101100111010011000000000000) (1064417296) (-442683392) (-1-10-6-2-13000)   ;(11100101100111010010000000000100) (1064409522) (-442687484) (-1-10-6-2-13-15-15-12)   ;(11100000100000100011000000000011) (557619521) (-528338941) (-1-15-7-13-12-15-15-13)   ;(11100001010101000000000000000011) (642189521) (-514588669) (-1-14-10-11-15-15-15-13)   ;
;392;(00111010111111111111111111110111) (-1312156825) (989855735) (3AFFFFF7)    ;(11101010000000000000000001001011) (1717189631) (-369098677) (-1-5-15-15-15-15-11-5)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100011101000000001000000000010) (867199520) (-476049406) (-1-12-5-15-14-15-15-14)   ;(11100001101000000010000000001101) (667209533) (-509599731) (-1-14-5-15-13-15-15-3)   ;(11100010100011010011000000000100) (760419522) (-494063612) (-1-13-7-2-12-15-15-12)   ;(11101011111111111111111101111001) (1894967089) (-335544455) (-1-40000-8-7)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;
;400;(00010011101000000000000000000000) (-1944967296) (329252864) (13A00000)    ;(00011010000000000000000000110001) (-1094967235) (436207665) (1A000031)   ;(11101010000000000000000001000010) (1717189620) (-369098686) (-1-5-15-15-15-15-11-14)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100011101000000001000000000010) (867199520) (-476049406) (-1-12-5-15-14-15-15-14)   ;(11100001101000000010000000001101) (667209533) (-509599731) (-1-14-5-15-13-15-15-3)   ;(11100010100011010011000000000100) (760419522) (-494063612) (-1-13-7-2-12-15-15-12)   ;(11101011111111111111111101110000) (1894967076) (-335544464) (-1-40000-90)   ;
;408;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)    ;(00001010000000000000000000111011) (1200000073) (167772219) (A00003B)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100101100011010011000000000100) (1060419522) (-443731964) (-1-10-7-2-12-15-15-12)   ;(11100101100111010011000000000000) (1064417296) (-442683392) (-1-10-6-2-13000)   ;(11100100110100110100000000000001) (981829519) (-455917567) (-1-11-2-12-11-15-15-15)   ;(11100101100011010011000000000000) (1060417296) (-443731968) (-1-10-7-2-13000)   ;(11100101100111110101000011100100) (1064839862) (-442543900) (-1-10-60-10-15-1-12)   ;
;416;(11101010000000000000000000001100) (1717189532) (-369098740) (-1-5-15-15-15-15-15-4)    ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11101011000000000000001001100110) (1817190664) (-352320922) (-1-4-15-15-15-13-9-10)   ;(11100011010101000000000000001101) (842189533) (-481034227) (-1-12-10-11-15-15-15-3)   ;(00000101100111110000000011000100) (547600304) (94306500) (59F00C4)   ;(00001011000000000000001001000110) (1300001106) (184549958) (B000246)   ;
;424;(11100101100111010011000000000000) (1064417296) (-442683392) (-1-10-6-2-13000)    ;(11100100110100110100000000000001) (981829519) (-455917567) (-1-11-2-12-11-15-15-15)   ;(11100101100011010011000000000000) (1060417296) (-443731968) (-1-10-7-2-13000)   ;(11100101100111010011000000000100) (1064419522) (-442683388) (-1-10-6-2-12-15-15-12)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100101100011010011000000000100) (1060419522) (-443731964) (-1-10-7-2-12-15-15-12)   ;(11100011000101000000000010000000) (822189696) (-485228416) (-1-12-14-11-15-15-80)   ;(00011010000000000000000000100101) (-1094967251) (436207653) (1A000025)   ;
;432;(11100101100111010011000000000100) (1064419522) (-442683388) (-1-10-6-2-12-15-15-12)    ;(11100001010100110000000000000101) (641789523) (-514654203) (-1-14-10-12-15-15-15-11)   ;(10011010111111111111111111101101) (1942450921) (-1694498835) (-6-50000-1-3)   ;(11101010000000000000000000100001) (1717189559) (-369098719) (-1-5-15-15-15-15-13-15)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100011101000000001000000000010) (867199520) (-476049406) (-1-12-5-15-14-15-15-14)   ;(11100001101000000010000000001101) (667209533) (-509599731) (-1-14-5-15-13-15-15-3)   ;(11100010100011010011000000000100) (760419522) (-494063612) (-1-13-7-2-12-15-15-12)   ;
;440;(11101011111111111111111101001111) (1894967035) (-335544497) (-1-40000-11-1)    ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(00001010000000000000000000011010) (1200000032) (167772186) (A00001A)   ;(11101010000000000000000000010011) (1717189541) (-369098733) (-1-5-15-15-15-15-14-13)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100011101000000001000000000010) (867199520) (-476049406) (-1-12-5-15-14-15-15-14)   ;(11100001101000000010000000001101) (667209533) (-509599731) (-1-14-5-15-13-15-15-3)   ;(11100010100011010011000000000100) (760419522) (-494063612) (-1-13-7-2-12-15-15-12)   ;
;448;(11101011111111111111111101000111) (1894967025) (-335544505) (-1-40000-11-9)    ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(00001010000000000000000000010010) (1200000022) (167772178) (A000012)   ;(11100011101000000000000000000101) (867189523) (-476053499) (-1-12-5-15-15-15-15-11)   ;(11100101100111010001000000000000) (1064397296) (-442691584) (-1-10-6-2-15000)   ;(11101011111111111111111011110011) (1894966881) (-335544589) (-1-4000-10-13)   ;(11101010000000000000000000001110) (1717189534) (-369098738) (-1-5-15-15-15-15-15-2)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;
;456;(11100001101000000001000000001101) (667199533) (-509603827) (-1-14-5-15-14-15-15-3)    ;(11100010100011010010000000000100) (760409522) (-494067708) (-1-13-7-2-13-15-15-12)   ;(11101011111111111111111101101100) (1894967072) (-335544468) (-1-40000-9-4)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(00001010000000000000000000001000) (1200000010) (167772168) (A000008)   ;(11100101100111010011000000000000) (1064417296) (-442683392) (-1-10-6-2-13000)   ;(11100101100111010010000000000100) (1064409522) (-442687484) (-1-10-6-2-13-15-15-12)   ;(11100101100000110010000000000000) (1057807296) (-444391424) (-1-10-7-12-14000)   ;
;464;(11100101100111010000000000000000) (1064367296) (-442695680) (-1-10-6-30000)    ;(11101011111111111111111010010000) (1894966736) (-335544688) (-1-4000-1-70)   ;(11101010000000000000000000000010) (1717189520) (-369098750) (-1-5-15-15-15-15-15-14)   ;(11100101100111110000000000011000) (1064789546) (-442564584) (-1-10-60-15-15-14-8)   ;(11100010100011010001000000001000) (760399526) (-494071800) (-1-13-7-2-14-15-15-8)   ;(11101011000000000000001000011000) (1817190546) (-352321000) (-1-4-15-15-15-13-14-8)   ;(11100010100011011101000000011100) (760539552) (-494022628) (-1-13-7-2-2-15-14-4)   ;(11101000101111011000000000110000) (1574489576) (-390234064) (-1-7-4-2-7-15-130)   ;
;472;(00000000000000000001111011011010) (17332) (7898) (1EDA)    ;(00000000000000000001111011000010) (17302) (7874) (1EC2)   ;(00000000000000000000111111111111) (7777) (4095) (FFF)   ;(00000000000000000001111100011001) (17431) (7961) (1F19)   ;(11101001001011010100000000110000) (1630429576) (-382910416) (-1-6-13-2-11-15-130)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)   ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;
;480;(11100101100111110010000000110100) (1064809582) (-442556364) (-1-10-60-13-15-12-12)    ;(11101010000000000000000000001001) (1717189529) (-369098743) (-1-5-15-15-15-15-15-7)   ;(11100111110101001100000000000011) (1282329521) (-405487613) (-1-8-2-11-3-15-15-13)   ;(11100000001011001100010000100000) (530331556) (-533937120) (-1-15-13-3-3-11-140)   ;(11100000100000100101000010001100) (557639732) (-528330612) (-1-15-7-13-10-15-7-4)   ;(11100111110100101100000010001100) (1281729732) (-405618548) (-1-8-2-13-3-15-7-4)   ;(11100101110101010101000000000001) (1082439519) (-439005183) (-1-10-2-10-10-15-15-15)   ;(11100001100011001100010000000101) (660331523) (-510868475) (-1-14-7-3-3-11-15-11)   ;
;488;(11100000001011000000010000000000) (530191296) (-533986304) (-1-15-13-3-15-1200)    ;(11100001101000000000100000000000) (667193296) (-509605888) (-1-14-5-15-15-800)   ;(11100001101000000000100000100000) (667193556) (-509605856) (-1-14-5-15-15-7-140)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100001010100110000000000000001) (641789519) (-514654207) (-1-14-10-12-15-15-15-15)   ;(10111010111111111111111111110011) (1647483633) (-1157627917) (-4-500000-13)   ;(11101000101111011000000000110000) (1574489576) (-390234064) (-1-7-4-2-7-15-130)   ;(00000000000000000001101100011000) (15430) (6936) (1B18)   ;
;496;(11101001001011010100000000001000) (1630429526) (-382910456) (-1-6-13-2-11-15-15-8)    ;(11100011101000000000111101001011) (867197031) (-476049589) (-1-12-5-15-150-11-5)   ;(11101011000000000000001000100000) (1817190556) (-352320992) (-1-4-15-15-15-13-140)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(10101010111111111111111111111011) (-352516357) (-1426063365) (-5-500000-5)   ;(11101000101111011000000000001000) (1574489526) (-390234104) (-1-7-4-2-7-15-15-8)   ;(11101001001011010100111111110000) (1630437276) (-382906384) (-1-6-13-2-110-10)   ;(11100010010011011101111001000001) (740546619) (-498213311) (-1-13-11-2-2-1-11-15)   ;
;504;(11100010010011011101000000001100) (740539532) (-498216948) (-1-13-11-2-2-15-15-4)    ;(11100101100011010000000000001000) (1060389526) (-443744248) (-1-10-7-2-15-15-15-8)   ;(11100101100011010001000000001100) (1060399532) (-443740148) (-1-10-7-2-14-15-15-4)   ;(11100011101000000111000000011001) (867259549) (-476024807) (-1-12-5-15-8-15-14-7)   ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;(11100011101000000110000000000001) (867249519) (-476028927) (-1-12-5-15-9-15-15-15)   ;(11100011101000001011000001000011) (867319621) (-476008381) (-1-12-5-15-4-15-11-13)   ;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)   ;
;512;(11100010100011011000000000010000) (760489536) (-494043120) (-1-13-7-2-7-15-150)    ;(11100010100010001001000000000011) (759299521) (-494366717) (-1-13-7-7-6-15-15-13)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000001011000000010101) (867319543) (-476008427) (-1-12-5-15-4-15-14-11)   ;(11100011101000001010000001010000) (867309636) (-476012464) (-1-12-5-15-5-15-110)   ;(11100011010110110000000000000000) (843767296) (-480575488) (-1-12-10-50000)   ;(00010001101000000000000000001011) (-2144967283) (295698443) (11A0000B)   ;(00011011000000000000001000000011) (-994966293) (452985347) (1B000203)   ;
;520;(11100011101000000000111111111010) (867197290) (-476049414) (-1-12-5-15-1500-6)    ;(11101011000000000000001000001001) (1817190529) (-352321015) (-1-4-15-15-15-13-15-7)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(10111010000000000000000000010111) (1569705897) (-1174405097) (-4-5-15-15-15-15-14-9)   ;(11100011010100000000000000000010) (841189520) (-481296382) (-1-12-10-15-15-15-15-14)   ;(00001010000000000000000000100100) (1200000044) (167772196) (A000024)   ;(11001010000000000000000000000010) (2012156816) (-905969662) (-3-5-15-15-15-15-15-14)   ;(11100011010100000000000000000001) (841189519) (-481296383) (-1-12-10-15-15-15-15-15)   ;
;528;(00011010000000000000000000010010) (-1094967274) (436207634) (1A000012)    ;(11101010000000000000000000011110) (1717189554) (-369098722) (-1-5-15-15-15-15-14-2)   ;(11100011010100000000000000000100) (841189522) (-481296380) (-1-12-10-15-15-15-15-12)   ;(00001010000000000000000000000010) (1200000002) (167772162) (A000002)   ;(11100011010100000000000000011000) (841189546) (-481296360) (-1-12-10-15-15-15-14-8)   ;(00011010000000000000000000001101) (-1094967281) (436207629) (1A00000D)   ;(11101010000000000000000000000011) (1717189521) (-369098749) (-1-5-15-15-15-15-15-13)   ;(11100011101000000000000000000110) (867189524) (-476053498) (-1-12-5-15-15-15-15-10)   ;
;536;(11101011000000000000000111110010) (1817190280) (-352321038) (-1-4-15-15-15-140-14)    ;(11101011111111111111111111010101) (1894967243) (-335544363) (-1-40000-2-11)   ;(11101010000000000000000001111111) (1717189695) (-369098625) (-1-5-15-15-15-15-8-1)   ;(11100011101000000000111111111010) (867197290) (-476049414) (-1-12-5-15-1500-6)   ;(11101011000000000000000111110110) (1817190284) (-352321034) (-1-4-15-15-15-140-10)   ;(11100011010100000000000000011000) (841189546) (-481296360) (-1-12-10-15-15-15-14-8)   ;(00011010000000000000000000000100) (-1094967292) (436207620) (1A000004)   ;(11101011111111111111111111001111) (1894967235) (-335544369) (-1-40000-3-1)   ;
;544;(11100011101000000000000000000110) (867189524) (-476053498) (-1-12-5-15-15-15-15-10)    ;(11101011000000000000000111101001) (1817190269) (-352321047) (-1-4-15-15-15-14-1-7)   ;(11100011111000000100000000000000) (887227296) (-471842816) (-1-12-1-15-12000)   ;(11101010000000000000000001110110) (1717189684) (-369098634) (-1-5-15-15-15-15-8-10)   ;(11100010010110101010000000000001) (743709519) (-497377279) (-1-13-10-5-5-15-15-15)   ;(00011010111111111111111111011110) (-1017189560) (452984798) (1AFFFFDE)   ;(11100011010110110000000001000011) (843789621) (-480575421) (-1-12-10-4-15-15-11-13)   ;(00001010111111111111111111011010) (1277777732) (184549338) (AFFFFDA)   ;
;552;(11101011111111111111111111000110) (1894967224) (-335544378) (-1-40000-3-10)    ;(11100011101000000000000000011000) (867189546) (-476053480) (-1-12-5-15-15-15-14-8)   ;(11101011000000000000000111100000) (1817190256) (-352321056) (-1-4-15-15-15-14-20)   ;(11100011101000000000000000011000) (867189546) (-476053480) (-1-12-5-15-15-15-14-8)   ;(11101011000000000000000111011110) (1817190254) (-352321058) (-1-4-15-15-15-14-2-2)   ;(11100011101000000000000000011000) (867189546) (-476053480) (-1-12-5-15-15-15-14-8)   ;(11101011000000000000000111011100) (1817190252) (-352321060) (-1-4-15-15-15-14-2-4)   ;(11100011111000000100000000000001) (887229519) (-471842815) (-1-12-1-15-11-15-15-15)   ;
;560;(11101010000000000000000001101001) (1717189669) (-369098647) (-1-5-15-15-15-15-9-7)    ;(11100011101000001010000010000000) (867309696) (-476012416) (-1-12-5-15-5-15-80)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000001010101100000001) (867314919) (-476009727) (-1-12-5-15-5-4-15-15)   ;(11100011010110110000000001000011) (843789621) (-480575421) (-1-12-10-4-15-15-11-13)   ;(00000011101000000101000000000001) (350050001) (60837889) (3A05001)   ;(11100101110011010000000000010000) (1080389536) (-439549936) (-1-10-3-2-15-15-150)   ;(11100011101000001011000000000000) (867317296) (-476008448) (-1-12-5-15-5000)   ;
;568;(11100000100010100010000000000101) (559609523) (-527818747) (-1-15-7-5-13-15-15-11)    ;(11100010100000100010000000000010) (757609520) (-494788606) (-1-13-7-13-13-15-15-14)   ;(11101010000000000000000000001001) (1717189529) (-369098743) (-1-5-15-15-15-15-15-7)   ;(11100011101000000000111111111010) (867197290) (-476049414) (-1-12-5-15-1500-6)   ;(11100101100011010010000000000100) (1060409522) (-443736060) (-1-10-7-2-13-15-15-12)   ;(11101011000000000000000111010101) (1817190243) (-352321067) (-1-4-15-15-15-14-2-11)   ;(11100010100010111011000000000001) (759919519) (-494161919) (-1-13-7-4-4-15-15-15)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;
;576;(11100101100111010010000000000100) (1064409522) (-442687484) (-1-10-6-2-13-15-15-12)    ;(10111010000000000000000001001111) (1569705987) (-1174405041) (-4-5-15-15-15-15-11-1)   ;(11100010100010110011000000010000) (759819536) (-494194672) (-1-13-7-4-12-15-150)   ;(11100001101000000001000000001101) (667199533) (-509603827) (-1-14-5-15-14-15-15-3)   ;(11100111110000110000000000000001) (1277789519) (-406650879) (-1-8-3-12-15-15-15-15)   ;(11100001010100100000000000001011) (641589531) (-514719733) (-1-14-10-13-15-15-15-5)   ;(10101010111111111111111111110011) (-352516367) (-1426063373) (-5-500000-13)   ;(11100101110111010011000000010001) (1084419539) (-438489071) (-1-10-2-2-12-15-14-15)   ;
;584;(11100101110111010010000000010010) (1084409540) (-438493166) (-1-10-2-2-13-15-14-14)    ;(11100001111000000010000000000010) (687209520) (-505405438) (-1-14-1-15-13-15-15-14)   ;(11100010000000100010000011111111) (717609895) (-503176961) (-1-13-15-13-13-150-1)   ;(11100001010100110000000000000010) (641789520) (-514654206) (-1-14-10-12-15-15-15-14)   ;(00011010000000000000000001000100) (-1094967192) (436207684) (1A000044)   ;(11100001010100110000000000000110) (641789524) (-514654202) (-1-14-10-12-15-15-15-10)   ;(00001010000000000000000000000010) (1200000002) (167772162) (A000002)   ;(11100010010001100010000000000001) (738609519) (-498720767) (-1-13-11-9-13-15-15-15)   ;
;592;(11100001010100110000000000000010) (641789520) (-514654206) (-1-14-10-12-15-15-15-14)    ;(00011010000000000000000000111111) (-1094967219) (436207679) (1A00003F)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00000001101000000011000000001000) (150030010) (27275272) (1A03008)   ;(00000001101000000010000000000101) (150020005) (27271173) (1A02005)   ;(00001010000000000000000000001100) (1200000014) (167772172) (A00000C)   ;(11100001101000000000000000001001) (667189529) (-509607927) (-1-14-5-15-15-15-15-7)   ;(11100001101000000001000000001010) (667199530) (-509603830) (-1-14-5-15-14-15-15-6)   ;
;600;(11101011111111111111111110000010) (1894967120) (-335544446) (-1-40000-7-14)    ;(11100010100011010001111001000001) (760406619) (-494068159) (-1-13-7-2-14-1-11-15)   ;(11100010100000010001000000001000) (757399526) (-494858232) (-1-13-7-14-14-15-15-8)   ;(11100000100000010011000000001010) (557419530) (-528404470) (-1-15-7-14-12-15-15-6)   ;(11100101010100110010010000000100) (1041811522) (-447536124) (-1-10-10-12-13-11-15-12)   ;(11100101010100110011010000000101) (1041821523) (-447532027) (-1-10-10-12-12-11-15-11)   ;(11100000100000100011010000000011) (557621521) (-528337917) (-1-15-7-13-12-11-15-13)   ;(11100001101000000011100000000011) (667223521) (-509593597) (-1-14-5-15-12-7-15-13)   ;
;608;(11100001010100000000100000100011) (641193561) (-514848733) (-1-14-10-15-15-7-13-13)    ;(00011010000000000000000000101111) (-1094967239) (436207663) (1A00002F)   ;(11101010000000000000000000110011) (1717189581) (-369098701) (-1-5-15-15-15-15-12-13)   ;(11100101110100110001000000000011) (1081799521) (-439152637) (-1-10-2-12-14-15-15-13)   ;(11100000100000100010000000000001) (557609519) (-528343039) (-1-15-7-13-13-15-15-15)   ;(11100010000000100010000011111111) (717609895) (-503176961) (-1-13-15-13-13-150-1)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100000011010000001000000000011) (549199521) (-530051069) (-1-15-9-7-14-15-15-13)   ;
;616;(11100001010100010000000000001010) (641389530) (-514785270) (-1-14-10-14-15-15-15-6)    ;(10111010111111111111111111111000) (1647483638) (-1157627912) (-4-500000-8)   ;(11100010100011010001111001000001) (760406619) (-494068159) (-1-13-7-2-14-1-11-15)   ;(11100010100000010001000000001000) (757399526) (-494858232) (-1-13-7-14-14-15-15-8)   ;(11100000100000010011000000001010) (557419530) (-528404470) (-1-15-7-14-12-15-15-6)   ;(11100101010100110011010000000101) (1041821523) (-447532027) (-1-10-10-12-12-11-15-11)   ;(11100001010100110000000000000010) (641789520) (-514654206) (-1-14-10-12-15-15-15-14)   ;(00011010000000000000000000100001) (-1094967255) (436207649) (1A000021)   ;
;624;(11101010000000000000000000100101) (1717189563) (-369098715) (-1-5-15-15-15-15-13-11)    ;(11100101100111010010000000001100) (1064409532) (-442687476) (-1-10-6-2-13-15-15-4)   ;(11100000011001000110000000000010) (548249520) (-530292734) (-1-15-9-11-9-15-15-14)   ;(11100001010101100000000000001010) (642589530) (-514457590) (-1-14-10-9-15-15-15-6)   ;(11001010000000000000000000000010) (2012156816) (-905969662) (-3-5-15-15-15-15-15-14)   ;(11100011010101100000000000000000) (842567296) (-480903168) (-1-12-10-100000)   ;(11011010000000000000000000001001) (-282810471) (-637534199) (-2-5-15-15-15-15-15-7)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;
;632;(11100001101000000110000000001010) (667249530) (-509583350) (-1-14-5-15-9-15-15-6)    ;(11100101100111010001000000001000) (1064399526) (-442691576) (-1-10-6-2-14-15-15-8)   ;(11100000100000010000000000000100) (557389522) (-528416764) (-1-15-7-14-15-15-15-12)   ;(11100001101000000001000000001001) (667199529) (-509603831) (-1-14-5-15-14-15-15-7)   ;(11100001101000000010000000000110) (667209524) (-509599738) (-1-14-5-15-13-15-15-10)   ;(11100101100011010011000000000100) (1060419522) (-443731964) (-1-10-7-2-12-15-15-12)   ;(11101011000000000000001010100101) (1817190763) (-352320859) (-1-4-15-15-15-13-5-11)   ;(11100000100001000100000000000110) (558229524) (-528203770) (-1-15-7-11-11-15-15-10)   ;
;640;(11100101100111010011000000000100) (1064419522) (-442683388) (-1-10-6-2-12-15-15-12)    ;(11100010100000110110000000000001) (757849519) (-494706687) (-1-13-7-12-9-15-15-15)   ;(11100010000001100110000011111111) (718649895) (-502898433) (-1-13-15-9-9-150-1)   ;(11100011101000000111000000011010) (867259550) (-476024806) (-1-12-5-15-8-15-14-6)   ;(11100010010001110111000000000001) (738859519) (-498634751) (-1-13-11-8-8-15-15-15)   ;(11100011010101110000000000000000) (842767296) (-480837632) (-1-12-10-90000)   ;(11001010000000000000000000001000) (2012156822) (-905969656) (-3-5-15-15-15-15-15-8)   ;(11101011111111111111111101100111) (1894967065) (-335544473) (-1-40000-9-9)   ;
;648;(11100011101000000000000000011000) (867189546) (-476053480) (-1-12-5-15-15-15-14-8)    ;(11101011000000000000000110000001) (1817190119) (-352321151) (-1-4-15-15-15-14-7-15)   ;(11100011101000000000000000011000) (867189546) (-476053480) (-1-12-5-15-15-15-14-8)   ;(11101011000000000000000101111111) (1817190095) (-352321153) (-1-4-15-15-15-14-8-1)   ;(11100011101000000000000000011000) (867189546) (-476053480) (-1-12-5-15-15-15-14-8)   ;(11101011000000000000000101111101) (1817190093) (-352321155) (-1-4-15-15-15-14-8-3)   ;(11100011111000000100000000000010) (887229520) (-471842814) (-1-12-1-15-11-15-15-14)   ;(11101010000000000000000000001010) (1717189530) (-369098742) (-1-5-15-15-15-15-15-6)   ;
;656;(11100011101000000000000000000110) (867189524) (-476053498) (-1-12-5-15-15-15-15-10)    ;(11101010000000000000000000000001) (1717189519) (-369098751) (-1-5-15-15-15-15-15-15)   ;(11101011111111111111111101011100) (1894967052) (-335544484) (-1-40000-10-4)   ;(11100011101000000000000000010101) (867189543) (-476053483) (-1-12-5-15-15-15-14-11)   ;(11101011000000000000000101110110) (1817190084) (-352321162) (-1-4-15-15-15-14-8-10)   ;(11100011101000001011000000000000) (867317296) (-476008448) (-1-12-5-15-5000)   ;(11101010111111111111111101101100) (1794967072) (-352321684) (-1-50000-9-4)   ;(11100101110111010011000000010001) (1084419539) (-438489071) (-1-10-2-2-12-15-14-15)   ;
;664;(11100001010100110000000000000110) (641789524) (-514654202) (-1-14-10-12-15-15-15-10)    ;(00011010111111111111111111101001) (-1017189545) (452984809) (1AFFFFE9)   ;(11101010111111111111111111010101) (1794967243) (-352321579) (-1-50000-2-11)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100010100011011101000000011100) (760539552) (-494022628) (-1-13-7-2-2-15-14-4)   ;(11100010100011011101101100000001) (760544919) (-494019839) (-1-13-7-2-2-4-15-15)   ;(11101000101111011000111111110000) (1574497276) (-390230032) (-1-7-4-2-70-10)   ;(11101001001011010100010111111000) (1630432286) (-382908936) (-1-6-13-2-11-100-8)   ;
;672;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)    ;(11100010100000000000000000000001) (757189519) (-494927871) (-1-13-7-15-15-15-15-15)   ;(11100101100111110001000100110000) (1064799976) (-442560208) (-1-10-60-14-14-130)   ;(11100011101000000010000000000011) (867209521) (-476045309) (-1-12-5-15-13-15-15-13)   ;(11101011000000000000001001101011) (1817190671) (-352320917) (-1-4-15-15-15-13-9-5)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(00010101100111110000000100100100) (-1747366852) (362742052) (159F0124)   ;(00011010000000000000000000000101) (-1094967291) (436207621) (1A000005)   ;
;680;(11100101110101000011000000010010) (1082219540) (-439078894) (-1-10-2-11-12-15-14-14)    ;(11100101110101000010000000010011) (1082209541) (-439082989) (-1-10-2-11-13-15-14-13)   ;(11100001100000110011010000000010) (657821520) (-511495166) (-1-14-7-12-12-11-15-14)   ;(11100011010100110000000000101000) (841789566) (-481099736) (-1-12-10-12-15-15-13-8)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;(11100101100111110000000100001100) (1064789932) (-442564340) (-1-10-60-15-14-15-4)   ;(11101011000000000000000100111111) (1817189995) (-352321217) (-1-4-15-15-15-14-12-1)   ;(11100011101000000000000000000001) (867189519) (-476053503) (-1-12-5-15-15-15-15-15)   ;
;688;(11101000101111011000010111111000) (1574492286) (-390232584) (-1-7-4-2-7-100-8)    ;(11100101110101000011000000110000) (1082219576) (-439078864) (-1-10-2-11-12-15-130)   ;(11100101110101000101000000110001) (1082239579) (-439070671) (-1-10-2-11-10-15-12-15)   ;(11100001100000110101010000000101) (657841523) (-511486971) (-1-14-7-12-10-11-15-11)   ;(11100001101000000110000000000000) (667247296) (-509583360) (-1-14-5-15-10000)   ;(11101010000000000000000000110101) (1717189583) (-369098699) (-1-5-15-15-15-15-12-11)   ;(11100101110101000011000000101110) (1082219574) (-439078866) (-1-10-2-11-12-15-13-2)   ;(11100101110101000010000000101111) (1082209575) (-439082961) (-1-10-2-11-13-15-13-1)   ;
;696;(11100001100000110011010000000010) (657821520) (-511495166) (-1-14-7-12-12-11-15-14)    ;(11100101100101000010000000100000) (1062209556) (-443277280) (-1-10-6-11-13-15-140)   ;(11100000001000110010001110010000) (527811136) (-534568048) (-1-15-13-12-13-12-70)   ;(11100000100001000011000000000011) (558219521) (-528207869) (-1-15-7-11-12-15-15-13)   ;(11100101100100110010000000000100) (1061809522) (-443342844) (-1-10-6-12-13-15-15-12)   ;(11100011010100100000000000000001) (841589519) (-481165311) (-1-12-10-13-15-15-15-15)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;(11100101100100110010000000000100) (1061809522) (-443342844) (-1-10-6-12-13-15-15-12)   ;
;704;(11100011010100100000000000001000) (841589526) (-481165304) (-1-12-10-13-15-15-15-8)    ;(00011010000000000000000000011000) (-1094967266) (436207640) (1A000018)   ;(11101010000000000000000000011001) (1717189549) (-369098727) (-1-5-15-15-15-15-14-7)   ;(11100101100100110010000000010100) (1061809542) (-443342828) (-1-10-6-12-13-15-14-12)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00011010000000000000000000001111) (-1094967279) (436207631) (1A00000F)   ;(11101010111111111111111111110111) (1794967285) (-352321545) (-1-500000-9)   ;(11100101100100111100000000010000) (1061929536) (-443301872) (-1-10-6-12-3-15-150)   ;
;712;(11100000100000101100000000001100) (557729532) (-528302068) (-1-15-7-13-3-15-15-4)    ;(11100101100100110111000000001100) (1061859532) (-443322356) (-1-10-6-12-8-15-15-4)   ;(11100000100001000001000000001100) (558199532) (-528216052) (-1-15-7-11-14-15-15-4)   ;(11100101110100011000000000000011) (1081489521) (-439255037) (-1-10-2-14-7-15-15-13)   ;(11100101110100011010000000000010) (1081509520) (-439246846) (-1-10-2-14-5-15-15-14)   ;(11100001101000001010100000001010) (667313530) (-509564918) (-1-14-5-15-5-7-15-6)   ;(11100001100010101010110000001000) (659715526) (-511005688) (-1-14-7-5-5-3-15-8)   ;(11100111110101001000000000001100) (1282289532) (-405503988) (-1-8-2-11-7-15-15-4)   ;
;720;(11100001100010101100000000001000) (659729526) (-511000568) (-1-14-7-5-3-15-15-8)    ;(11100101110100010001000000000001) (1081399519) (-439283711) (-1-10-2-14-14-15-15-15)   ;(11100001100011000001010000000001) (660201519) (-510913535) (-1-14-7-3-14-11-15-15)   ;(11100111100000100001000000000111) (1257599525) (-410906617) (-1-8-7-13-14-15-15-9)   ;(11100010100000100010000000000100) (757609522) (-494788604) (-1-13-7-13-13-15-15-12)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000000010000000000000) (867207296) (-476045312) (-1-12-5-15-14000)   ;(11100101100100110001000000010100) (1061799542) (-443346924) (-1-10-6-12-14-15-14-12)   ;
;728;(11100001010100100000000000000001) (641589519) (-514719743) (-1-14-10-13-15-15-15-15)    ;(00111010111111111111111111101100) (-1312156838) (989855724) (3AFFFFEC)   ;(11101010111111111111111111100011) (1794967261) (-352321565) (-1-50000-1-13)   ;(11100010100000000000000000000001) (757189519) (-494927871) (-1-13-7-15-15-15-15-15)   ;(11101010000000000000000000001110) (1717189534) (-369098738) (-1-5-15-15-15-15-15-2)   ;(11100101100100110010000000010100) (1061809542) (-443342828) (-1-10-6-12-13-15-14-12)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00010101100100110010000000010000) (-1750347276) (361963536) (15932010)   ;
;736;(00011010000000000000000000000100) (-1094967292) (436207620) (1A000004)    ;(11101010111111111111111111111000) (1794967286) (-352321544) (-1-500000-8)   ;(11100101100100111100000000001100) (1061929532) (-443301876) (-1-10-6-12-3-15-15-4)   ;(11100000011000010001000000001100) (547399532) (-530509812) (-1-15-9-14-14-15-15-4)   ;(11100111100000010110000000000010) (1257449520) (-410951678) (-1-8-7-14-9-15-15-14)   ;(11100010100000100010000000000100) (757609522) (-494788604) (-1-13-7-13-13-15-15-12)   ;(11100010100000110001000000010000) (757799536) (-494727152) (-1-13-7-12-14-15-150)   ;(11101000100100010001000000000010) (1561399520) (-393146366) (-1-7-6-14-14-15-15-14)   ;
;744;(11100000100000011100000000001100) (557529532) (-528367604) (-1-15-7-14-3-15-15-4)    ;(11100001010100100000000000001100) (641589532) (-514719732) (-1-14-10-13-15-15-15-4)   ;(00111010111111111111111111110110) (-1312156826) (989855734) (3AFFFFF6)   ;(11101010111111111111111111101110) (1794967274) (-352321554) (-1-50000-1-2)   ;(11100001010100000000000000000101) (641189523) (-514850811) (-1-14-10-15-15-15-15-11)   ;(00111010111111111111111111000111) (-1312156885) (989855687) (3AFFFFC7)   ;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)   ;(11101000101111011000010111111000) (1574492286) (-390232584) (-1-7-4-2-7-100-8)   ;
;752;(00000000000000000001111100110101) (17465) (7989) (1F35)    ;(00000000000000000001111100111001) (17471) (7993) (1F39)   ;(00000000000000000001111101010010) (17522) (8018) (1F52)   ;(11100101100100000011000000000000) (1061217296) (-443535360) (-1-10-6-15-13000)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001010000000000000000000000010) (1200000002) (167772162) (A000002)   ;(11100100110000110001000000000001) (977799519) (-456978431) (-1-11-3-12-14-15-15-15)   ;(11100101100000000011000000000000) (1057217296) (-444583936) (-1-10-7-15-13000)   ;
;760;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)    ;(11100001101000000000000000000001) (667189519) (-509607935) (-1-14-5-15-15-15-15-15)   ;(11101010000000000000000100010000) (1717189936) (-369098480) (-1-5-15-15-15-14-150)   ;(11101001001011010100010111111000) (1630432286) (-382908936) (-1-6-13-2-11-100-8)   ;(11100001101000000110000000000000) (667247296) (-509583360) (-1-14-5-15-10000)   ;(11100001101000000111000000000001) (667259519) (-509579263) (-1-14-5-15-8-15-15-15)   ;(11100010010100100100000000000000) (741627296) (-497926144) (-1-13-10-13-12000)   ;(11010011101000001000000000100000) (-1132710444) (-744456160) (-2-12-5-15-7-15-140)   ;
;768;(11011010000000000000000000001100) (-282810468) (-637534196) (-2-5-15-15-15-15-15-4)    ;(11101010000000000000000000000001) (1717189519) (-369098751) (-1-5-15-15-15-15-15-15)   ;(11100010100000100010000000000001) (757609519) (-494788607) (-1-13-7-13-13-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000000010000000000000) (867207296) (-476045312) (-1-12-5-15-14000)   ;(11100111110101110001000000000010) (1282799520) (-405336062) (-1-8-2-8-14-15-15-14)   ;(11100011010100010000000000000000) (841367296) (-481230848) (-1-12-10-150000)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;
;776;(11100001010100100000000000000100) (641589522) (-514719740) (-1-14-10-13-15-15-15-12)    ;(10110000011000100100000000000100) (400145874) (-1335738364) (-4-15-9-13-11-15-15-12)   ;(10100001101000000100000000000001) (-1480254129) (-1583333375) (-5-14-5-15-11-15-15-15)   ;(11100011000100110000000000000010) (821789520) (-485294078) (-1-12-14-12-15-15-15-14)   ;(00000011101000001000000000100000) (350100040) (60850208) (3A08020)   ;(00010011101000001000000000110000) (-1944867236) (329285680) (13A08030)   ;(11100011000100110000000000000001) (821789519) (-485294079) (-1-12-14-12-15-15-15-15)   ;(00000001101000000101000000000100) (150050004) (27283460) (1A05004)   ;
;784;(00000010000010001010000011111111) (202120377) (34119935) (208A0FF)    ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11101010000000000000000000001000) (1717189526) (-369098744) (-1-5-15-15-15-15-15-8)   ;(11100001101000000000000000000110) (667189524) (-509607930) (-1-14-5-15-15-15-15-10)   ;(11100001101000000001000000001010) (667199530) (-509603830) (-1-14-5-15-14-15-15-6)   ;(11101011111111111111111111011100) (1894967252) (-335544356) (-1-40000-2-4)   ;(11100010010001010101000000000001) (738439519) (-498774015) (-1-13-11-10-10-15-15-15)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;
;792;(11001010111111111111111111111001) (2089934585) (-889192455) (-3-500000-7)    ;(11100001110001000101111111000100) (678247222) (-507224124) (-1-14-3-11-100-3-12)   ;(11100000011001010100000000000100) (548429522) (-530235388) (-1-15-9-10-11-15-15-12)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100011101000000101000000000000) (867237296) (-476033024) (-1-12-5-15-11000)   ;(11100000011001010111000000000111) (548459525) (-530223097) (-1-15-9-10-8-15-15-9)   ;(11101010000000000000000000000010) (1717189520) (-369098750) (-1-5-15-15-15-15-15-14)   ;(11100001101000000000000000000110) (667189524) (-509607930) (-1-14-5-15-15-15-15-10)   ;
;800;(11101011111111111111111111010001) (1894967239) (-335544367) (-1-40000-2-15)    ;(11100010100001010101000000000001) (758439519) (-494579711) (-1-13-7-10-10-15-15-15)   ;(11100111110101110001000000000101) (1282799523) (-405336059) (-1-8-2-8-14-15-15-11)   ;(11100011010100010000000000000000) (841367296) (-481230848) (-1-12-10-150000)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100001101000000111000000000100) (667259522) (-509579260) (-1-14-5-15-8-15-15-12)   ;(11100010000010001000000011111111) (719289895) (-502759169) (-1-13-15-7-7-150-1)   ;(11101010000000000000000000000011) (1717189521) (-369098749) (-1-5-15-15-15-15-15-13)   ;
;808;(11100001101000000000000000000110) (667189524) (-509607930) (-1-14-5-15-15-15-15-10)    ;(11100001101000000001000000001000) (667199526) (-509603832) (-1-14-5-15-14-15-15-8)   ;(11101011111111111111111111000111) (1894967225) (-335544377) (-1-40000-3-9)   ;(11100010010001110111000000000001) (738859519) (-498634751) (-1-13-11-8-8-15-15-15)   ;(11100011010101110000000000000000) (842767296) (-480837632) (-1-12-10-90000)   ;(11001010111111111111111111111001) (2089934585) (-889192455) (-3-500000-7)   ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(10100000100001010000000000000100) (-1589094126) (-1601896444) (-5-15-7-10-15-15-15-12)   ;
;816;(10110010100001010000000000000000) (610883648) (-1299906560) (-4-13-7-110000)    ;(11101000101111011000010111111000) (1574492286) (-390232584) (-1-7-4-2-7-100-8)   ;(11101001001011010100111111110000) (1630437276) (-382906384) (-1-6-13-2-110-10)   ;(11100010010011011101000000011100) (740539552) (-498216932) (-1-13-11-2-2-15-14-4)   ;(11100001101000001010000000000000) (667307296) (-509566976) (-1-14-5-15-6000)   ;(11100001101000000101000000000010) (667239520) (-509587454) (-1-14-5-15-10-15-15-14)   ;(11100010100011010110000001000000) (760449596) (-494051264) (-1-13-7-2-9-15-120)   ;(11101000100101100000000101000000) (1562589996) (-392822464) (-1-7-6-9-15-14-120)   ;
;824;(11100010010100010100000000000000) (741427296) (-497991680) (-1-13-10-14-12000)    ;(00011010000000000000000000000111) (-1094967289) (436207623) (1A000007)   ;(11100011101000000011000000110000) (867219576) (-476041168) (-1-12-5-15-12-15-130)   ;(11100101110011010011000000001000) (1080419526) (-439537656) (-1-10-3-2-12-15-15-8)   ;(11100101110011010001000000001001) (1080399529) (-439545847) (-1-10-3-2-14-15-15-7)   ;(11100010100011010001000000001000) (760399526) (-494071800) (-1-13-7-2-14-15-15-8)   ;(11100001101000000010000000000110) (667209524) (-509599738) (-1-14-5-15-13-15-15-10)   ;(11100001101000000011000000001000) (667219526) (-509595640) (-1-14-5-15-12-15-15-8)   ;
;832;(11101011111111111111111110111001) (1894967189) (-335544391) (-1-40000-4-7)    ;(11101010000000000000000000111101) (1717189593) (-369098691) (-1-5-15-15-15-15-12-3)   ;(11100010100100111011000000000000) (761917296) (-493637632) (-1-13-6-12-5000)   ;(00010011101000001011000000000001) (-1944837295) (329297921) (13A0B001)   ;(11100011010100100000000000001010) (841589530) (-481165302) (-1-12-10-13-15-15-15-6)   ;(00010011101000001011000000000000) (-1944837296) (329297920) (13A0B000)   ;(11100011010110110000000000000000) (843767296) (-480575488) (-1-12-10-50000)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;
;840;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)    ;(10110010011001000100000000000000) (600743648) (-1302052864) (-4-13-9-11-12000)   ;(10110011101000001011000000000001) (719835871) (-1281314815) (-4-12-5-15-4-15-15-15)   ;(10100011101000001011000000000000) (-1280166352) (-1549750272) (-5-12-5-15-5000)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100101110011010011000000010111) (1080419545) (-439537641) (-1-10-3-2-12-15-14-9)   ;(11100010100011010111000000010111) (760459545) (-494047209) (-1-13-7-2-8-15-14-9)   ;(11100101100111011001000001001000) (1064499626) (-442658744) (-1-10-6-2-6-15-11-8)   ;
;848;(11100010010010011001000000111010) (739499590) (-498495430) (-1-13-11-6-6-15-12-6)    ;(11101010000000000000000000010010) (1717189540) (-369098734) (-1-5-15-15-15-15-14-14)   ;(11100011010101010000000000010000) (842389536) (-480968688) (-1-12-10-10-15-15-150)   ;(00000010000001000010000000001111) (201020017) (33824783) (204200F)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100001101000000001000000000101) (667199523) (-509603835) (-1-14-5-15-14-15-15-11)   ;(11101011000000000000000011000111) (1817189825) (-352321337) (-1-4-15-15-15-15-3-9)   ;
;856;(11100000000000000000000010010101) (517189743) (-536870763) (-1-15-15-15-15-15-6-11)    ;(11100000011000000010000000000100) (547209522) (-530571260) (-1-15-9-15-13-15-15-12)   ;(11100011010100100000000000001001) (841589529) (-481165303) (-1-12-10-13-15-15-15-7)   ;(11000000100000100010000000001001) (852576825) (-1065213943) (-3-15-7-13-13-15-15-7)   ;(11100010100000100010000000110000) (757609576) (-494788560) (-1-13-7-13-13-15-130)   ;(11100101011001110010000000000001) (1048809519) (-446226431) (-1-10-9-8-13-15-15-15)   ;(11100011010101010000000000010000) (842389536) (-480968688) (-1-12-10-10-15-15-150)   ;(00000001101000000100001000100100) (150041044) (27279908) (1A04224)   ;
;864;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)    ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100001101000000001000000000101) (667199523) (-509603835) (-1-14-5-15-14-15-15-11)   ;(11101011000000000000000010111011) (1817189791) (-352321349) (-1-4-15-15-15-15-4-5)   ;(11100001101000000100000000000000) (667227296) (-509591552) (-1-14-5-15-12000)   ;(11100001101000000011000000000111) (667219525) (-509595641) (-1-14-5-15-12-15-15-9)   ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(00011010111111111111111111101001) (-1017189545) (452984809) (1AFFFFE9)   ;
;872;(11100011010110110000000000000000) (843767296) (-480575488) (-1-12-10-50000)    ;(00001010000000000000000000001111) (1200000017) (167772175) (A00000F)   ;(11100011010101100000000000000000) (842567296) (-480903168) (-1-12-10-100000)   ;(00001010000000000000000000001001) (1200000011) (167772169) (A000009)   ;(11100011000110000000000000000010) (823189520) (-484966398) (-1-12-14-7-15-15-15-14)   ;(00001010000000000000000000000111) (1200000007) (167772167) (A000007)   ;(11100001101000000000000000001010) (667189530) (-509607926) (-1-14-5-15-15-15-15-6)   ;(11100011101000000001000000101101) (867199573) (-476049363) (-1-12-5-15-14-15-13-3)   ;
;880;(11100101100011010111000000000100) (1060459522) (-443715580) (-1-10-7-2-8-15-15-12)    ;(11101011111111111111111110000000) (1894967096) (-335544448) (-1-40000-80)   ;(11100010010001100110000000000001) (738649519) (-498704383) (-1-13-11-9-9-15-15-15)   ;(11100011101000001011000000000001) (867319519) (-476008447) (-1-12-5-15-4-15-15-15)   ;(11100101100111010011000000000100) (1064419522) (-442683388) (-1-10-6-2-12-15-15-12)   ;(11101010000000000000000000000011) (1717189521) (-369098749) (-1-5-15-15-15-15-15-13)   ;(11100010010001110011000000000001) (738819519) (-498651135) (-1-13-11-8-12-15-15-15)   ;(11100011101000000010000000101101) (867209573) (-476045267) (-1-12-5-15-13-15-13-3)   ;
;888;(11100101010001110010000000000001) (1038809519) (-448323583) (-1-10-11-8-13-15-15-15)    ;(11100011101000001011000000000000) (867317296) (-476008448) (-1-12-5-15-5000)   ;(11100001101000000000000000001010) (667189530) (-509607926) (-1-14-5-15-15-15-15-6)   ;(11100001101000000001000000000011) (667199521) (-509603837) (-1-14-5-15-14-15-15-13)   ;(11100001101000000010000000000110) (667209524) (-509599738) (-1-14-5-15-13-15-15-10)   ;(11100001101000000011000000001000) (667219526) (-509595640) (-1-14-5-15-12-15-15-8)   ;(11101011111111111111111101111011) (1894967091) (-335544453) (-1-40000-8-5)   ;(11100000100010110000000000000000) (559767296) (-527761408) (-1-15-7-50000)   ;
;896;(11100010100011011101000000011100) (760539552) (-494022628) (-1-13-7-2-2-15-14-4)    ;(11101000101111011000111111110000) (1574497276) (-390230032) (-1-7-4-2-70-10)   ;(11101001001011010100111111110000) (1630437276) (-382906384) (-1-6-13-2-110-10)   ;(11100010010011011101000000011100) (740539552) (-498216932) (-1-13-11-2-2-15-14-4)   ;(11100001101000000111000000000000) (667257296) (-509579264) (-1-14-5-15-9000)   ;(11100001101000000101000000000001) (667239519) (-509587455) (-1-14-5-15-10-15-15-15)   ;(11100001101000000110000000000010) (667249520) (-509583358) (-1-14-5-15-9-15-15-14)   ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;
;904;(11100001101000001000000000000100) (667289522) (-509575164) (-1-14-5-15-7-15-15-12)    ;(11100101100111111010000110001100) (1064910132) (-442523252) (-1-10-60-5-14-7-4)   ;(11101010000000000000000001011100) (1717189652) (-369098660) (-1-5-15-15-15-15-10-4)   ;(11100011010100110000000000100101) (841789563) (-481099739) (-1-12-10-12-15-15-13-11)   ;(00011010000000000000000001010000) (-1094967176) (436207696) (1A000050)   ;(11100010100001010010000000000001) (758409519) (-494591999) (-1-13-7-10-13-15-15-15)   ;(11100101110101010011000000000001) (1082419519) (-439013375) (-1-10-2-10-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;
;912;(00001010000000000000000001011001) (1200000131) (167772249) (A000059)    ;(11100011010100110000000000100101) (841789563) (-481099739) (-1-12-10-12-15-15-13-11)   ;(00001010000000000000000001001001) (1200000111) (167772233) (A000049)   ;(11100011010100110000000000101101) (841789573) (-481099731) (-1-12-10-12-15-15-13-3)   ;(00000010100001010010000000000010) (241220002) (42278914) (2852002)   ;(00000011101000000011000000000001) (350030001) (60829697) (3A03001)   ;(00010011101000000011000000000000) (-1944937296) (329265152) (13A03000)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;
;920;(11100011100000110011000000000010) (857819520) (-477941758) (-1-12-7-12-12-15-15-14)    ;(11100001101000001100000000000010) (667329520) (-509558782) (-1-14-5-15-3-15-15-14)   ;(11100010100000100010000000000001) (757609519) (-494788607) (-1-13-7-13-13-15-15-15)   ;(11100101110111000001000000000000) (1084197296) (-438562816) (-1-10-2-3-15000)   ;(11100011010100010000000000110000) (841389576) (-481230800) (-1-12-10-14-15-15-130)   ;(00001010111111111111111111111001) (1277777771) (184549369) (AFFFFF9)   ;(11100011101000000010000000000000) (867207296) (-476045312) (-1-12-5-15-14000)   ;(11100011101000001011000000001010) (867319530) (-476008438) (-1-12-5-15-4-15-15-6)   ;
;928;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)    ;(11100000001000100000001010011011) (527590751) (-534642021) (-1-15-13-13-15-13-6-5)   ;(11100001101000000101000000001100) (667239532) (-509587444) (-1-14-5-15-10-15-15-4)   ;(11100101110111000001000000000000) (1084197296) (-438562816) (-1-10-2-3-15000)   ;(11100010100011001100000000000001) (760329519) (-494092287) (-1-13-7-3-3-15-15-15)   ;(11100010010000010000000000110000) (737389576) (-499056592) (-1-13-11-14-15-15-130)   ;(11100010000000001001000011111111) (717299895) (-503279361) (-1-13-15-15-6-150-1)   ;(11100011010110010000000000001001) (843389529) (-480706551) (-1-12-10-6-15-15-15-7)   ;
;936;(10011010111111111111111111110111) (1942450933) (-1694498825) (-6-500000-9)    ;(11100011010100010000000001110011) (841389681) (-481230733) (-1-12-10-14-15-15-8-13)   ;(00011010000000000000000000000100) (-1094967292) (436207620) (1A000004)   ;(11100100100101100001000000000100) (962599522) (-459927548) (-1-11-6-9-14-15-15-12)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100011010100010000000000000000) (841367296) (-481230848) (-1-12-10-150000)   ;(00000001101000000001000000001010) (150010012) (27267082) (1A0100A)   ;(11101010000000000000000000101010) (1717189570) (-369098710) (-1-5-15-15-15-15-13-6)   ;
;944;(11100011010100010000000001100100) (841389662) (-481230748) (-1-12-10-14-15-15-9-12)    ;(00011010000000000000000000001001) (-1094967285) (436207625) (1A000009)   ;(11100100100101100001000000000100) (962599522) (-459927548) (-1-11-6-9-14-15-15-12)   ;(11101000100011010000000000001100) (1560389532) (-393412596) (-1-7-7-2-15-15-15-4)   ;(11100011101000000011000001100001) (867219659) (-476041119) (-1-12-5-15-12-15-9-15)   ;(11100101100011010011000000001000) (1060419526) (-443731960) (-1-10-7-2-12-15-15-8)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100011101000000010000000001010) (867209530) (-476045302) (-1-12-5-15-13-15-15-6)   ;
;952;(11100011101000000011000000000001) (867219519) (-476041215) (-1-12-5-15-12-15-15-15)    ;(11101011111111111111111101110111) (1894967085) (-335544457) (-1-40000-8-9)   ;(11100000100001000100000000000000) (558227296) (-528203776) (-1-15-7-11-12000)   ;(11101010000000000000000000101010) (1717189570) (-369098710) (-1-5-15-15-15-15-13-6)   ;(11100011010100010000000001111000) (841389686) (-481230728) (-1-12-10-14-15-15-8-8)   ;(00000100100101100001000000000100) (445410004) (76943364) (4961004)   ;(00001000100011010000000000001100) (1043200014) (143458316) (88D000C)   ;(00000011101000000011000001100001) (350030141) (60829793) (3A03061)   ;
;960;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)    ;(11100011010100010000000001011000) (841389646) (-481230760) (-1-12-10-14-15-15-10-8)   ;(00011010000000000000000000000110) (-1094967290) (436207622) (1A000006)   ;(11100100100101100001000000000100) (962599522) (-459927548) (-1-11-6-9-14-15-15-12)   ;(11101000100011010000000000001100) (1560389532) (-393412596) (-1-7-7-2-15-15-15-4)   ;(11100011101000000011000001000001) (867219619) (-476041151) (-1-12-5-15-12-15-11-15)   ;(11100101100011010011000000001000) (1060419526) (-443731960) (-1-10-7-2-12-15-15-8)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;
;968;(11100011101000000010000000010000) (867209536) (-476045296) (-1-12-5-15-13-15-150)    ;(11101010000000000000000000000111) (1717189525) (-369098745) (-1-5-15-15-15-15-15-9)   ;(11100011010100010000000001110101) (841389683) (-481230731) (-1-12-10-14-15-15-8-11)   ;(00011010000000000000000000000111) (-1094967289) (436207623) (1A000007)   ;(11100100100101100001000000000100) (962599522) (-459927548) (-1-11-6-9-14-15-15-12)   ;(11101000100011010000000000001100) (1560389532) (-393412596) (-1-7-7-2-15-15-15-4)   ;(11100011101000000011000001100001) (867219659) (-476041119) (-1-12-5-15-12-15-9-15)   ;(11100101100011010011000000001000) (1060419526) (-443731960) (-1-10-7-2-12-15-15-8)   ;
;976;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)    ;(11100011101000000010000000001010) (867209530) (-476045302) (-1-12-5-15-13-15-15-6)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11101010111111111111111111100100) (1794967262) (-352321564) (-1-50000-1-12)   ;(11100011010100010000000001100011) (841389661) (-481230749) (-1-12-10-14-15-15-9-13)   ;(00011010000000000000000000010000) (-1094967276) (436207632) (1A000010)   ;(11100100100101100001000000000100) (962599522) (-459927548) (-1-11-6-9-14-15-15-12)   ;(11100101110011010001000000010100) (1080399542) (-439545836) (-1-10-3-2-14-15-14-12)   ;
;984;(11100101110011011000000000010101) (1080489543) (-439517163) (-1-10-3-2-7-15-14-11)    ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100010100011010001000000010100) (760399542) (-494071788) (-1-13-7-2-14-15-14-12)   ;(11101011111111111111111100011110) (1894966954) (-335544546) (-1-40000-14-2)   ;(11101010111111111111111111011100) (1794967252) (-352321572) (-1-50000-2-4)   ;(11100001101000000101000000000010) (667239520) (-509587454) (-1-14-5-15-10-15-15-14)   ;(11100101110101010011000000000000) (1082417296) (-439013376) (-1-10-2-10-13000)   ;(11100011010100110000000000001010) (841789530) (-481099766) (-1-12-10-12-15-15-15-6)   ;
;992;(00000001101000000000000000000111) (150000007) (27262983) (1A00007)    ;(00000011101000000001000000001101) (350010015) (60821517) (3A0100D)   ;(00001011111111111111111100001111) (1377777417) (201326351) (BFFFF0F)   ;(11100001101000000000000000000111) (667189525) (-509607929) (-1-14-5-15-15-15-15-9)   ;(11100101110101010001000000000000) (1082397296) (-439021568) (-1-10-2-10-15000)   ;(11101011111111111111111100001100) (1894966932) (-335544564) (-1-40000-15-4)   ;(11100010100001000100000000000001) (758229519) (-494649343) (-1-13-7-11-11-15-15-15)   ;(11100010100001010101000000000001) (758439519) (-494579711) (-1-13-7-10-10-15-15-15)   ;
;1000;(11100101110101010011000000000000) (1082417296) (-439013376) (-1-10-2-10-13000)    ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00011010111111111111111110011111) (-1017189659) (452984735) (1AFFFF9F)   ;(11100001101000000000000000000100) (667189522) (-509607932) (-1-14-5-15-15-15-15-12)   ;(11100010100011011101000000011100) (760539552) (-494022628) (-1-13-7-2-2-15-14-4)   ;(11101000101111011000111111110000) (1574497276) (-390230032) (-1-7-4-2-70-10)   ;(00000000000000000001111110001001) (17611) (8073) (1F89)   ;(11101001001011010000000000001111) (1630389535) (-382926833) (-1-6-13-2-15-15-15-1)   ;
;1008;(11101001001011010100000000000111) (1630429525) (-382910457) (-1-6-13-2-11-15-15-9)    ;(11100010100011010000000000001000) (760389526) (-494075896) (-1-13-7-2-15-15-15-8)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100101001000000011000000000100) (1027219522) (-450875388) (-1-10-13-15-12-15-15-12)   ;(11100101100111010001000000010000) (1064399536) (-442691568) (-1-10-6-2-14-15-150)   ;(11100010100011010010000000010100) (760409542) (-494067692) (-1-13-7-2-13-15-14-12)   ;(11101011111111111111111110001010) (1894967130) (-335544438) (-1-40000-7-6)   ;(11101000101111010100000000001110) (1574429534) (-390250482) (-1-7-4-2-11-15-15-2)   ;
;1016;(11100010100011011101000000010000) (760539536) (-494022640) (-1-13-7-2-2-15-150)    ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11101001001011010000000000001110) (1630389534) (-382926834) (-1-6-13-2-15-15-15-2)   ;(11101001001011010100000000000011) (1630429521) (-382910461) (-1-6-13-2-11-15-15-13)   ;(11100010100011010011000000001000) (760419526) (-494063608) (-1-13-7-2-12-15-15-8)   ;(11100101001000110000000000000100) (1027789522) (-450691068) (-1-10-13-12-15-15-15-12)   ;(11100001101000000000000000000011) (667189521) (-509607933) (-1-14-5-15-15-15-15-13)   ;(11100101100111010001000000001100) (1064399532) (-442691572) (-1-10-6-2-14-15-15-4)   ;
;1024;(11100010100011010010000000010000) (760409536) (-494067696) (-1-13-7-2-13-15-150)    ;(11101011111111111111111101111111) (1894967095) (-335544449) (-1-40000-8-1)   ;(11101000101111010100000000001100) (1574429532) (-390250484) (-1-7-4-2-11-15-15-4)   ;(11100010100011011101000000001100) (760539532) (-494022644) (-1-13-7-2-2-15-15-4)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11100101100111111011010001101100) (1064921672) (-442518420) (-1-10-60-4-11-9-4)   ;(11100101100010110000000000000000) (1059767296) (-443875328) (-1-10-7-50000)   ;(11101010111111111111111111111100) (1794967292) (-352321540) (-1-500000-4)   ;
;1032;(11100101100111111011010001100000) (1064921656) (-442518432) (-1-10-60-4-11-100)    ;(11100011101000001010000000010001) (867309539) (-476012527) (-1-12-5-15-5-15-14-15)   ;(11100101100010111010000000000000) (1059907296) (-443834368) (-1-10-7-4-6000)   ;(11101010111111111111111111111011) (1794967291) (-352321541) (-1-500000-5)   ;(11100101100111110001010001010100) (1064801642) (-442559404) (-1-10-60-14-11-10-12)   ;(11100101100111110011010001010100) (1064821642) (-442551212) (-1-10-60-12-11-10-12)   ;(11100101100100110010000000000000) (1061807296) (-443342848) (-1-10-6-12-14000)   ;(11100010000000100010000000100000) (717609556) (-503177184) (-1-13-15-13-13-15-140)   ;
;1040;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)    ;(00000101110000010000000000000000) (560200000) (96534528) (5C10000)   ;(00000001101100001111000000001110) (154170016) (28373006) (1B0F00E)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100101100111110010010000110100) (1064811582) (-442555340) (-1-10-60-13-11-12-12)   ;(11100101100111110011010000110100) (1064821582) (-442551244) (-1-10-60-12-11-12-12)   ;(11100001101000000001010110000000) (667202096) (-509602432) (-1-14-5-15-14-10-80)   ;(11100000100000010001010010000000) (557401696) (-528411520) (-1-15-7-14-14-11-80)   ;
;1048;(11100101100100110000000000000000) (1061767296) (-443351040) (-1-10-6-130000)    ;(11100010000100000000000000010000) (721189536) (-502267888) (-1-13-14-15-15-15-150)   ;(00000101110100100000000000000000) (564400000) (97648640) (5D20000)   ;(00000001101000001111000000001110) (150170016) (27324430) (1A0F00E)   ;(11100010010100010001000000000001) (741399519) (-498003967) (-1-13-10-14-14-15-15-15)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100011111000000000000000000000) (884967296) (-471859200) (-1-12-200000)   ;(11100001101100001111000000001110) (671359534) (-508497906) (-1-14-4-150-15-15-2)   ;
;1056;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)    ;(11100010000000000010000100000010) (717209920) (-503308030) (-1-13-15-15-13-14-15-14)   ;(11100010000000010011000100000010) (717419920) (-503238398) (-1-13-15-14-12-14-15-14)   ;(11100000001000100100000000000011) (527629521) (-534626301) (-1-15-13-13-11-15-15-13)   ;(11100011000100000000000100000010) (821189920) (-485490430) (-1-12-14-15-15-14-15-14)   ;(00010001111000000000000000000000) (-2124967296) (299892736) (11E00000)   ;(00010010100000000000000000000001) (-2054967295) (310378497) (12800001)   ;(11100011000100010000000100000010) (821389920) (-485424894) (-1-12-14-14-15-14-15-14)   ;
;1064;(00010001111000000001000000000001) (-2124957295) (299896833) (11E01001)    ;(00010010100000010001000000000001) (-2054757295) (310448129) (12811001)   ;(11100001101000000010000000000001) (667209519) (-509599743) (-1-14-5-15-13-15-15-15)   ;(11100001101000000001000000000000) (667197296) (-509603840) (-1-14-5-15-15000)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000010001) (1200000021) (167772177) (A000011)   ;(11100011101000000000000000000000) (864967296) (-476053504) (-1-12-600000)   ;(11100011101000000011000000000001) (867219519) (-476041215) (-1-12-5-15-12-15-15-15)   ;
;1072;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)    ;(00000011101000000011001000000001) (350031001) (60830209) (3A03201)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;(11100001010100100000000000000001) (641589519) (-514719743) (-1-14-10-13-15-15-15-15)   ;(10010001101000000010000010000010) (814693368) (-1851776894) (-6-14-5-15-13-15-7-14)   ;(10010001101000000011000010000011) (814703369) (-1851772797) (-6-14-5-15-12-15-7-13)   ;(10011010111111111111111111111000) (1942450934) (-1694498824) (-6-500000-8)   ;(11100001010100010000000000000010) (641389520) (-514785278) (-1-14-10-14-15-15-15-14)   ;
;1080;(00100000010000010001000000000010) (-274757294) (541134850) (20411002)    ;(00100000100000000000000000000011) (-254967293) (545259523) (20800003)   ;(11100001101100000011000010100011) (671219761) (-508546909) (-1-14-4-15-12-15-5-13)   ;(00110001101000000010000010100010) (1855052946) (832577698) (31A020A2)   ;(00111010111111111111111111111001) (-1312156821) (989855737) (3AFFFFF9)   ;(11100011000101000000000100000010) (822189920) (-485228286) (-1-12-14-11-15-14-15-14)   ;(00010001111000000000000000000000) (-2124967296) (299892736) (11E00000)   ;(00010010100000000000000000000001) (-2054967295) (310378497) (12800001)   ;
;1088;(11101000111111011000000000010000) (1594489536) (-386039792) (-1-70-2-7-15-150)    ;(11101001001011010100000001110000) (1630429676) (-382910352) (-1-6-13-2-11-15-90)   ;(11100001101000000110000000000000) (667247296) (-509583360) (-1-14-5-15-10000)   ;(11100001100001100010000000000001) (658609519) (-511303679) (-1-14-7-9-13-15-15-15)   ;(11100011000100100000000000000011) (821589521) (-485359613) (-1-12-14-13-15-15-15-13)   ;(00011010000000000000000000101010) (-1094967244) (436207658) (1A00002A)   ;(11101000101100010000000000111100) (1571389592) (-391053252) (-1-7-4-14-15-15-12-4)   ;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)   ;
;1096;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)    ;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)   ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;(00010100100001100010000000000100) (-1853547292) (344334340) (14862004)   ;(00000010010000010001000000000100) (220210004) (37818372) (2411004)   ;(00010011000100110000000011111111) (-1990366919) (320012543) (131300FF)   ;(00010011000100110000110011111111) (-1990360919) (320015615) (13130CFF)   ;(00010011000100110000100011111111) (-1990362919) (320014591) (131308FF)   ;
;1104;(00010011000100110000010011111111) (-1990364919) (320013567) (131304FF)    ;(00010100100001100011000000000100) (-1853537292) (344338436) (14863004)   ;(00000010010000010001000000000100) (220210004) (37818372) (2411004)   ;(00010011000101000000000011111111) (-1989966919) (320078079) (131400FF)   ;(00010011000101000000110011111111) (-1989960919) (320081151) (13140CFF)   ;(00010011000101000000100011111111) (-1989962919) (320080127) (131408FF)   ;(00010011000101000000010011111111) (-1989964919) (320079103) (131404FF)   ;(00010100100001100100000000000100) (-1853527292) (344342532) (14864004)   ;
;1112;(00000010010000010001000000000100) (220210004) (37818372) (2411004)    ;(00010011000101010000000011111111) (-1989766919) (320143615) (131500FF)   ;(00010011000101010000110011111111) (-1989760919) (320146687) (13150CFF)   ;(00010011000101010000100011111111) (-1989762919) (320145663) (131508FF)   ;(00010011000101010000010011111111) (-1989764919) (320144639) (131504FF)   ;(00010100100001100101000000000100) (-1853517292) (344346628) (14865004)   ;(00000010010000010001000000000100) (220210004) (37818372) (2411004)   ;(00011010111111111111111111100101) (-1017189551) (452984805) (1AFFFFE5)   ;
;1120;(11100100100100010011000000000100) (961419522) (-460247036) (-1-11-6-14-12-15-15-12)    ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100001101000000011010000100011) (667221561) (-509594589) (-1-14-5-15-12-11-13-13)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;
;1128;(11100001101000000011010000100011) (667221561) (-509594589) (-1-14-5-15-12-11-13-13)    ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100001101000000011010000100011) (667221561) (-509594589) (-1-14-5-15-12-11-13-13)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100010000100110100000011111111) (721829895) (-502054657) (-1-13-14-12-11-150-1)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;
;1136;(11101010111111111111111111101110) (1794967274) (-352321554) (-1-50000-1-2)    ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;
;1144;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)    ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110001100011000000000001) (978619519) (-456773631) (-1-11-3-9-12-15-15-15)   ;(11100011010100110000000000000000) (841767296) (-481099776) (-1-12-10-130000)   ;
;1152;(00001000111111011000000001110000) (1077300160) (150831216) (8FD8070)    ;(11101010111111111111111111101110) (1794967274) (-352321554) (-1-50000-1-2)   ;(11101001001011010100000111110000) (1630430276) (-382909968) (-1-6-13-2-11-14-10)   ;(11100001100000000010000000000001) (657209519) (-511696895) (-1-14-7-15-13-15-15-15)   ;(11100011000100100000000000000011) (821589521) (-485359613) (-1-12-14-13-15-15-15-13)   ;(00011010000000000000000000011000) (-1094967266) (436207640) (1A000018)   ;(11101000101100000000000000011100) (1571189552) (-391118820) (-1-7-4-15-15-15-14-4)   ;(11101000101100010000000011100000) (1571389856) (-391053088) (-1-7-4-14-15-15-20)   ;
;1160;(11100001010100100000000000000101) (641589523) (-514719739) (-1-14-10-13-15-15-15-11)    ;(00011010000000000000000000010010) (-1094967274) (436207634) (1A000012)   ;(00000001010100110000000000000110) (124600006) (22216710) (1530006)   ;(00011010000000000000000000101011) (-1094967243) (436207659) (1A00002B)   ;(00000001010101000000000000000111) (125000007) (22282247) (1540007)   ;(00011010000000000000000001001001) (-1094967185) (436207689) (1A000049)   ;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)   ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;
;1168;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)    ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;(00010011000100110000000011111111) (-1990366919) (320012543) (131300FF)   ;(00010011000100110000110011111111) (-1990360919) (320015615) (13130CFF)   ;(00010011000100110000100011111111) (-1990362919) (320014591) (131308FF)   ;(00010011000100110000010011111111) (-1990364919) (320013567) (131304FF)   ;(00010011000101000000000011111111) (-1989966919) (320078079) (131400FF)   ;(00010011000101000000110011111111) (-1989960919) (320081151) (13140CFF)   ;
;1176;(00010011000101000000100011111111) (-1989962919) (320080127) (131408FF)    ;(00010011000101000000010011111111) (-1989964919) (320079103) (131404FF)   ;(00011010111111111111111111101010) (-1017189544) (452984810) (1AFFFFEA)   ;(00000011101000000000000000000000) (350000000) (60817408) (3A00000)   ;(00001000111111011000000111110000) (1077300760) (150831600) (8FD81F0)   ;(11100010010000000000000000001100) (737189532) (-499122164) (-1-13-11-15-15-15-15-4)   ;(11100010010000010001000000001100) (737399532) (-499052532) (-1-13-11-14-14-15-15-4)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;
;1184;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)    ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000001011010) (-1094967164) (436207706) (1A00005A)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000001010100) (1200000124) (167772244) (A000054)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;
;1192;(00011010000000000000000001010100) (-1094967172) (436207700) (1A000054)    ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000001001110) (1200000116) (167772238) (A00004E)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000001001110) (-1094967180) (436207694) (1A00004E)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;
;1200;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)    ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000001001000) (1200000110) (167772232) (A000048)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000001001000) (-1094967186) (436207688) (1A000048)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000001000100) (1200000104) (167772228) (A000044)   ;(00011010111111111111111111100110) (-1017189550) (452984806) (1AFFFFE6)   ;
;1208;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)    ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)   ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;(00001010000000000000000000111110) (1200000076) (167772222) (A00003E)   ;(11100010010000000000000000001000) (737189526) (-499122168) (-1-13-11-15-15-15-15-8)   ;(11100010010000010001000000001000) (737399526) (-499052536) (-1-13-11-14-14-15-15-8)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;
;1216;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)    ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000000111010) (-1094967224) (436207674) (1A00003A)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000110100) (1200000064) (167772212) (A000034)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;
;1224;(00011010000000000000000000110100) (-1094967232) (436207668) (1A000034)    ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000000101110) (1200000056) (167772206) (A00002E)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000000101110) (-1094967240) (436207662) (1A00002E)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;
;1232;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)    ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000101000) (1200000050) (167772200) (A000028)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000000101000) (-1094967246) (436207656) (1A000028)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000000100100) (1200000044) (167772196) (A000024)   ;(00011010111111111111111111000110) (-1017189590) (452984774) (1AFFFFC6)   ;
;1240;(11100011000100100000000011111111) (821589895) (-485359361) (-1-12-14-13-15-150-1)    ;(00010011000100100000110011111111) (-1990560919) (319950079) (13120CFF)   ;(00010011000100100000100011111111) (-1990562919) (319949055) (131208FF)   ;(00010011000100100000010011111111) (-1990564919) (319948031) (131204FF)   ;(00010011000100110000000011111111) (-1990366919) (320012543) (131300FF)   ;(00010011000100110000110011111111) (-1990360919) (320015615) (13130CFF)   ;(00010011000100110000100011111111) (-1990362919) (320014591) (131308FF)   ;(00010011000100110000010011111111) (-1990364919) (320013567) (131304FF)   ;
;1248;(00001010000000000000000000011010) (1200000032) (167772186) (A00001A)    ;(11100010010000000000000000000100) (737189522) (-499122172) (-1-13-11-15-15-15-15-12)   ;(11100010010000010001000000000100) (737399522) (-499052540) (-1-13-11-14-14-15-15-12)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000000010110) (-1094967270) (436207638) (1A000016)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;
;1256;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)    ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000010000) (1200000020) (167772176) (A000010)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;(00011010000000000000000000010000) (-1094967276) (436207632) (1A000010)   ;(11100100110100000010000000000001) (981209519) (-456122367) (-1-11-2-15-13-15-15-15)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;
;1264;(00001010000000000000000000001010) (1200000012) (167772170) (A00000A)    ;(11100000001100100100000000000011) (531629521) (-533577725) (-1-15-12-13-11-15-15-13)   ;(00011010000000000000000000001010) (-1094967284) (436207626) (1A00000A)   ;(11100100110100000101000000000001) (981239519) (-456110079) (-1-11-2-15-10-15-15-15)   ;(11100100110100010110000000000001) (981449519) (-456040447) (-1-11-2-14-9-15-15-15)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100000001101010111000000000110) (532459524) (-533368826) (-1-15-12-10-8-15-15-10)   ;
;1272;(00011010000000000000000000000100) (-1094967292) (436207620) (1A000004)    ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00001010000000000000000000000000) (1200000000) (167772160) (A000000)   ;(00011010111111111111111110100010) (-1017189654) (452984738) (1AFFFFA2)   ;(00000011101000000000000000000000) (350000000) (60817408) (3A00000)   ;(00001000111111011000000111110000) (1077300760) (150831600) (8FD81F0)   ;(11100000010001010000000000000110) (538389524) (-532348922) (-1-15-11-10-15-15-15-10)   ;(11101000111111011000000111110000) (1594490276) (-386039312) (-1-70-2-7-14-10)   ;
;1280;(11100101100111110001000001111100) (1064799692) (-442560388) (-1-10-60-14-15-8-4)    ;(11100101100000010001000000000000) (1057397296) (-444526592) (-1-10-7-14-15000)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;(11100101100111110001000001110000) (1064799676) (-442560400) (-1-10-60-14-15-90)   ;(11100101100100010000000000000000) (1061367296) (-443482112) (-1-10-6-150000)   ;(11100010100000000000100000000001) (757193519) (-494925823) (-1-13-7-15-15-7-15-15)   ;(11100101100000010000000000000000) (1057367296) (-444530688) (-1-10-7-150000)   ;(11100001101000001111000000001110) (667359534) (-509546482) (-1-14-5-150-15-15-2)   ;
;1288;(11101001001011010100000000010000) (1630429536) (-382910448) (-1-6-13-2-11-15-150)    ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00001010000000000000000000000100) (1200000004) (167772164) (A000004)   ;(11100000100000000100000000000010) (557229520) (-528465918) (-1-15-7-15-11-15-15-14)   ;(11100100110100010011000000000001) (981419519) (-456052735) (-1-11-2-14-12-15-15-15)   ;(11100100110000000011000000000001) (977219519) (-457166847) (-1-11-3-15-12-15-15-15)   ;(11100001010100000000000000000100) (641189522) (-514850812) (-1-14-10-15-15-15-15-12)   ;(00011010111111111111111111111011) (-1017189523) (452984827) (1AFFFFFB)   ;
;1296;(11101000111111011000000000010000) (1594489536) (-386039792) (-1-70-2-7-15-150)    ;(11101001001011010100000001110000) (1630429676) (-382910352) (-1-6-13-2-11-15-90)   ;(11100011010100100000000000000000) (841567296) (-481165312) (-1-12-10-140000)   ;(00000011101000000000000000000001) (350000001) (60817409) (3A00001)   ;(00001010000000000000000000001010) (1200000012) (167772170) (A00000A)   ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100100110100000100000000000001) (981229519) (-456114175) (-1-11-2-15-11-15-15-15)   ;
;1304;(11100100110100010101000000000001) (981439519) (-456044543) (-1-11-2-14-10-15-15-15)    ;(11100000010101000110000000000101) (542249523) (-531341307) (-1-15-10-11-9-15-15-11)   ;(00010001101000000000000000000110) (-2144967290) (295698438) (11A00006)   ;(00011010000000000000000000000011) (-1094967293) (436207619) (1A000003)   ;(11100001010100110000000000000010) (641789520) (-514654206) (-1-14-10-12-15-15-15-14)   ;(00000011101000000000000000000000) (350000000) (60817408) (3A00000)   ;(00001010000000000000000000000000) (1200000000) (167772160) (A000000)   ;(11101010111111111111111111110101) (1794967283) (-352321547) (-1-500000-11)   ;
;1312;(11101000111111011000000001110000) (1594489676) (-386039696) (-1-70-2-7-15-90)    ;(00000111000000000000000000000000) (700000000) (117440512) (7000000)   ;(11110000000000000000000000000000) (-2000000000) (-268435456) (-10000000)   ;(00010110000000000000000000000000) (-1694967296) (369098752) (16000000)   ;(00010110000000000000000000011000) (-1694967266) (369098776) (16000018)   ;(11101001001011010100010111110000) (1630432276) (-382908944) (-1-6-13-2-11-10-10)   ;(11100011010100100000000000000111) (841589525) (-481165305) (-1-12-10-13-15-15-15-9)   ;(10000001101000000011000000000000) (-1185299056) (-2120208384) (-7-14-5-15-13000)   ;
;1320;(10000000100000000010000000000010) (-1295306832) (-2139086846) (-7-15-7-15-13-15-15-14)    ;(10001010000000000000000000100111) (-135326787) (-1979711449) (-7-5-15-15-15-15-13-9)   ;(11100010010000100010000000000001) (737609519) (-498982911) (-1-13-11-13-13-15-15-15)   ;(11100011010100100000000000000110) (841589524) (-481165306) (-1-12-10-13-15-15-15-10)   ;(10010111100111111111000100000010) (1412443568) (-1751125758) (-6-8-600-14-15-14)   ;(11101010000000000000000100101011) (1717189971) (-369098453) (-1-5-15-15-15-14-13-5)   ;(00000000000000000001010100110100) (12464) (5428) (1534)   ;(00000000000000000001010100100100) (12444) (5412) (1524)   ;
;1328;(00000000000000000001010100010100) (12424) (5396) (1514)    ;(00000000000000000001010100000100) (12404) (5380) (1504)   ;(00000000000000000001010011110100) (12364) (5364) (14F4)   ;(00000000000000000001010011100100) (12344) (5348) (14E4)   ;(00000000000000000001010011010100) (12324) (5332) (14D4)   ;(11100100110100010010000000000001) (981409519) (-456056831) (-1-11-2-14-13-15-15-15)   ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100100110000110010000000000001) (977809519) (-456974335) (-1-11-3-12-13-15-15-15)   ;
;1336;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)    ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100100110100010010000000000001) (981409519) (-456056831) (-1-11-2-14-13-15-15-15)   ;(11100100110000110010000000000001) (977809519) (-456974335) (-1-11-3-12-13-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100100110100010010000000000001) (981409519) (-456056831) (-1-11-2-14-13-15-15-15)   ;(11100100110000110010000000000001) (977809519) (-456974335) (-1-11-3-12-13-15-15-15)   ;
;1344;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)    ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100100110100010010000000000001) (981409519) (-456056831) (-1-11-2-14-13-15-15-15)   ;(11100100110000110010000000000001) (977809519) (-456974335) (-1-11-3-12-13-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100100110100010010000000000001) (981409519) (-456056831) (-1-11-2-14-13-15-15-15)   ;(11100100110000110010000000000001) (977809519) (-456974335) (-1-11-3-12-13-15-15-15)   ;
;1352;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)    ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100100110100010010000000000001) (981409519) (-456056831) (-1-11-2-14-13-15-15-15)   ;(11100100110000110010000000000001) (977809519) (-456974335) (-1-11-3-12-13-15-15-15)   ;(11101010000000000000000000000000) (1694967296) (-369098752) (-1-6000000)   ;(11100001101000000011000000000000) (667217296) (-509595648) (-1-14-5-15-13000)   ;(11100101110100010010000000000000) (1081407296) (-439279616) (-1-10-2-14-14000)   ;(11101010000000000000000100001000) (1717189926) (-369098488) (-1-5-15-15-15-14-15-8)   ;
;1360;(11100100110100011100000000000001) (981529519) (-456015871) (-1-11-2-14-3-15-15-15)    ;(11100100110000111100000000000001) (977929519) (-456933375) (-1-11-3-12-3-15-15-15)   ;(11100000011000111100000000000010) (547929520) (-530333694) (-1-15-9-12-3-15-15-14)   ;(11100011000100110000000000000011) (821789521) (-485294077) (-1-12-14-12-15-15-15-13)   ;(00011010111111111111111111111010) (-1017189524) (452984826) (1AFFFFFA)   ;(11100001101000000100000000000001) (667229519) (-509591551) (-1-14-5-15-11-15-15-15)   ;(11100010000000010101000000000011) (717439521) (-503230461) (-1-13-15-14-10-15-15-13)   ;(11100011010101010000000000000010) (842389520) (-480968702) (-1-12-10-10-15-15-15-14)   ;
;1368;(00001010000000000000000001110100) (1200000164) (167772276) (A000074)    ;(11100011010101010000000000000011) (842389521) (-480968701) (-1-12-10-10-15-15-15-13)   ;(11100001101000000010000100101100) (667209972) (-509599444) (-1-14-5-15-13-14-13-4)   ;(00001010000000000000000010110100) (1200000264) (167772340) (A0000B4)   ;(11100011010101010000000000000001) (842389519) (-480968703) (-1-12-10-10-15-15-15-15)   ;(00010001101000000001000000000010) (-2144957294) (295702530) (11A01002)   ;(00011010000000000000000000000011) (-1094967293) (436207619) (1A000003)   ;(11101010000000000000000000101010) (1717189570) (-369098710) (-1-5-15-15-15-15-13-6)   ;
;1376;(11100100100101000010000000000100) (962209522) (-460054524) (-1-11-6-11-13-15-15-12)    ;(11100100100000110010000000000100) (957809522) (-461168636) (-1-11-7-12-13-15-15-12)   ;(11100010010000010001000000000001) (737399519) (-499052543) (-1-13-11-14-14-15-15-15)   ;(11100001101000000010000000000100) (667209522) (-509599740) (-1-14-5-15-13-15-15-12)   ;(11100011000100010000000000000111) (821389525) (-485425145) (-1-12-14-14-15-15-15-9)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)   ;(11100001101000000001000110100001) (667200159) (-509603423) (-1-14-5-15-14-14-5-15)   ;
;1384;(11100001101000000101000000000001) (667239519) (-509587455) (-1-14-5-15-10-15-15-15)    ;(11101010000000000000000000010001) (1717189539) (-369098735) (-1-5-15-15-15-15-14-15)   ;(11100101100100100111000000000000) (1061657296) (-443387904) (-1-10-6-13-9000)   ;(11100101100000110111000000000000) (1057857296) (-444370944) (-1-10-7-12-9000)   ;(11100101100100100111000000000100) (1061659522) (-443387900) (-1-10-6-13-8-15-15-12)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100100111000000001000) (1061659526) (-443387896) (-1-10-6-13-8-15-15-8)   ;(11100101100000110111000000001000) (1057859526) (-444370936) (-1-10-7-12-8-15-15-8)   ;
;1392;(11100101100100100111000000001100) (1061659532) (-443387892) (-1-10-6-13-8-15-15-4)    ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100100111000000010000) (1061659536) (-443387888) (-1-10-6-13-8-15-150)   ;(11100101100000110111000000010000) (1057859536) (-444370928) (-1-10-7-12-8-15-150)   ;(11100101100100100111000000010100) (1061659542) (-443387884) (-1-10-6-13-8-15-14-12)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100100111000000011000) (1061659546) (-443387880) (-1-10-6-13-8-15-14-8)   ;(11100101100000110111000000011000) (1057859546) (-444370920) (-1-10-7-12-8-15-14-8)   ;
;1400;(11100101100100100111000000011100) (1061659552) (-443387876) (-1-10-6-13-8-15-14-4)    ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000100010000000100000) (757609556) (-494788576) (-1-13-7-13-13-15-140)   ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00101010111111111111111111101011) (982810457) (721420267) (2AFFFFEB)   ;(11100001101000000010001010000001) (667210719) (-509599103) (-1-14-5-15-13-13-7-15)   ;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)   ;
;1408;(11100000100001000010000000000010) (558209520) (-528211966) (-1-15-7-11-13-15-15-14)    ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000011010001) (1200000321) (167772369) (A0000D1)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;(00011010000000000000000011001000) (-1094966986) (436207816) (1A0000C8)   ;(11100111110101001100001010000001) (1282330719) (-405486975) (-1-8-2-11-3-13-7-15)   ;(11100111110001101100001010000001) (1278730719) (-406404479) (-1-8-3-9-3-13-7-15)   ;
;1416;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)    ;(11100010100000100010000000000001) (757609519) (-494788607) (-1-13-7-13-13-15-15-15)   ;(11101010000000000000000011001010) (1717189830) (-369098550) (-1-5-15-15-15-15-3-6)   ;(11100011110000110011000000000011) (877819521) (-473747453) (-1-12-3-12-12-15-15-13)   ;(11100001101000000100000000000010) (667229520) (-509591550) (-1-14-5-15-11-15-15-14)   ;(11100011110000010001000000000011) (877399521) (-473886717) (-1-12-3-14-14-15-15-13)   ;(11100100100100010010000000000100) (961409522) (-460251132) (-1-11-6-14-13-15-15-12)   ;(11101010000000000000000000000100) (1717189522) (-369098748) (-1-5-15-15-15-15-15-12)   ;
;1424;(11100001101000000101010000100010) (667241560) (-509586398) (-1-14-5-15-10-11-13-14)    ;(11100100100100010010000000000100) (961409522) (-460251132) (-1-11-6-14-13-15-15-12)   ;(11100001100001010101110000000010) (658445520) (-511353854) (-1-14-7-10-10-3-15-14)   ;(11100100100000110101000000000100) (957839522) (-461156348) (-1-11-7-12-10-15-15-12)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)   ;(00011010111111111111111111111000) (-1017189526) (452984824) (1AFFFFF8)   ;(11100001101000001000000000000001) (667289519) (-509575167) (-1-14-5-15-7-15-15-15)   ;
;1432;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)    ;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)   ;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)   ;(11101010000000000000000000100001) (1717189559) (-369098719) (-1-5-15-15-15-15-13-15)   ;(11100101100100010111000000000000) (1061457296) (-443453440) (-1-10-6-14-9000)   ;(11100001101000001010110000000111) (667315525) (-509563897) (-1-14-5-15-5-3-15-9)   ;(11100001100010100010010000100010) (659611560) (-511040478) (-1-14-7-5-13-11-13-14)   ;(11100101100000110010000000000000) (1057807296) (-444391424) (-1-10-7-12-14000)   ;
;1440;(11100101100100010010000000000100) (1061409522) (-443473916) (-1-10-6-14-13-15-15-12)    ;(11100001101000001010110000000010) (667315520) (-509563902) (-1-14-5-15-5-3-15-14)   ;(11100001100010100111010000100111) (659661565) (-511019993) (-1-14-7-5-8-11-13-9)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100010111000000001000) (1061459526) (-443453432) (-1-10-6-14-8-15-15-8)   ;(11100001101000001010110000000111) (667315525) (-509563897) (-1-14-5-15-5-3-15-9)   ;(11100001100010100010010000100010) (659611560) (-511040478) (-1-14-7-5-13-11-13-14)   ;(11100101100000110010000000001000) (1057809526) (-444391416) (-1-10-7-12-13-15-15-8)   ;
;1448;(11100101100100010010000000001100) (1061409532) (-443473908) (-1-10-6-14-13-15-15-4)    ;(11100001101000001010110000000010) (667315520) (-509563902) (-1-14-5-15-5-3-15-14)   ;(11100001100010100111010000100111) (659661565) (-511019993) (-1-14-7-5-8-11-13-9)   ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100010111000000010000) (1061459536) (-443453424) (-1-10-6-14-8-15-150)   ;(11100001101000001010110000000111) (667315525) (-509563897) (-1-14-5-15-5-3-15-9)   ;(11100001100010100010010000100010) (659611560) (-511040478) (-1-14-7-5-13-11-13-14)   ;(11100101100000110010000000010000) (1057809536) (-444391408) (-1-10-7-12-13-15-150)   ;
;1456;(11100101100100010010000000010100) (1061409542) (-443473900) (-1-10-6-14-13-15-14-12)    ;(11100001101000001010110000000010) (667315520) (-509563902) (-1-14-5-15-5-3-15-14)   ;(11100001100010100111010000100111) (659661565) (-511019993) (-1-14-7-5-8-11-13-9)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100010111000000011000) (1061459546) (-443453416) (-1-10-6-14-8-15-14-8)   ;(11100001101000001010110000000111) (667315525) (-509563897) (-1-14-5-15-5-3-15-9)   ;(11100001100010100010010000100010) (659611560) (-511040478) (-1-14-7-5-13-11-13-14)   ;(11100101100000110010000000011000) (1057809546) (-444391400) (-1-10-7-12-13-15-14-8)   ;
;1464;(11100101100100010010000000011100) (1061409552) (-443473892) (-1-10-6-14-13-15-14-4)    ;(11100001101000001010110000000010) (667315520) (-509563902) (-1-14-5-15-5-3-15-14)   ;(11100001100010100111010000100111) (659661565) (-511019993) (-1-14-7-5-8-11-13-9)   ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000010001000000100000) (757399556) (-494858208) (-1-13-7-14-14-15-140)   ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00101010111111111111111111011011) (982810437) (721420251) (2AFFFFDB)   ;
;1472;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)    ;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)   ;(11100000100010000001000000000010) (559199520) (-527953918) (-1-15-7-7-14-15-15-14)   ;(11100010010000010010000000000011) (737409521) (-499048445) (-1-13-11-14-13-15-15-13)   ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000010001110) (1200000216) (167772302) (A00008E)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;
;1480;(00011010000000000000000010000101) (-1094967091) (436207749) (1A000085)    ;(11100101010100010010000000000011) (1041409521) (-447668221) (-1-10-10-14-13-15-15-13)   ;(11100111110001100010001010000100) (1278610722) (-406445436) (-1-8-3-9-13-13-7-12)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100010010000010010000000000010) (737409520) (-499048446) (-1-13-11-14-13-15-15-14)   ;(11101010000000000000000010000111) (1717189725) (-369098617) (-1-5-15-15-15-15-7-9)   ;(11100011110000110011000000000011) (877819521) (-473747453) (-1-12-3-12-12-15-15-13)   ;(11100001101000000100000100101100) (667229972) (-509591252) (-1-14-5-15-11-14-13-4)   ;
;1488;(11100011110000010001000000000011) (877399521) (-473886717) (-1-12-3-14-14-15-15-13)    ;(11100100100100010010000000000100) (961409522) (-460251132) (-1-11-6-14-13-15-15-12)   ;(11101010000000000000000000000100) (1717189522) (-369098748) (-1-5-15-15-15-15-15-12)   ;(11100001101000000101100000100010) (667243560) (-509585374) (-1-14-5-15-10-7-13-14)   ;(11100100100100010010000000000100) (961409522) (-460251132) (-1-11-6-14-13-15-15-12)   ;(11100001100001010101100000000010) (658443520) (-511354878) (-1-14-7-10-10-7-15-14)   ;(11100100100000110101000000000100) (957839522) (-461156348) (-1-11-7-12-10-15-15-12)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;
;1496;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)    ;(00011010111111111111111111111000) (-1017189526) (452984824) (1AFFFFF8)   ;(11100001101000001000000000000001) (667289519) (-509575167) (-1-14-5-15-7-15-15-15)   ;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)   ;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)   ;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)   ;(11101010000000000000000000100001) (1717189559) (-369098719) (-1-5-15-15-15-15-13-15)   ;(11100101100100010111000000000000) (1061457296) (-443453440) (-1-10-6-14-9000)   ;
;1504;(11100001101000001010100000000111) (667313525) (-509564921) (-1-14-5-15-5-7-15-9)    ;(11100001100010100010100000100010) (659613560) (-511039454) (-1-14-7-5-13-7-13-14)   ;(11100101100000110010000000000000) (1057807296) (-444391424) (-1-10-7-12-14000)   ;(11100101100100010010000000000100) (1061409522) (-443473916) (-1-10-6-14-13-15-15-12)   ;(11100001101000001010100000000010) (667313520) (-509564926) (-1-14-5-15-5-7-15-14)   ;(11100001100010100111100000100111) (659663565) (-511018969) (-1-14-7-5-8-7-13-9)   ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100010111000000001000) (1061459526) (-443453432) (-1-10-6-14-8-15-15-8)   ;
;1512;(11100001101000001010100000000111) (667313525) (-509564921) (-1-14-5-15-5-7-15-9)    ;(11100001100010100010100000100010) (659613560) (-511039454) (-1-14-7-5-13-7-13-14)   ;(11100101100000110010000000001000) (1057809526) (-444391416) (-1-10-7-12-13-15-15-8)   ;(11100101100100010010000000001100) (1061409532) (-443473908) (-1-10-6-14-13-15-15-4)   ;(11100001101000001010100000000010) (667313520) (-509564926) (-1-14-5-15-5-7-15-14)   ;(11100001100010100111100000100111) (659663565) (-511018969) (-1-14-7-5-8-7-13-9)   ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100010111000000010000) (1061459536) (-443453424) (-1-10-6-14-8-15-150)   ;
;1520;(11100001101000001010100000000111) (667313525) (-509564921) (-1-14-5-15-5-7-15-9)    ;(11100001100010100010100000100010) (659613560) (-511039454) (-1-14-7-5-13-7-13-14)   ;(11100101100000110010000000010000) (1057809536) (-444391408) (-1-10-7-12-13-15-150)   ;(11100101100100010010000000010100) (1061409542) (-443473900) (-1-10-6-14-13-15-14-12)   ;(11100001101000001010100000000010) (667313520) (-509564926) (-1-14-5-15-5-7-15-14)   ;(11100001100010100111100000100111) (659663565) (-511018969) (-1-14-7-5-8-7-13-9)   ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100010111000000011000) (1061459546) (-443453416) (-1-10-6-14-8-15-14-8)   ;
;1528;(11100001101000001010100000000111) (667313525) (-509564921) (-1-14-5-15-5-7-15-9)    ;(11100001100010100010100000100010) (659613560) (-511039454) (-1-14-7-5-13-7-13-14)   ;(11100101100000110010000000011000) (1057809546) (-444391400) (-1-10-7-12-13-15-14-8)   ;(11100101100100010010000000011100) (1061409552) (-443473892) (-1-10-6-14-13-15-14-4)   ;(11100001101000001010100000000010) (667313520) (-509564926) (-1-14-5-15-5-7-15-14)   ;(11100001100010100111100000100111) (659663565) (-511018969) (-1-14-7-5-8-7-13-9)   ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;
;1536;(11100010100000010001000000100000) (757399556) (-494858208) (-1-13-7-14-14-15-140)    ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00101010111111111111111111011011) (982810437) (721420251) (2AFFFFDB)   ;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)   ;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)   ;(11100000100010000001000000000010) (559199520) (-527953918) (-1-15-7-7-14-15-15-14)   ;(11100010010000010010000000000010) (737409520) (-499048446) (-1-13-11-14-13-15-15-14)   ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;
;1544;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)    ;(00001010000000000000000001001011) (1200000113) (167772235) (A00004B)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;(00011010000000000000000001000010) (-1094967194) (436207682) (1A000042)   ;(11100101010100010010000000000010) (1041409520) (-447668222) (-1-10-10-14-13-15-15-14)   ;(11100111110001100010001010000100) (1278610722) (-406445436) (-1-8-3-9-13-13-7-12)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100010010000010010000000000001) (737409519) (-499048447) (-1-13-11-14-13-15-15-15)   ;
;1552;(11101010000000000000000001000100) (1717189622) (-369098684) (-1-5-15-15-15-15-11-12)    ;(11100011110000110011000000000011) (877819521) (-473747453) (-1-12-3-12-12-15-15-13)   ;(11100001101000000100000000000010) (667229520) (-509591550) (-1-14-5-15-11-15-15-14)   ;(11100011110000010001000000000011) (877399521) (-473886717) (-1-12-3-14-14-15-15-13)   ;(11100100100100010010000000000100) (961409522) (-460251132) (-1-11-6-14-13-15-15-12)   ;(11101010000000000000000000000100) (1717189522) (-369098748) (-1-5-15-15-15-15-15-12)   ;(11100001101000000101110000100010) (667245560) (-509584350) (-1-14-5-15-10-3-13-14)   ;(11100100100100010010000000000100) (961409522) (-460251132) (-1-11-6-14-13-15-15-12)   ;
;1560;(11100001100001010101010000000010) (658441520) (-511355902) (-1-14-7-10-10-11-15-14)    ;(11100100100000110101000000000100) (957839522) (-461156348) (-1-11-7-12-10-15-15-12)   ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11100011000101000000000000000111) (822189525) (-485228537) (-1-12-14-11-15-15-15-9)   ;(00011010111111111111111111111000) (-1017189526) (452984824) (1AFFFFF8)   ;(11100001101000001000000000000001) (667289519) (-509575167) (-1-14-5-15-7-15-15-15)   ;(11100001101000000110000000000011) (667249521) (-509583357) (-1-14-5-15-9-15-15-13)   ;(11100001101000000100000110100100) (667230162) (-509591132) (-1-14-5-15-11-14-5-12)   ;
;1568;(11100001101000000101000000000100) (667239522) (-509587452) (-1-14-5-15-10-15-15-12)    ;(11101010000000000000000000100001) (1717189559) (-369098719) (-1-5-15-15-15-15-13-15)   ;(11100101100100010111000000000000) (1061457296) (-443453440) (-1-10-6-14-9000)   ;(11100001101000001010010000000111) (667311525) (-509565945) (-1-14-5-15-5-11-15-9)   ;(11100001100010100010110000100010) (659615560) (-511038430) (-1-14-7-5-13-3-13-14)   ;(11100101100000110010000000000000) (1057807296) (-444391424) (-1-10-7-12-14000)   ;(11100101100100010010000000000100) (1061409522) (-443473916) (-1-10-6-14-13-15-15-12)   ;(11100001101000001010010000000010) (667311520) (-509565950) (-1-14-5-15-5-11-15-14)   ;
;1576;(11100001100010100111110000100111) (659665565) (-511017945) (-1-14-7-5-8-3-13-9)    ;(11100101100000110111000000000100) (1057859522) (-444370940) (-1-10-7-12-8-15-15-12)   ;(11100101100100010111000000001000) (1061459526) (-443453432) (-1-10-6-14-8-15-15-8)   ;(11100001101000001010010000000111) (667311525) (-509565945) (-1-14-5-15-5-11-15-9)   ;(11100001100010100010110000100010) (659615560) (-511038430) (-1-14-7-5-13-3-13-14)   ;(11100101100000110010000000001000) (1057809526) (-444391416) (-1-10-7-12-13-15-15-8)   ;(11100101100100010010000000001100) (1061409532) (-443473908) (-1-10-6-14-13-15-15-4)   ;(11100001101000001010010000000010) (667311520) (-509565950) (-1-14-5-15-5-11-15-14)   ;
;1584;(11100001100010100111110000100111) (659665565) (-511017945) (-1-14-7-5-8-3-13-9)    ;(11100101100000110111000000001100) (1057859532) (-444370932) (-1-10-7-12-8-15-15-4)   ;(11100101100100010111000000010000) (1061459536) (-443453424) (-1-10-6-14-8-15-150)   ;(11100001101000001010010000000111) (667311525) (-509565945) (-1-14-5-15-5-11-15-9)   ;(11100001100010100010110000100010) (659615560) (-511038430) (-1-14-7-5-13-3-13-14)   ;(11100101100000110010000000010000) (1057809536) (-444391408) (-1-10-7-12-13-15-150)   ;(11100101100100010010000000010100) (1061409542) (-443473900) (-1-10-6-14-13-15-14-12)   ;(11100001101000001010010000000010) (667311520) (-509565950) (-1-14-5-15-5-11-15-14)   ;
;1592;(11100001100010100111110000100111) (659665565) (-511017945) (-1-14-7-5-8-3-13-9)    ;(11100101100000110111000000010100) (1057859542) (-444370924) (-1-10-7-12-8-15-14-12)   ;(11100101100100010111000000011000) (1061459546) (-443453416) (-1-10-6-14-8-15-14-8)   ;(11100001101000001010010000000111) (667311525) (-509565945) (-1-14-5-15-5-11-15-9)   ;(11100001100010100010110000100010) (659615560) (-511038430) (-1-14-7-5-13-3-13-14)   ;(11100101100000110010000000011000) (1057809546) (-444391400) (-1-10-7-12-13-15-14-8)   ;(11100101100100010010000000011100) (1061409552) (-443473892) (-1-10-6-14-13-15-14-4)   ;(11100001101000001010010000000010) (667311520) (-509565950) (-1-14-5-15-5-11-15-14)   ;
;1600;(11100001100010100111110000100111) (659665565) (-511017945) (-1-14-7-5-8-3-13-9)    ;(11100101100000110111000000011100) (1057859552) (-444370916) (-1-10-7-12-8-15-14-4)   ;(11100010100000110011000000100000) (757819556) (-494718944) (-1-13-7-12-12-15-140)   ;(11100010100000010001000000100000) (757399556) (-494858208) (-1-13-7-14-14-15-140)   ;(11100010010101010101000000000001) (742439519) (-497725439) (-1-13-10-10-10-15-15-15)   ;(00101010111111111111111111011011) (982810437) (721420251) (2AFFFFDB)   ;(11100001101000000010001010000100) (667210722) (-509599100) (-1-14-5-15-13-13-7-12)   ;(11100000100001100011000000000010) (558619520) (-528076798) (-1-15-7-9-12-15-15-14)   ;
;1608;(11100000100010000001000000000010) (559199520) (-527953918) (-1-15-7-7-14-15-15-14)    ;(11100010010000010010000000000001) (737409519) (-499048447) (-1-13-11-14-13-15-15-15)   ;(11100010000011001100000000000011) (720329521) (-502480893) (-1-13-15-3-3-15-15-13)   ;(11100011010111000000000000000010) (844189520) (-480509950) (-1-12-10-3-15-15-15-14)   ;(00001010000000000000000000001000) (1200000010) (167772168) (A000008)   ;(11100011010111000000000000000011) (844189521) (-480509949) (-1-12-10-3-15-15-15-13)   ;(00001010000000000000000000000010) (1200000002) (167772162) (A000002)   ;(11100011010111000000000000000001) (844189519) (-480509951) (-1-12-10-3-15-15-15-15)   ;
;1616;(00011000101111011000010111110000) (-1237664536) (415073776) (18BD85F0)    ;(11101010000000000000000000000101) (1717189523) (-369098747) (-1-5-15-15-15-15-15-11)   ;(11100101010100010010000000000001) (1041409519) (-447668223) (-1-10-10-14-13-15-15-15)   ;(11100111110001100010001010000100) (1278610722) (-406445436) (-1-8-3-9-13-13-7-12)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100001101000000010000000000001) (667209519) (-509599743) (-1-14-5-15-13-15-15-15)   ;(11100100110100100001000000000001) (981599519) (-455995391) (-1-11-2-13-14-15-15-15)   ;(11100100110000110001000000000001) (977799519) (-456978431) (-1-11-3-12-14-15-15-15)   ;
;1624;(11100101110100100010000000000000) (1081607296) (-439214080) (-1-10-2-13-14000)    ;(11100101110000110010000000000000) (1077807296) (-440197120) (-1-10-3-12-14000)   ;(11101000101111011000010111110000) (1574492276) (-390232592) (-1-7-4-2-7-10-10)   ;(11101001001011010100010111110000) (1630432276) (-382908944) (-1-6-13-2-11-10-10)   ;(11100010010011011101000000101100) (740539572) (-498216916) (-1-13-11-2-2-15-13-4)   ;(11100011101000000010000000010000) (867209536) (-476045296) (-1-12-5-15-13-15-150)   ;(11100011101000000011010000010110) (867221544) (-476040170) (-1-12-5-15-12-11-14-10)   ;(11100101100000110010000000001000) (1057809526) (-444391416) (-1-10-7-12-13-15-15-8)   ;
;1632;(11100101100111110000000101111100) (1064790092) (-442564228) (-1-10-60-15-14-8-4)    ;(11100011101000000001000000001100) (867199532) (-476049396) (-1-12-5-15-14-15-15-4)   ;(11100101100111110010000101111000) (1064810086) (-442556040) (-1-10-60-13-14-8-8)   ;(11101011111111111111110110001010) (1894966130) (-335544950) (-1-4000-2-7-6)   ;(11100011101000000011001000001111) (867220535) (-476040689) (-1-12-5-15-12-13-15-1)   ;(11100101100100110000000000011100) (1061789552) (-443351012) (-1-10-6-12-15-15-14-4)   ;(11100011010100000000000000000000) (840967296) (-481296384) (-1-12-1100000)   ;(00010011101000000001000000000000) (-1944957296) (329256960) (13A01000)   ;
;1640;(00011011111111111111101001010000) (-917192176) (469760592) (1BFFFA50)    ;(11101011111111111111101000000111) (1894964525) (-335545849) (-1-4000-5-15-9)   ;(11100101100111110000000101011100) (1064790052) (-442564260) (-1-10-60-15-14-10-4)   ;(11101011111111111111110110000010) (1894966120) (-335544958) (-1-4000-2-7-14)   ;(11100011101000000111000000000000) (867257296) (-476024832) (-1-12-5-15-9000)   ;(11100001101000000100000000000111) (667229525) (-509591545) (-1-14-5-15-11-15-15-9)   ;(11100001101000000101000000000111) (667239525) (-509587449) (-1-14-5-15-10-15-15-9)   ;(11100001101000001010000000000111) (667309525) (-509566969) (-1-14-5-15-5-15-15-9)   ;
;1648;(11100011101000000000111111111010) (867197290) (-476049414) (-1-12-5-15-1500-6)    ;(11101011111111111111110110100001) (1894966159) (-335544927) (-1-4000-2-5-15)   ;(11100010010100000110000000000000) (741247296) (-498049024) (-1-13-10-15-10000)   ;(10111010111111111111111111111011) (1647483643) (-1157627909) (-4-500000-5)   ;(11100011010101100000000000011011) (842589551) (-480903141) (-1-12-10-9-15-15-14-5)   ;(00001010000000000000000000111101) (1200000075) (167772221) (A00003D)   ;(11100011010101100000000001011011) (842589651) (-480903077) (-1-12-10-9-15-15-10-5)   ;(00000011010101010000000000000001) (325200001) (55902209) (3550001)   ;
;1656;(00010011101000001000000000000000) (-1944867296) (329285632) (13A08000)    ;(00000011101000001000000000000001) (350100001) (60850177) (3A08001)   ;(00001010000000000000000000111010) (1200000072) (167772218) (A00003A)   ;(11100011010101010000000000000010) (842389520) (-480968702) (-1-12-10-10-15-15-15-14)   ;(00011010000000000000000000111010) (-1094967224) (436207674) (1A00003A)   ;(11100011010101100000000001000001) (842589619) (-480903103) (-1-12-10-9-15-15-11-15)   ;(00001010000000000000000000000011) (1200000003) (167772163) (A000003)   ;(11101010000000000000000000001110) (1717189534) (-369098738) (-1-5-15-15-15-15-15-2)   ;
;1664;(11100011101000000000000000001000) (867189526) (-476053496) (-1-12-5-15-15-15-15-8)    ;(11101011111111111111110110001001) (1894966129) (-335544951) (-1-4000-2-7-7)   ;(11100010100010001000000000000001) (759289519) (-494370815) (-1-13-7-7-7-15-15-15)   ;(11100001010110000000000000000100) (643189522) (-514326524) (-1-14-10-7-15-15-15-12)   ;(10111010111111111111111111111010) (1647483642) (-1157627910) (-4-500000-6)   ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;(11101010000000000000000000000100) (1717189522) (-369098748) (-1-5-15-15-15-15-15-12)   ;(11100010100011010011000000010100) (760419542) (-494063596) (-1-13-7-2-12-15-14-12)   ;
;1672;(11100111110101000000000000000011) (1282189521) (-405536765) (-1-8-2-11-15-15-15-13)    ;(11100111110011010000000000000100) (1280389522) (-405995516) (-1-8-3-2-15-15-15-12)   ;(11101011111111111111110110000000) (1894966096) (-335544960) (-1-4000-2-80)   ;(11100010100001000100000000000001) (758229519) (-494649343) (-1-13-7-11-11-15-15-15)   ;(11100001010101000000000000000111) (642189525) (-514588665) (-1-14-10-11-15-15-15-9)   ;(10111010111111111111111111111000) (1647483638) (-1157627912) (-4-500000-8)   ;(11100001101000000100000000000111) (667229525) (-509591545) (-1-14-5-15-11-15-15-9)   ;(11100011101000000101000000000000) (867237296) (-476033024) (-1-12-5-15-11000)   ;
;1680;(11101010111111111111111111011110) (1794967254) (-352321570) (-1-50000-2-2)    ;(11100010010001000100000000000001) (738229519) (-498843647) (-1-13-11-11-11-15-15-15)   ;(11100001101000000101000000001000) (667239526) (-509587448) (-1-14-5-15-10-15-15-8)   ;(11101010000000000000000000000011) (1717189521) (-369098749) (-1-5-15-15-15-15-15-13)   ;(11100010100011010010000000101000) (760409566) (-494067672) (-1-13-7-2-13-15-13-8)   ;(11100000100000100011000000000100) (557619522) (-528338940) (-1-15-7-13-12-15-15-12)   ;(11100101010000110110000000101000) (1037849566) (-448569304) (-1-10-11-12-9-15-13-8)   ;(11100010100001000100000000000001) (758229519) (-494649343) (-1-13-7-11-11-15-15-15)   ;
;1688;(11100010010101100010000000001101) (742609533) (-497672179) (-1-13-10-9-13-15-15-3)    ;(11100010011100100110000000000000) (751647296) (-495820800) (-1-13-8-13-10000)   ;(11100000101101100110000000000010) (572649520) (-524918782) (-1-15-4-9-9-15-15-14)   ;(11100011010101000000000000010010) (842189540) (-481034222) (-1-12-10-11-15-15-14-14)   ;(11000011100001100110000000000001) (1153616815) (-1014603775) (-3-12-7-9-9-15-15-15)   ;(11100011010101100000000000000000) (842567296) (-480903168) (-1-12-10-100000)   ;(00001010111111111111111111010000) (1277777720) (184549328) (AFFFFD0)   ;(11100011010101000000000000000001) (842189519) (-481034239) (-1-12-10-11-15-15-15-15)   ;
;1696;(11011010000000000000000000000111) (-282810475) (-637534201) (-2-5-15-15-15-15-15-9)    ;(11100011101000000011000000000000) (867217296) (-476041216) (-1-12-5-15-13000)   ;(11100111110111010001000000000011) (1284399521) (-404942845) (-1-8-2-2-14-15-15-13)   ;(11100010100011010010000000010100) (760409542) (-494067692) (-1-13-7-2-13-15-14-12)   ;(11100111110000110001000000000010) (1277799520) (-406646782) (-1-8-3-12-14-15-15-14)   ;(11100010100000110011000000000001) (757819519) (-494718975) (-1-13-7-12-12-15-15-15)   ;(11100011010100110000000000010100) (841789542) (-481099756) (-1-12-10-12-15-15-14-12)   ;(00011010111111111111111111111001) (-1017189525) (452984825) (1AFFFFF9)   ;
;1704;(11100010010001000111000000000001) (738259519) (-498831359) (-1-13-11-11-8-15-15-15)    ;(11100010100011010011000000101000) (760419566) (-494063576) (-1-13-7-2-12-15-13-8)   ;(11100000100000110100000000000100) (557829522) (-528269308) (-1-15-7-12-11-15-15-12)   ;(11100101010001001010000000101000) (1038309566) (-448487384) (-1-10-11-11-5-15-13-8)   ;(11100101100111110000000001011000) (1064789646) (-442564520) (-1-10-60-15-15-10-8)   ;(11101011111111111111110101000000) (1894965996) (-335545024) (-1-4000-2-120)   ;(11100001101000000000000000001101) (667189533) (-509607923) (-1-14-5-15-15-15-15-3)   ;(11101011111111111111101010011000) (1894964746) (-335545704) (-1-4000-5-6-8)   ;
;1712;(11100101100111110000000001001100) (1064789632) (-442564532) (-1-10-60-15-15-11-4)    ;(11101011111111111111110100111100) (1894965992) (-335545028) (-1-4000-2-12-4)   ;(11100011101000000100000000000000) (867227296) (-476037120) (-1-12-5-15-12000)   ;(11101010111111111111111110111011) (1794967191) (-352321605) (-1-50000-4-5)   ;(11100011101000000101000000000001) (867239519) (-476033023) (-1-12-5-15-10-15-15-15)   ;(11101010111111111111111111100001) (1794967259) (-352321567) (-1-50000-1-15)   ;(11100011101000000101000000000010) (867239520) (-476033022) (-1-12-5-15-10-15-15-14)   ;(11101010111111111111111111011111) (1794967255) (-352321569) (-1-50000-2-1)   ;
;1720;(11101011111111111111110101010010) (1894966040) (-335545006) (-1-4000-2-10-14)    ;(11100010010101100011000000001000) (742619526) (-497668088) (-1-13-10-9-12-15-15-8)   ;(11100010011100110101000000000000) (751837296) (-495759360) (-1-13-8-12-11000)   ;(11100000101101010101000000000011) (572439521) (-524988413) (-1-15-4-10-10-15-15-13)   ;(11100011010101000000000000000000) (841967296) (-481034240) (-1-12-10-120000)   ;(11010011101000000101000000000000) (-1132762704) (-744468480) (-2-12-5-15-11000)   ;(11100011010101010000000000000000) (842367296) (-480968704) (-1-12-10-110000)   ;(00011010111111111111111111010000) (-1017189576) (452984784) (1AFFFFD0)   ;
;1728;(11101010111111111111111111010010) (1794967240) (-352321582) (-1-50000-2-14)    ;(00000000000000000001111011101010) (17352) (7914) (1EEA)   ;(00000000000000000001111100011101) (17435) (7965) (1F1D)   ;(00000000000000000001111100101100) (17454) (7980) (1F2C)   ;(00000000000000000001111011000010) (17302) (7874) (1EC2)   ;(00000000000000000001111100110010) (17462) (7986) (1F32)   ;(00010000001000010000000000000000) (2010200000) (270598144) (10210000)   ;(00110000011000110010000001000010) (1735652806) (811802690) (30632042)   ;
;1736;(01010000101001010100000010000100) (-96243444) (1353007236) (50A54084)    ;(01110000111001110110000011000110) (-370790638) (1894211782) (70E760C6)   ;(10010001001010011000000100001000) (776973574) (-1859550968) (-6-14-13-6-7-14-15-8)   ;(10110001011010111010000101001010) (502426382) (-1318346422) (-4-14-9-4-5-14-11-6)   ;(11010001101011011100000110001100) (-1329469868) (-777141876) (-2-14-5-2-3-14-7-4)   ;(11110001111011111110000111001110) (-1604017062) (-235937330) (-14-10-1-14-3-2)   ;(00000010000100000001001000110001) (204011061) (34607665) (2101231)   ;(00100010010100100011001001110011) (-70536133) (575812211) (22523273)   ;
;1744;(01000010100101000101001010110101) (-1902432383) (1117016757) (429452B5)    ;(01100010110101100111001011110111) (2117987719) (1658221303) (62D672F7)   ;(10000011000110001001001100111001) (-1029215363) (-2095541447) (-7-12-14-7-6-12-12-7)   ;(10100011010110101011001101111011) (-1303762557) (-1554336901) (-5-12-10-5-4-12-8-5)   ;(11000011100111001101001110111101) (1159308489) (-1013132355) (-3-12-6-3-2-12-4-3)   ;(11100011110111101111001111111111) (884761295) (-471927809) (-1-12-2-10-120-1)   ;(00110100010000110010010001100010) (2125654846) (876815458) (34432462)   ;(00010100000000010000010000100000) (-1894765256) (335610912) (14010420)   ;
;1752;(01110100110001110110010011100110) (19211402) (1959224550) (74C764E6)    ;(01010100100001010100010010100100) (293758596) (1418020004) (548544A4)   ;(10110101010010111010010101101010) (892428422) (-1253333654) (-4-10-11-4-5-10-9-6)   ;(10010101000010011000010100101000) (1166975614) (-1794538200) (-6-10-15-6-7-10-13-8)   ;(11110101110011111110010111101110) (-1214015022) (-170924562) (-10-30-1-10-1-2)   ;(11010101100011011100010110101100) (-939467828) (-712129108) (-2-10-7-2-3-10-5-4)   ;(00100110011100100011011001010011) (339465827) (645019219) (26723653)   ;(00000110001100000001011000010001) (614013021) (103814673) (6301611)   ;
;1760;(01100110111101100111011011010111) (-1766977617) (1727428311) (66F676D7)    ;(01000110101101000101011010010101) (-1492430423) (1186223765) (46B45695)   ;(10100111011110101011011101011011) (-893760597) (-1485129893) (-5-8-8-5-4-8-10-5)   ;(10000111001110001001011100011001) (-619213403) (-2026334439) (-7-8-12-7-6-8-14-7)   ;(11100111111111101111011111011111) (1294763255) (-402720801) (-1-80-10-8-2-1)   ;(11000111101111001101011110011101) (1569310449) (-943925347) (-3-8-4-3-2-8-6-3)   ;(01011000111001010100100011000100) (923760656) (1491421380) (58E548C4)   ;(01111000101001110110100010000110) (609213262) (2024237190) (78A76886)   ;
;1768;(00011000011000010000100001000000) (-1264763196) (409012288) (18610840)    ;(00111000001000110010100000000010) (-1579310590) (941828098) (38232802)   ;(11011001111011011100100111001100) (-309465768) (-638727732) (-2-6-1-2-3-6-3-4)   ;(11111001101011111110100110001110) (-624013162) (-105911922) (-6-50-1-6-7-2)   ;(10011001011010011000100101001000) (1796977674) (-1721136824) (-6-6-9-6-7-6-11-8)   ;(10111001001010111010100100001010) (1482430282) (-1188321014) (-4-6-13-4-5-6-15-6)   ;(01001010110101000101101011110101) (-882428283) (1255430901) (4AD45AF5)   ;(01101010100101100111101010110111) (-1196975677) (1788246711) (6A967AB7)   ;
;1776;(00001010010100000001101001110001) (1224015161) (173021809) (A501A71)    ;(00101010000100100011101000110011) (909467767) (705837619) (2A123A33)   ;(11001011110111001101101111111101) (-2115654707) (-874718211) (-3-4-2-3-2-40-3)   ;(11101011100111101111101110111111) (1864765195) (-341902401) (-1-4-6-10-4-4-1)   ;(10001011010110001001101101111001) (-9211263) (-1957127303) (-7-4-10-7-6-4-8-7)   ;(10101011000110101011101100111011) (-323758657) (-1424311493) (-5-4-14-5-4-4-12-5)   ;(01111100100001110110110010100110) (999215302) (2089249958) (7C876CA6)   ;(01011100110001010100110011100100) (1313762696) (1556434148) (5CC54CE4)   ;
;1784;(00111100000000110010110000100010) (-1189308550) (1006840866) (3C032C22)    ;(00011100010000010000110001100000) (-874761156) (474025056) (1C410C60)   ;(11111101100011111110110110101110) (-234011122) (-40899154) (-2-70-1-2-5-2)   ;(11011101110011011100110111101100) (80536272) (-573714964) (-2-2-3-2-3-2-1-4)   ;(10111101000010111010110100101010) (1872432322) (-1123308246) (-4-2-15-4-5-2-13-6)   ;(10011101010010011000110101101000) (-2107987582) (-1656124056) (-6-2-11-6-7-2-9-8)   ;(01101110101101100111111010010111) (-786973717) (1857453719) (6EB67E97)   ;(01001110111101000101111011010101) (-472426323) (1324637909) (4EF45ED5)   ;
;1792;(00101110001100100011111000010011) (1319469727) (775044627) (2E323E13)    ;(00001110011100000001111001010001) (1634017121) (242228817) (E701E51)   ;(11101111101111101111111110011111) (-2020200141) (-272695393) (-10-4-100-6-1)   ;(11001111111111001101111111011101) (-1705652747) (-805511203) (-300-3-20-2-3)   ;(10101111001110101011111100011011) (86243303) (-1355104485) (-50-12-5-40-14-5)   ;(10001111011110001001111101011001) (400790697) (-1887920295) (-70-8-7-60-10-7)   ;(10000001101010011001000110001000) (-1183016226) (-2119593592) (-7-14-5-6-6-14-7-8)   ;(10100001111010111011000111001010) (-1457563418) (-1578389046) (-5-14-1-4-4-14-3-6)   ;
;1800;(11000001001011011101000100001100) (925507228) (-1053961972) (-3-14-13-2-2-14-15-4)    ;(11100001011011111111000101001110) (650960034) (-512757426) (-1-14-900-14-11-2)   ;(00000000101000010001000010000000) (50210200) (10555520) (A11080)   ;(00100000111000110011000011000010) (-224336994) (551760066) (20E330C2)   ;(01000000001001010101000000000100) (-2136233644) (1076187140) (40255004)   ;(01100000011001110111000001000110) (1884186458) (1617391686) (60677046)   ;(10010011100110001000001110111001) (1010774837) (-1818721351) (-6-12-6-7-7-12-4-7)   ;(10110011110110101010001111111011) (736227643) (-1277516805) (-4-12-2-5-5-120-5)   ;
;1808;(11010011000111001100001100111101) (-1175669007) (-753089731) (-2-12-14-3-3-12-12-3)    ;(11110011010111101110001101111111) (-1450216201) (-211885185) (-12-10-1-1-12-8-1)   ;(00010010100100000000001010110001) (-2050966035) (311427761) (129002B1)   ;(00110010110100100010001011110011) (1969454067) (852632307) (32D222F3)   ;(01010010000101000100001000110101) (57557417) (1377059381) (52144235)   ;(01110010010101100110001001110111) (-216989777) (1918263927) (72566277)   ;(10100101110010111011010111101010) (-1067561378) (-1513376278) (-5-10-3-4-4-10-1-6)   ;(10000101100010011001010110101000) (-793014186) (-2054580824) (-7-10-7-6-6-10-5-8)   ;
;1816;(11100101010011111111010101101110) (1040962074) (-447744658) (-1-10-1100-10-9-2)    ;(11000101000011011101010100101100) (1315509268) (-988949204) (-3-10-15-2-2-10-13-4)   ;(00100100110000110011010011100010) (165665046) (616772834) (24C334E2)   ;(00000100100000010001010010100000) (440212240) (75568288) (48114A0)   ;(01100100010001110111010001100110) (-2020778798) (1682404454) (64477466)   ;(01000100000001010101010000100100) (-1746231604) (1141199908) (44055424)   ;(10110111111110101010011111011011) (1146229603) (-1208309797) (-4-80-5-5-8-2-5)   ;(10010111101110001000011110011001) (1420776797) (-1749514343) (-6-8-4-7-7-8-6-7)   ;
;1824;(11110111011111101110011101011111) (-1040214241) (-142678177) (-8-8-1-1-8-10-1)    ;(11010111001111001100011100011101) (-765667047) (-683882723) (-2-8-12-3-3-8-14-3)   ;(00110110111100100010011011010011) (-1915511269) (921839315) (36F226D3)   ;(00010110101100000000011010010001) (-1640964075) (380634769) (16B00691)   ;(01110110011101100110011001010111) (193012183) (1987470935) (76766657)   ;(01010110001101000100011000010101) (467559377) (1446266389) (56344615)   ;(11001001011011011101100101001100) (1945511328) (-915547828) (-3-6-9-2-2-6-11-4)   ;(11101001001011111111100100001110) (1630963934) (-382732018) (-1-6-1300-6-15-2)   ;
;1832;(10001001111010011001100111001000) (-163012126) (-1981179448) (-7-6-1-6-6-6-3-8)    ;(10101001101010111011100110001010) (-477559518) (-1448363638) (-5-6-5-4-4-6-7-6)   ;(01001000011001010101100001000100) (-1116229544) (1214601284) (48655844)   ;(01101000001001110111100000000110) (-1430776938) (1747417094) (68277806)   ;(00001000111000010001100011000000) (1070214300) (148969664) (8E118C0)   ;(00101000101000110011100010000010) (755666906) (681785474) (28A33882)   ;(11011011010111001100101101111101) (-155664907) (-614675587) (-2-4-10-3-3-4-8-3)   ;(11111011000111101110101100111111) (-470212301) (-81859777) (-4-14-1-1-4-12-1)   ;
;1840;(10011011110110001000101111111001) (2030778937) (-1680307207) (-6-4-2-7-7-40-7)    ;(10111011100110101010101110111011) (1716231543) (-1147491397) (-4-4-6-5-5-4-4-5)   ;(01011010010101000100101001110101) (1077561517) (1515473525) (5A544A75)   ;(01111010000101100110101000110111) (763014123) (2048289335) (7A166A37)   ;(00011010110100000000101011110001) (-1030961935) (449841905) (1AD00AF1)   ;(00111010100100100010101010110011) (-1345509329) (982657715) (3A922AB3)   ;(11101101000011111111110100101110) (2020965974) (-317719250) (-1-2-1500-2-13-2)   ;(11001101010011011101110101101100) (-1959453928) (-850535060) (-3-2-11-2-2-2-9-4)   ;
;1848;(10101101100010111011110110101010) (-87557478) (-1383350870) (-5-2-7-4-4-2-5-6)    ;(10001101110010011001110111101000) (226989914) (-1916166680) (-7-2-3-6-6-2-1-8)   ;(01101100000001110111110000100110) (-1040774898) (1812429862) (6C077C26)   ;(01001100010001010101110001100100) (-726227504) (1279614052) (4C455C64)   ;(00101100100000110011110010100010) (1145668946) (746798242) (2C833CA2)   ;(00001100110000010001110011100000) (1460216340) (213982432) (CC11CE0)   ;(11111111001111101110111100011111) (-60210341) (-12652769) (-12-1-10-14-1)   ;(11011111011111001100111101011101) (254337053) (-545468579) (-20-8-3-30-10-3)   ;
;1856;(10111111101110101010111110011011) (2126233503) (-1078284389) (-40-4-5-50-6-5)    ;(10011111111110001000111111011001) (-1854186399) (-1611100199) (-600-7-70-2-7)   ;(01111110001101100110111000010111) (1173016083) (2117496343) (7E366E17)   ;(01011110011101000100111001010101) (1487563477) (1584680533) (5E744E55)   ;(00111110101100100010111010010011) (-935507369) (1051864723) (3EB22E93)   ;(00011110111100000000111011010001) (-620959975) (519048913) (1EF00ED1)   ;(00100000011011010110010101101101) (-261704741) (544040301) (206D656D)   ;(00110000001001010111100000110000) (1716306764) (807761968) (30257830)   ;
;1864;(00111101001000000111100000111000) (-1079860522) (1025538104) (3D207838)    ;(00100101011110000011000000100000) (241062744) (628633632) (25783020)   ;(00001010011110000011100000110000) (1236034060) (175650864) (A783830)   ;(01101101011011110100001100000000) (-908809544) (1836008192) (6D6F4300)   ;(01100100011011100110000101101101) (-2008990389) (1684955501) (646E616D)   ;(01101100000000000000101001110011) (-1042445781) (1811942003) (6C000A73)   ;(01001100001000000011101000000000) (-737448648) (1277180416) (4C203A00)   ;(00100000011001000110000101101111) (-263906739) (543449455) (2064616F)   ;
;1872;(00100000011001100110110001100101) (-263501151) (543583333) (20666C65)    ;(01100101011011000110100101100110) (-1909386398) (1701603686) (656C6966)   ;(00100000011000100000000000001010) (-264567284) (543293450) (2062000A)   ;(01100100011001000110000100111100) (-2011390470) (1684300092) (6464613C)   ;(01110011011100110110010101110010) (-107788382) (1936942450) (73736572)   ;(00100000001110100000000000111110) (-278567220) (540672062) (203A003E)   ;(01100100011000010110111101001100) (-2012183430) (1684107084) (64616F4C)   ;(01101110011010010110001000100000) (-810189904) (1852400160) (6E696220)   ;
;1880;(00100000011110010111001001100001) (-258696155) (544830049) (20797261)    ;(01100101011011000110100101100110) (-1909386398) (1701603686) (656C6966)   ;(00100000011011110111010000100000) (-261295256) (544175136) (206F7420)   ;(01100100011001000110000100111100) (-2011390470) (1684300092) (6464613C)   ;(01110011011100110110010101110010) (-107788382) (1936942450) (73736572)   ;(01100100000000000000101000111110) (-2042445868) (1677724222) (64000A3E)   ;(01110100011100110011110000100000) (-7814904) (1953709088) (74733C20)   ;(00100000011101000111001001100001) (-259896155) (544502369) (20747261)   ;
;1888;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)    ;(00111110011100110111001101100101) (-955263047) (1047753573) (3E737365)   ;(01110101011011100011110000100000) (90985096) (1970158624) (756E3C20)   ;(01111001011000100010000001101101) (687969211) (2036473965) (7962206D)   ;(00111110011100110110010101110100) (-955272028) (1047750004) (3E736574)   ;(01000100001000000011101000100000) (-1737448608) (1142962720) (44203A20)   ;(00100000011100000110110101110101) (-260900731) (544238965) (20706D75)   ;(00001010011011010110010101101101) (1233262555) (174941549) (A6D656D)   ;
;1896;(00111010000000000110100000000000) (-1389870592) (973105152) (3A006800)    ;(01101001011100100101000000100000) (-1308000904) (1769099296) (69725020)   ;(01101000001000000111010001101110) (-1432378788) (1746957422) (6820746E)   ;(00100000011100000110110001100101) (-260901151) (544238693) (20706C65)   ;(01110011011100110110010101101101) (-107788389) (1936942445) (7373656D)   ;(00001010011001010110011101100001) (1231263541) (174417761) (A656761)   ;(00111100001000000110101000000000) (-1179869592) (1008757248) (3C206A00)   ;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)   ;
;1904;(00111110011100110111001101100101) (-955263047) (1047753573) (3E737365)    ;(01000101001000000011101000000000) (-1637448648) (1159739904) (45203A00)   ;(01110101011000110110010101111000) (88211626) (1969448312) (75636578)   ;(01101100001000000110010101110100) (-1032388380) (1814062452) (6C206574)   ;(01100101011001000110000101101111) (-1911390387) (1701077359) (6564616F)   ;(01101100011001010010000001100100) (-1011230800) (1818566756) (6C652064)   ;(01101010001000000010110001100110) (-1232424798) (1780493414) (6A202C66)   ;(01101001011100000110110101110101) (-1308384379) (1768975733) (69706D75)   ;
;1912;(01110100001000000110011101101110) (-32387388) (1948280686) (7420676E)    ;(01100001001111000010000001101111) (1969536509) (1631330415) (613C206F)   ;(01100101011100100110010001100100) (-1907988800) (1701995620) (65726464)   ;(00001010001111100111001101110011) (1217471563) (171864947) (A3E7373)   ;(00111100001000000111000000000000) (-1179864592) (1008758784) (3C207000)   ;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)   ;(00111110011100110111001101100101) (-955263047) (1047753573) (3E737365)   ;(01010000001000000011101000000000) (-137448648) (1344289280) (50203A00)   ;
;1920;(01110100011011100110100101110010) (-8986382) (1953393010) (746E6972)    ;(01100011011100110110000100100000) (-2107790504) (1668505888) (63736120)   ;(01101101001000000110100101101001) (-932386393) (1830840681) (6D206969)   ;(01110101001000000110110101100101) (67615601) (1965059429) (75206D65)   ;(01101100011010010111010001101110) (-1010178788) (1818850414) (6C69746E)   ;(01110010011010010110011000100000) (-210187904) (1919510048) (72696620)   ;(00110000001000000111010001110011) (1715104867) (807433331) (30207473)   ;(00100000011100100000000000001010) (-260567284) (544342026) (2072000A)   ;
;1928;(01100100011001000110000100111100) (-2011390470) (1684300092) (6464613C)    ;(01110011011100110110010101110010) (-107788382) (1936942450) (73736572)   ;(00100000001110100000000000111110) (-278567220) (540672062) (203A003E)   ;(01100100011000010110010101010010) (-2012188422) (1684104530) (64616552)   ;(01101101011001010110110100100000) (-911184504) (1835363616) (6D656D20)   ;(00000000011100110000000000001010) (34600012) (7536650) (73000A)   ;(01101111010000110010000000111010) (-721830872) (1866670138) (6F43203A)   ;(01110011001000000110010101110010) (-132388382) (1931502962) (73206572)   ;
;1936;(01110101011101000110000101110100) (92609620) (1970561396) (75746174)    ;(01110111000000000000101001110011) (257554219) (1996491379) (77000A73)   ;(01100100011000010011110000100000) (-2012214904) (1684093984) (64613C20)   ;(01110011011001010111001001100100) (-111179800) (1936028260) (73657264)   ;(00111100001000000011111001110011) (-1179897429) (1008746099) (3C203E73)   ;(01110101011011000110000101110110) (90609622) (1970037110) (756C6176)   ;(00111010000000000011111001100101) (-1389897447) (973094501) (3A003E65)   ;(01101001011100100101011100100000) (-1307997504) (1769101088) (69725720)   ;
;1944;(01101101001000000110010101110100) (-932388380) (1830839668) (6D206574)    ;(00000000000010100110110101100101) (2466545) (683365) (A6D65)   ;(01100100011011100110010101010011) (-2008988421) (1684956499) (646E6553)   ;(01101100011010010110011000100000) (-1010187904) (1818846752) (6C696620)   ;(00101111011101110010000001100101) (1440652849) (796336229) (2F772065)   ;(00100000010010110011000100100000) (-272336856) (541798688) (204B3120)   ;(01100100011011110110110101011000) (-2008784414) (1685024088) (646F6D58)   ;(01110000001000000110110101100101) (-432384399) (1881173349) (70206D65)   ;
;1952;(01101111011101000110111101110010) (-707383382) (1869901682) (6F746F72)    ;(00100000011011000110111101100011) (-261899753) (543977315) (206C6F63)   ;(01101101011011110111001001100110) (-908779798) (1836020326) (6D6F7266)   ;(01110010011001010111010000100000) (-211178904) (1919251488) (72657420)   ;(01100001011011100110100101101101) (1985980907) (1634625901) (616E696D)   ;(01101101011001010010000001101100) (-911230790) (1835343980) (6D65206C)   ;(01110100011000010110110001110101) (-12184779) (1952541813) (74616C75)   ;(01101110001000000111001001101111) (-832379787) (1847620207) (6E20726F)   ;
;1960;(00101110001011100111011101101111) (1318506261) (774797167) (2E2E776F)    ;(01101101010110000000000000101110) (-916450888) (1834483758) (6D58002E)   ;(01101101011001010110010001101111) (-911188787) (1835361391) (6D65646F)   ;(01110010011100100110010100100000) (-207988504) (1920099616) (72726520)   ;(01100110001000000111001001101111) (-1832379787) (1713402479) (6620726F)   ;(00100000011001010110110001101001) (-263701145) (543517801) (20656C69)   ;(01100101011110100110100101110011) (-1905986381) (1702521203) (657A6973)   ;(00100101011110000011000000100000) (241062744) (628633632) (25783020)   ;
;1968;(00000000000010100010000001111000) (2420170) (663672) (A2078)    ;(01100110011011000110010100001010) (-1809388532) (1718379786) (666C650A)   ;(01101100011100000111001100100000) (-1008379504) (1819308832) (6C707320)   ;(00000000000010100111010001101001) (2472151) (685161) (A7469)   ;(01111000001100000010000001101010) (571569208) (2016419946) (7830206A)   ;(01111000001110000011000000100101) (573579101) (2016948261) (78383025)   ;(01101110010010010000000000001010) (-820250932) (1850277898) (6E49000A)   ;(01101001011011000110000101110110) (-1309390378) (1768710518) (696C6176)   ;
;1976;(01101111011000110010000001100100) (-711830800) (1868767332) (6F632064)    ;(01101110011000010110110101101101) (-812184389) (1851878765) (6E616D6D)   ;(01100011001001010000000001100100) (-2131250800) (1663369316) (63250064)   ;(01100101011000100110110101000001) (-1911984443) (1700949313) (65626D41)   ;(01101111010000100010000001110010) (-722030782) (1866604658) (6F422072)   ;(01001100001000000111010001101111) (-737411491) (1277195375) (4C20746F)   ;(01100101011001000110000101101111) (-1911390387) (1701077359) (6564616F)   ;(01101001011101110010000001110010) (-1306830782) (1769414770) (69772072)   ;
;1984;(01000100001000000110100001110100) (-1737419484) (1142974580) (44206874)    ;(01001110001011010011000001000101) (-534253543) (1311584325) (4E2D3045)   ;(00100000010011110100111001000001) (-271320195) (542068289) (204F4E41)   ;(01000010010011010011001000110011) (-1924252585) (1112355379) (424D3233)   ;(01110000011101010111001100100000) (-407179504) (1886745376) (70757320)   ;(01110100011100100110111101110000) (-7983384) (1953656688) (74726F70)   ;(00001010011100110010010101110110) (1234622566) (175318390) (A732576)   ;(00110001001100000011001000000000) (1819063704) (825242112) (31303200)   ;
;1992;(00110011001100100011000100110100) (2019463168) (858927412) (33323134)    ;(00110011001100000011001000110000) (2019063764) (858796592) (33303230)   ;(00000000001011010010110100110000) (13226460) (2960688) (2D2D30)   ;(01100100011000010110010101010010) (-2012188422) (1684104530) (64616552)   ;(00100000001111100000101001111001) (-277562125) (540936825) (203E0A79)   ;(01000110010011000100010100000000) (-1524441248) (1179403520) (464C4500)   ;(01010010010100100100010100000000) (76958752) (1381123328) (52524500)   ;(00100000001110100101001001001111) (-278516179) (540693071) (203A524F)   ;
;2000;(00100000011101000110111101001110) (-259899780) (544501582) (20746F4E)    ;(01000101001000000110111001100001) (-1637416507) (1159753313) (45206E61)   ;(01100110001000000100011001001100) (-1832407830) (1713391180) (6620464C)   ;(00101110011001010110110001101001) (1336298855) (778398825) (2E656C69)   ;(01010010010001010000000000001010) (73716364) (1380253706) (5245000A)   ;(00111010010100100100111101010010) (-1365487070) (978472786) (3A524F52)   ;(01000110010011000100010100100000) (-1524441208) (1179403552) (464C4520)   ;(01101100011010010110011000100000) (-1010187904) (1818846752) (6C696620)   ;
;2008;(01101111011011100010000001100101) (-709030799) (1869488229) (6F6E2065)    ;(01100001011101000010000001110100) (1987536516) (1635000436) (61742074)   ;(01110100011001010110011101110010) (-11187382) (1952802674) (74656772)   ;(01100111011011100110100101110100) (-1708986380) (1735289204) (676E6974)   ;(01110010011011110110001100100000) (-208789504) (1919902496) (726F6320)   ;(01110100011000110110010101110010) (-11788382) (1952671090) (74636572)   ;(01101111011100100111000000100000) (-707980904) (1869770784) (6F727020)   ;(01110011011100110110010101100011) (-107788401) (1936942435) (73736563)   ;
;2016;(01110100001000000111001001101111) (-32379787) (1948283503) (7420726F)    ;(00001010011001010111000001111001) (1231270171) (174420089) (A657079)   ;(01110101011011100010100000000000) (90973056) (1970153472) (756E2800)   ;(00000000001010010110110001101100) (12266154) (2714732) (296C6C)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+-----------------------------+--------------------------+
; Other Routing Resource Type ; Usage                    ;
+-----------------------------+--------------------------+
; Block interconnects         ; 18,272 / 71,559 ( 26 % ) ;
; C16 interconnects           ; 258 / 2,597 ( 10 % )     ;
; C4 interconnects            ; 11,694 / 46,848 ( 25 % ) ;
; Direct links                ; 1,674 / 71,559 ( 2 % )   ;
; Global clocks               ; 7 / 20 ( 35 % )          ;
; Local interconnects         ; 5,656 / 24,624 ( 23 % )  ;
; R24 interconnects           ; 245 / 2,496 ( 10 % )     ;
; R4 interconnects            ; 11,851 / 62,424 ( 19 % ) ;
+-----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.18) ; Number of LABs  (Total = 886) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 18                            ;
; 3                                           ; 41                            ;
; 4                                           ; 35                            ;
; 5                                           ; 31                            ;
; 6                                           ; 23                            ;
; 7                                           ; 14                            ;
; 8                                           ; 23                            ;
; 9                                           ; 17                            ;
; 10                                          ; 41                            ;
; 11                                          ; 19                            ;
; 12                                          ; 42                            ;
; 13                                          ; 49                            ;
; 14                                          ; 73                            ;
; 15                                          ; 104                           ;
; 16                                          ; 338                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.56) ; Number of LABs  (Total = 886) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 59                            ;
; 1 Clock                            ; 658                           ;
; 1 Clock enable                     ; 204                           ;
; 1 Sync. clear                      ; 37                            ;
; 1 Sync. load                       ; 30                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 368                           ;
; 2 Clocks                           ; 21                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.79) ; Number of LABs  (Total = 886) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 16                            ;
; 3                                            ; 7                             ;
; 4                                            ; 19                            ;
; 5                                            ; 18                            ;
; 6                                            ; 37                            ;
; 7                                            ; 12                            ;
; 8                                            ; 31                            ;
; 9                                            ; 20                            ;
; 10                                           ; 19                            ;
; 11                                           ; 16                            ;
; 12                                           ; 24                            ;
; 13                                           ; 24                            ;
; 14                                           ; 32                            ;
; 15                                           ; 57                            ;
; 16                                           ; 126                           ;
; 17                                           ; 39                            ;
; 18                                           ; 46                            ;
; 19                                           ; 52                            ;
; 20                                           ; 39                            ;
; 21                                           ; 28                            ;
; 22                                           ; 23                            ;
; 23                                           ; 18                            ;
; 24                                           ; 23                            ;
; 25                                           ; 27                            ;
; 26                                           ; 30                            ;
; 27                                           ; 21                            ;
; 28                                           ; 25                            ;
; 29                                           ; 14                            ;
; 30                                           ; 11                            ;
; 31                                           ; 6                             ;
; 32                                           ; 21                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.63) ; Number of LABs  (Total = 886) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 39                            ;
; 2                                               ; 30                            ;
; 3                                               ; 46                            ;
; 4                                               ; 76                            ;
; 5                                               ; 158                           ;
; 6                                               ; 90                            ;
; 7                                               ; 67                            ;
; 8                                               ; 78                            ;
; 9                                               ; 47                            ;
; 10                                              ; 51                            ;
; 11                                              ; 32                            ;
; 12                                              ; 33                            ;
; 13                                              ; 26                            ;
; 14                                              ; 31                            ;
; 15                                              ; 21                            ;
; 16                                              ; 39                            ;
; 17                                              ; 4                             ;
; 18                                              ; 1                             ;
; 19                                              ; 5                             ;
; 20                                              ; 4                             ;
; 21                                              ; 2                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.49) ; Number of LABs  (Total = 886) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 12                            ;
; 3                                            ; 13                            ;
; 4                                            ; 14                            ;
; 5                                            ; 18                            ;
; 6                                            ; 16                            ;
; 7                                            ; 20                            ;
; 8                                            ; 15                            ;
; 9                                            ; 26                            ;
; 10                                           ; 33                            ;
; 11                                           ; 37                            ;
; 12                                           ; 32                            ;
; 13                                           ; 42                            ;
; 14                                           ; 41                            ;
; 15                                           ; 31                            ;
; 16                                           ; 52                            ;
; 17                                           ; 45                            ;
; 18                                           ; 44                            ;
; 19                                           ; 39                            ;
; 20                                           ; 33                            ;
; 21                                           ; 44                            ;
; 22                                           ; 44                            ;
; 23                                           ; 23                            ;
; 24                                           ; 26                            ;
; 25                                           ; 23                            ;
; 26                                           ; 28                            ;
; 27                                           ; 27                            ;
; 28                                           ; 22                            ;
; 29                                           ; 20                            ;
; 30                                           ; 16                            ;
; 31                                           ; 12                            ;
; 32                                           ; 18                            ;
; 33                                           ; 12                            ;
; 34                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 58           ; 0            ; 58           ; 0            ; 0            ; 69        ; 58           ; 0            ; 69        ; 69        ; 0            ; 0            ; 0            ; 8            ; 32           ; 0            ; 0            ; 32           ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 69        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 11           ; 69           ; 11           ; 69           ; 69           ; 0         ; 11           ; 69           ; 0         ; 0         ; 69           ; 69           ; 69           ; 61           ; 37           ; 69           ; 69           ; 37           ; 61           ; 69           ; 69           ; 69           ; 69           ; 69           ; 69           ; 69           ; 69           ; 0         ; 69           ; 69           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sys_clk_o           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_clk_o           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ras_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cas_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_we_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cs_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cke             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_uart0_rts         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_uart0_rx          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_uart0_cts         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_spi0_mosi         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_spi0_sclk         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_spi0_int          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_spi1_mosi         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_spi1_sclk         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_spi0_ss           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led5                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led6                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led7                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led8                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led9                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_spi1_ss           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; brd_n_rst           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; brd_clk_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_uart0_tx          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_spi1_miso         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_spi0_miso         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "msystem"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 7 pins of 65 total pins
    Info (169086): Pin sys_clk_o not assigned to an exact location on the device
    Info (169086): Pin mem_clk_o not assigned to an exact location on the device
    Info (169086): Pin sdr_cke not assigned to an exact location on the device
    Info (169086): Pin i_uart0_rts not assigned to an exact location on the device
    Info (169086): Pin o_uart0_cts not assigned to an exact location on the device
    Info (169086): Pin i_spi0_int not assigned to an exact location on the device
    Info (169086): Pin led9 not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332060): Node: brd_clk_p was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: tiny_spi:u_spi_0|spi_seq[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: tiny_spi:u_spi_1|spi_seq[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_clk_r|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0
Info (176353): Automatically promoted node my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node tiny_spi:u_spi_0|Mux11~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node tiny_spi:u_spi_1|Mux11~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node my_clocks_resets:u_clk_r|o_sys_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node my_clocks_resets:u_clk_r|o_system_ready
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|first_req
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram
        Info (176357): Destination node my_clocks_resets:u_clk_r|o_sys_rst~0
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr~0
        Info (176357): Destination node wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[19]~1
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 2 input, 3 output, 1 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15064): PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "mem_clk_o~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdr_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic replication
Info (128003): Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 5.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (169177): 32 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin i_uart0_rts uses I/O standard 3.3-V LVTTL at E16
    Info (169178): Pin i_spi0_int uses I/O standard 3.3-V LVTTL at E15
    Info (169178): Pin sdr_dq[0] uses I/O standard 3.3-V LVTTL at G2
    Info (169178): Pin sdr_dq[1] uses I/O standard 3.3-V LVTTL at G1
    Info (169178): Pin sdr_dq[2] uses I/O standard 3.3-V LVTTL at L8
    Info (169178): Pin sdr_dq[3] uses I/O standard 3.3-V LVTTL at K5
    Info (169178): Pin sdr_dq[4] uses I/O standard 3.3-V LVTTL at K2
    Info (169178): Pin sdr_dq[5] uses I/O standard 3.3-V LVTTL at J2
    Info (169178): Pin sdr_dq[6] uses I/O standard 3.3-V LVTTL at J1
    Info (169178): Pin sdr_dq[7] uses I/O standard 3.3-V LVTTL at R7
    Info (169178): Pin sdr_dq[8] uses I/O standard 3.3-V LVTTL at T4
    Info (169178): Pin sdr_dq[9] uses I/O standard 3.3-V LVTTL at T2
    Info (169178): Pin sdr_dq[10] uses I/O standard 3.3-V LVTTL at T3
    Info (169178): Pin sdr_dq[11] uses I/O standard 3.3-V LVTTL at R3
    Info (169178): Pin sdr_dq[12] uses I/O standard 3.3-V LVTTL at R5
    Info (169178): Pin sdr_dq[13] uses I/O standard 3.3-V LVTTL at P3
    Info (169178): Pin sdr_dq[14] uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin sdr_dq[15] uses I/O standard 3.3-V LVTTL at K1
    Info (169178): Pin o_spi0_ss uses I/O standard 3.3-V LVTTL at C11
    Info (169178): Pin led3 uses I/O standard 3.3-V LVTTL at B13
    Info (169178): Pin led4 uses I/O standard 3.3-V LVTTL at A11
    Info (169178): Pin led5 uses I/O standard 3.3-V LVTTL at D1
    Info (169178): Pin led6 uses I/O standard 3.3-V LVTTL at F3
    Info (169178): Pin led7 uses I/O standard 3.3-V LVTTL at B1
    Info (169178): Pin led8 uses I/O standard 3.3-V LVTTL at L3
    Info (169178): Pin led9 uses I/O standard 3.3-V LVTTL at D6
    Info (169178): Pin o_spi1_ss uses I/O standard 3.3-V LVTTL at L14
    Info (169178): Pin brd_n_rst uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin brd_clk_p uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin i_uart0_tx uses I/O standard 3.3-V LVTTL at N16
    Info (169178): Pin i_spi1_miso uses I/O standard 3.3-V LVTTL at J16
    Info (169178): Pin i_spi0_miso uses I/O standard 3.3-V LVTTL at A12
Warning (169064): Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin o_spi0_ss has a permanently enabled output enable
    Info (169065): Pin led3 has a permanently enabled output enable
    Info (169065): Pin led4 has a permanently enabled output enable
    Info (169065): Pin led5 has a permanently enabled output enable
    Info (169065): Pin led6 has a permanently enabled output enable
    Info (169065): Pin led7 has a permanently enabled output enable
    Info (169065): Pin led8 has a permanently enabled output enable
    Info (169065): Pin led9 has a permanently enabled output enable
    Info (169065): Pin o_spi1_ss has a permanently enabled output enable
Info (144001): Generated suppressed messages file C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 1295 megabytes
    Info: Processing ended: Thu Jan 29 09:18:07 2015
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:57


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/tmp/Amber-Marsohod2-master/hw/marsohod2/msystem.fit.smsg.


