--- verilog_synth
+++ uhdm_synth
@@ -20,7 +20,6 @@
 (* src = "dut.sv:1.57-1.58" *)
 output q;
 wire q;
-(* src = "dut.sv:2.2-8.11" *)
 wire _00_;
 wire _01_;
 wire _02_;
