
*** Running vivado
    with args -log Pico_Toplevel.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Pico_Toplevel.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Pico_Toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.dcp' for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.dcp' for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo/U0'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128/coregen_fifo_32x128.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i/inst'
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:118]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:119]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:120]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc]
Sourcing Tcl File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/clocks.tcl]
Finished Sourcing Tcl File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/clocks.tcl]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/coregen_fifo_32x128/coregen_fifo_32x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 50 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.785 ; gain = 653.188 ; free physical = 25523 ; free virtual = 35763
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-86] Your Implementation license expires in 4 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1694.820 ; gain = 66.031 ; free physical = 25521 ; free virtual = 35762
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: 1443a9d30

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 664 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127505c3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.367 ; gain = 0.000 ; free physical = 25197 ; free virtual = 35437

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 20 cells.
Phase 2 Constant Propagation | Checksum: 1b1039027

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2029.367 ; gain = 0.000 ; free physical = 25192 ; free virtual = 35433

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2747 unconnected nets.
INFO: [Opt 31-11] Eliminated 1446 unconnected cells.
Phase 3 Sweep | Checksum: 172910fda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.367 ; gain = 0.000 ; free physical = 25192 ; free virtual = 35432

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2029.367 ; gain = 0.000 ; free physical = 25192 ; free virtual = 35432
Ending Logic Optimization Task | Checksum: 172910fda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.367 ; gain = 0.000 ; free physical = 25192 ; free virtual = 35432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 18 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 19b2c6094

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24932 ; free virtual = 35172
Ending Power Optimization Task | Checksum: 19b2c6094

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.555 ; gain = 378.188 ; free physical = 24932 ; free virtual = 35172
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2407.555 ; gain = 786.770 ; free physical = 24932 ; free virtual = 35172
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24923 ; free virtual = 35168
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/Pico_Toplevel_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-86] Your Implementation license expires in 4 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24924 ; free virtual = 35169
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: PicoFramework/core/pcie3_ultrascale_0_i/inst/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24926 ; free virtual = 35170

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: be3ee644

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24926 ; free virtual = 35170

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: be3ee644

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24926 ; free virtual = 35170

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24914 ; free virtual = 35159

Phase 1.1.1.8 DisallowedInsts
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24914 ; free virtual = 35159

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.10 OverlappingPBlocksChecker
Phase 1.1.1.8 DisallowedInsts | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.11 Laguna PBlock Checker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.12 CheckerForUnsupportedConstraints
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.13 CascadeElementConstraintsChecker
Phase 1.1.1.10 OverlappingPBlocksChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159
Phase 1.1.1.11 Laguna PBlock Checker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.12 CheckerForUnsupportedConstraints | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.15 ShapesExcludeCompatibilityChecker
Phase 1.1.1.13 CascadeElementConstraintsChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.16 HdioRelatedChecker
Phase 1.1.1.15 ShapesExcludeCompatibilityChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.16 HdioRelatedChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: be3ee644

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.555 ; gain = 0.000 ; free physical = 24915 ; free virtual = 35159
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: be3ee644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2431.582 ; gain = 24.027 ; free physical = 24878 ; free virtual = 35123
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: be3ee644

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.879 ; gain = 143.324 ; free physical = 24700 ; free virtual = 34944
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: be3ee644

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.879 ; gain = 143.324 ; free physical = 24700 ; free virtual = 34944

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: be3ee644

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.879 ; gain = 143.324 ; free physical = 24700 ; free virtual = 34944

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 62c76c92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.879 ; gain = 143.324 ; free physical = 24700 ; free virtual = 34944
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 62c76c92

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.879 ; gain = 143.324 ; free physical = 24700 ; free virtual = 34944
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142243a7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.879 ; gain = 143.324 ; free physical = 24700 ; free virtual = 34944

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 11eeeeaac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2555.949 ; gain = 148.395 ; free physical = 24693 ; free virtual = 34938

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 11eeeeaac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2566.949 ; gain = 159.395 ; free physical = 24683 ; free virtual = 34928
Phase 1.2.1 Place Init Design | Checksum: 14b1919a4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.395 ; gain = 228.840 ; free physical = 24629 ; free virtual = 34873
Phase 1.2 Build Placer Netlist Model | Checksum: 14b1919a4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.395 ; gain = 228.840 ; free physical = 24629 ; free virtual = 34873

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14b1919a4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.395 ; gain = 228.840 ; free physical = 24628 ; free virtual = 34873
Phase 1 Placer Initialization | Checksum: 14b1919a4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.395 ; gain = 228.840 ; free physical = 24628 ; free virtual = 34873

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19ff27aac

Time (s): cpu = 00:00:54 ; elapsed = 00:00:25 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19ff27aac

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13d019496

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15822457a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 15822457a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 105294105

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 105294105

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34798

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: c81bb5ec

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24553 ; free virtual = 34797

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 12ba8e04c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24544 ; free virtual = 34788

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1067beff3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24544 ; free virtual = 34788

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1067beff3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24544 ; free virtual = 34788

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 190cfb7a1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24543 ; free virtual = 34787
Phase 3 Detail Placement | Checksum: 190cfb7a1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2768.656 ; gain = 361.102 ; free physical = 24543 ; free virtual = 34787

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1edb9c561

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2777.910 ; gain = 370.355 ; free physical = 24511 ; free virtual = 34755

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.393. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1cf862ad5

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2777.910 ; gain = 370.355 ; free physical = 24511 ; free virtual = 34755
Phase 4.1 Post Commit Optimization | Checksum: 1cf862ad5

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2777.910 ; gain = 370.355 ; free physical = 24511 ; free virtual = 34755

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1cf862ad5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1cf862ad5

Time (s): cpu = 00:01:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1cf862ad5

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 24541faea

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1cd17e9ae

Time (s): cpu = 00:01:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cd17e9ae

Time (s): cpu = 00:01:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753
Ending Placer Task | Checksum: 16208f7b2

Time (s): cpu = 00:01:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2804.059 ; gain = 396.504 ; free physical = 24509 ; free virtual = 34753
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2804.059 ; gain = 0.000 ; free physical = 24487 ; free virtual = 34749
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2804.062 ; gain = 0.000 ; free physical = 24501 ; free virtual = 34752
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.062 ; gain = 0.000 ; free physical = 24500 ; free virtual = 34751
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2804.062 ; gain = 0.000 ; free physical = 24500 ; free virtual = 34751
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-86] Your Implementation license expires in 4 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e3fa6c14 ConstDB: 0 ShapeSum: 852bb89 RouteDB: 75bbd015

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19acdcf81

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3038.344 ; gain = 202.270 ; free physical = 24268 ; free virtual = 34519

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 189045512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3038.344 ; gain = 202.270 ; free physical = 24268 ; free virtual = 34519

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 189045512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3038.344 ; gain = 202.270 ; free physical = 24232 ; free virtual = 34483

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 189045512

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3038.344 ; gain = 202.270 ; free physical = 24232 ; free virtual = 34483

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 157857f89

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24164 ; free virtual = 34415

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1b9ac5948

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24164 ; free virtual = 34415
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.411 | TNS=-18.136| WHS=-0.206 | THS=-20.273|

Phase 2 Router Initialization | Checksum: 1e94ae964

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24176 ; free virtual = 34427

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2548761c3

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2580
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ee948255

Time (s): cpu = 00:01:48 ; elapsed = 00:00:46 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.601 | TNS=-22.110| WHS=0.007  | THS=0.000  |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 235afa0e1

Time (s): cpu = 00:01:50 ; elapsed = 00:00:47 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2fed6d2ba

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387
Phase 4.1.2 GlobIterForTiming | Checksum: 205959851

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387
Phase 4.1 Global Iteration 0 | Checksum: 205959851

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15b7f2b57

Time (s): cpu = 00:01:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.473 | TNS=-20.365| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 2f92d1bfe

Time (s): cpu = 00:01:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34387

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 2afa21a83

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4.2.2 GlobIterForTiming | Checksum: 1a1bd78d6

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4.2 Global Iteration 1 | Checksum: 1a1bd78d6

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 22eb941d7

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.468 | TNS=-20.305| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1142c9300

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 14981d2bc

Time (s): cpu = 00:01:56 ; elapsed = 00:00:50 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4.3.2 GlobIterForTiming | Checksum: 1e943120a

Time (s): cpu = 00:01:57 ; elapsed = 00:00:50 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4.3 Global Iteration 2 | Checksum: 1e943120a

Time (s): cpu = 00:01:57 ; elapsed = 00:00:50 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 2b950ea26

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.452 | TNS=-20.065| WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: 289ec222c

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: 31963a3a5

Time (s): cpu = 00:01:59 ; elapsed = 00:00:52 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4.4.2 GlobIterForTiming | Checksum: 199a6beaf

Time (s): cpu = 00:01:59 ; elapsed = 00:00:52 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4.4 Global Iteration 3 | Checksum: 199a6beaf

Time (s): cpu = 00:01:59 ; elapsed = 00:00:52 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 22b350e7c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.452 | TNS=-20.065| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 22b350e7c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 4 Rip-up And Reroute | Checksum: 22b350e7c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 210ec61d2

Time (s): cpu = 00:02:04 ; elapsed = 00:00:54 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.452 | TNS=-20.065| WHS=0.007  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 24bbbd4fc

Time (s): cpu = 00:02:05 ; elapsed = 00:00:54 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24bbbd4fc

Time (s): cpu = 00:02:05 ; elapsed = 00:00:54 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 5 Delay and Skew Optimization | Checksum: 24bbbd4fc

Time (s): cpu = 00:02:05 ; elapsed = 00:00:54 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac4e87e4

Time (s): cpu = 00:02:09 ; elapsed = 00:00:56 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.452 | TNS=-18.559| WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 199654f17

Time (s): cpu = 00:02:09 ; elapsed = 00:00:56 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
Phase 6 Post Hold Fix | Checksum: 1af05add3

Time (s): cpu = 00:02:09 ; elapsed = 00:00:56 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.931337 %
  Global Horizontal Routing Utilization  = 0.884052 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.2712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.4641%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.2308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 71.1538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1

Phase 7 Route finalize | Checksum: 1ec495d0c

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ec495d0c

Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X1Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y3/SOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 1ec495d0c

Time (s): cpu = 00:02:13 ; elapsed = 00:00:58 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 235a266ff

Time (s): cpu = 00:02:16 ; elapsed = 00:00:59 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.452 | TNS=-18.559| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 235a266ff

Time (s): cpu = 00:02:16 ; elapsed = 00:00:59 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:16 ; elapsed = 00:00:59 . Memory (MB): peak = 3096.207 ; gain = 260.133 ; free physical = 24135 ; free virtual = 34386

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 3096.207 ; gain = 292.145 ; free physical = 24134 ; free virtual = 34385
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3125.207 ; gain = 0.000 ; free physical = 24107 ; free virtual = 34382
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/Pico_Toplevel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-86] Your Implementation license expires in 4 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1 input UserWrapper/UserModule/dot1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1 input UserWrapper/UserModule/dot1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1__0 input UserWrapper/UserModule/dot1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1__0 input UserWrapper/UserModule/dot1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1__1 input UserWrapper/UserModule/dot1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP UserWrapper/UserModule/dot1 output UserWrapper/UserModule/dot1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP UserWrapper/UserModule/dot1__0 output UserWrapper/UserModule/dot1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP UserWrapper/UserModule/dot1__1 output UserWrapper/UserModule/dot1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP UserWrapper/UserModule/dot1 multiplier stage UserWrapper/UserModule/dot1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP UserWrapper/UserModule/dot1__0 multiplier stage UserWrapper/UserModule/dot1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP UserWrapper/UserModule/dot1__1 multiplier stage UserWrapper/UserModule/dot1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 157843488 bits.
Writing bitstream ./Pico_Toplevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Aug 17 15:32:06 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3470.469 ; gain = 273.219 ; free physical = 23801 ; free virtual = 34075
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Pico_Toplevel.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 15:32:06 2016...

*** Running vivado
    with args -log Pico_Toplevel.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Pico_Toplevel.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Pico_Toplevel.tcl -notrace
Command: open_checkpoint Pico_Toplevel_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 961.582 ; gain = 0.000 ; free physical = 28043 ; free virtual = 37063
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/.Xil/Vivado-2547-micron-ubuntu/dcp/Pico_Toplevel_early.xdc]
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/.Xil/Vivado-2547-micron-ubuntu/dcp/Pico_Toplevel_early.xdc]
Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/.Xil/Vivado-2547-micron-ubuntu/dcp/Pico_Toplevel.xdc]
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:118]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:119]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale. [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/firmware/m510/src/M510_KU060_FFVA1156_E.xdc:120]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/.Xil/Vivado-2547-micron-ubuntu/dcp/Pico_Toplevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.184 ; gain = 9.672 ; free physical = 27449 ; free virtual = 36497
Restored from archive | CPU: 2.030000 secs | Memory: 18.250931 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.184 ; gain = 9.672 ; free physical = 27449 ; free virtual = 36497
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y38'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y36'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 43 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.184 ; gain = 608.602 ; free physical = 27476 ; free virtual = 36496
Attempting to get a license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060'
INFO: [Common 17-86] Your Implementation license expires in 2 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1 input UserWrapper/UserModule/dot1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1 input UserWrapper/UserModule/dot1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1__0 input UserWrapper/UserModule/dot1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1__0 input UserWrapper/UserModule/dot1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP UserWrapper/UserModule/dot1__1 input UserWrapper/UserModule/dot1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP UserWrapper/UserModule/dot1 output UserWrapper/UserModule/dot1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP UserWrapper/UserModule/dot1__0 output UserWrapper/UserModule/dot1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP UserWrapper/UserModule/dot1__1 output UserWrapper/UserModule/dot1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP UserWrapper/UserModule/dot1 multiplier stage UserWrapper/UserModule/dot1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP UserWrapper/UserModule/dot1__0 multiplier stage UserWrapper/UserModule/dot1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP UserWrapper/UserModule/dot1__1 multiplier stage UserWrapper/UserModule/dot1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (PORTPROP-10) Incorrect IOStandard on MCAP reset - The PCI Express reset pin sys_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 157843488 bits.
Writing bitstream ./Pico_Toplevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/micron/StreamLoopback128/firmware/M510_KU060_StreamLoopback128/M510_KU060_StreamLoopback128.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Aug 19 17:00:16 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2180.820 ; gain = 610.637 ; free physical = 26948 ; free virtual = 35985
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Pico_Toplevel.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 17:00:16 2016...
