
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e748  08000000  08000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM          00000008  0800e748  0800e748  00016748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         000009ac  20000000  0800e750  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000135c  20000a00  0800f200  00018a00  2**9
                  ALLOC
  4 ._usrstack    00000100  20001d5c  0801055c  00018a00  2**0
                  ALLOC
  5 .ARM.attributes 00000033  00000000  00000000  000189ac  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000858d  00000000  00000000  000189df  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002fcb  00000000  00000000  00020f6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000641a  00000000  00000000  00023f37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b00  00000000  00000000  0002a351  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000011b0  00000000  00000000  0002ae51  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000033f2  00000000  00000000  0002c001  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000244d  00000000  00000000  0002f3f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000070  00000000  00000000  00031840  2**0
                  CONTENTS, READONLY
 14 .debug_frame  00002920  00000000  00000000  000318b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 50 00 20 05 2b 00 08                             .P. .+..

08000008 <__aeabi_drsub>:
 8000008:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800000c:	e002      	b.n	8000014 <__adddf3>
 800000e:	bf00      	nop

08000010 <__aeabi_dsub>:
 8000010:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000014 <__adddf3>:
 8000014:	b530      	push	{r4, r5, lr}
 8000016:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800001a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800001e:	ea94 0f05 	teq	r4, r5
 8000022:	bf08      	it	eq
 8000024:	ea90 0f02 	teqeq	r0, r2
 8000028:	bf1f      	itttt	ne
 800002a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800002e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000032:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000036:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800003a:	f000 80e2 	beq.w	8000202 <__adddf3+0x1ee>
 800003e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000042:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000046:	bfb8      	it	lt
 8000048:	426d      	neglt	r5, r5
 800004a:	dd0c      	ble.n	8000066 <__adddf3+0x52>
 800004c:	442c      	add	r4, r5
 800004e:	ea80 0202 	eor.w	r2, r0, r2
 8000052:	ea81 0303 	eor.w	r3, r1, r3
 8000056:	ea82 0000 	eor.w	r0, r2, r0
 800005a:	ea83 0101 	eor.w	r1, r3, r1
 800005e:	ea80 0202 	eor.w	r2, r0, r2
 8000062:	ea81 0303 	eor.w	r3, r1, r3
 8000066:	2d36      	cmp	r5, #54	; 0x36
 8000068:	bf88      	it	hi
 800006a:	bd30      	pophi	{r4, r5, pc}
 800006c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000070:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000074:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000078:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800007c:	d002      	beq.n	8000084 <__adddf3+0x70>
 800007e:	4240      	negs	r0, r0
 8000080:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000084:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000088:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800008c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000090:	d002      	beq.n	8000098 <__adddf3+0x84>
 8000092:	4252      	negs	r2, r2
 8000094:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000098:	ea94 0f05 	teq	r4, r5
 800009c:	f000 80a7 	beq.w	80001ee <__adddf3+0x1da>
 80000a0:	f1a4 0401 	sub.w	r4, r4, #1
 80000a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80000a8:	db0d      	blt.n	80000c6 <__adddf3+0xb2>
 80000aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80000ae:	fa22 f205 	lsr.w	r2, r2, r5
 80000b2:	1880      	adds	r0, r0, r2
 80000b4:	f141 0100 	adc.w	r1, r1, #0
 80000b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80000bc:	1880      	adds	r0, r0, r2
 80000be:	fa43 f305 	asr.w	r3, r3, r5
 80000c2:	4159      	adcs	r1, r3
 80000c4:	e00e      	b.n	80000e4 <__adddf3+0xd0>
 80000c6:	f1a5 0520 	sub.w	r5, r5, #32
 80000ca:	f10e 0e20 	add.w	lr, lr, #32
 80000ce:	2a01      	cmp	r2, #1
 80000d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80000d4:	bf28      	it	cs
 80000d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80000da:	fa43 f305 	asr.w	r3, r3, r5
 80000de:	18c0      	adds	r0, r0, r3
 80000e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80000e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80000e8:	d507      	bpl.n	80000fa <__adddf3+0xe6>
 80000ea:	f04f 0e00 	mov.w	lr, #0
 80000ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80000f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80000f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80000fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80000fe:	d31b      	bcc.n	8000138 <__adddf3+0x124>
 8000100:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000104:	d30c      	bcc.n	8000120 <__adddf3+0x10c>
 8000106:	0849      	lsrs	r1, r1, #1
 8000108:	ea5f 0030 	movs.w	r0, r0, rrx
 800010c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000110:	f104 0401 	add.w	r4, r4, #1
 8000114:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000118:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800011c:	f080 809a 	bcs.w	8000254 <__adddf3+0x240>
 8000120:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000124:	bf08      	it	eq
 8000126:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800012a:	f150 0000 	adcs.w	r0, r0, #0
 800012e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000132:	ea41 0105 	orr.w	r1, r1, r5
 8000136:	bd30      	pop	{r4, r5, pc}
 8000138:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800013c:	4140      	adcs	r0, r0
 800013e:	eb41 0101 	adc.w	r1, r1, r1
 8000142:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000146:	f1a4 0401 	sub.w	r4, r4, #1
 800014a:	d1e9      	bne.n	8000120 <__adddf3+0x10c>
 800014c:	f091 0f00 	teq	r1, #0
 8000150:	bf04      	itt	eq
 8000152:	4601      	moveq	r1, r0
 8000154:	2000      	moveq	r0, #0
 8000156:	fab1 f381 	clz	r3, r1
 800015a:	bf08      	it	eq
 800015c:	3320      	addeq	r3, #32
 800015e:	f1a3 030b 	sub.w	r3, r3, #11
 8000162:	f1b3 0220 	subs.w	r2, r3, #32
 8000166:	da0c      	bge.n	8000182 <__adddf3+0x16e>
 8000168:	320c      	adds	r2, #12
 800016a:	dd08      	ble.n	800017e <__adddf3+0x16a>
 800016c:	f102 0c14 	add.w	ip, r2, #20
 8000170:	f1c2 020c 	rsb	r2, r2, #12
 8000174:	fa01 f00c 	lsl.w	r0, r1, ip
 8000178:	fa21 f102 	lsr.w	r1, r1, r2
 800017c:	e00c      	b.n	8000198 <__adddf3+0x184>
 800017e:	f102 0214 	add.w	r2, r2, #20
 8000182:	bfd8      	it	le
 8000184:	f1c2 0c20 	rsble	ip, r2, #32
 8000188:	fa01 f102 	lsl.w	r1, r1, r2
 800018c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000190:	bfdc      	itt	le
 8000192:	ea41 010c 	orrle.w	r1, r1, ip
 8000196:	4090      	lslle	r0, r2
 8000198:	1ae4      	subs	r4, r4, r3
 800019a:	bfa2      	ittt	ge
 800019c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80001a0:	4329      	orrge	r1, r5
 80001a2:	bd30      	popge	{r4, r5, pc}
 80001a4:	ea6f 0404 	mvn.w	r4, r4
 80001a8:	3c1f      	subs	r4, #31
 80001aa:	da1c      	bge.n	80001e6 <__adddf3+0x1d2>
 80001ac:	340c      	adds	r4, #12
 80001ae:	dc0e      	bgt.n	80001ce <__adddf3+0x1ba>
 80001b0:	f104 0414 	add.w	r4, r4, #20
 80001b4:	f1c4 0220 	rsb	r2, r4, #32
 80001b8:	fa20 f004 	lsr.w	r0, r0, r4
 80001bc:	fa01 f302 	lsl.w	r3, r1, r2
 80001c0:	ea40 0003 	orr.w	r0, r0, r3
 80001c4:	fa21 f304 	lsr.w	r3, r1, r4
 80001c8:	ea45 0103 	orr.w	r1, r5, r3
 80001cc:	bd30      	pop	{r4, r5, pc}
 80001ce:	f1c4 040c 	rsb	r4, r4, #12
 80001d2:	f1c4 0220 	rsb	r2, r4, #32
 80001d6:	fa20 f002 	lsr.w	r0, r0, r2
 80001da:	fa01 f304 	lsl.w	r3, r1, r4
 80001de:	ea40 0003 	orr.w	r0, r0, r3
 80001e2:	4629      	mov	r1, r5
 80001e4:	bd30      	pop	{r4, r5, pc}
 80001e6:	fa21 f004 	lsr.w	r0, r1, r4
 80001ea:	4629      	mov	r1, r5
 80001ec:	bd30      	pop	{r4, r5, pc}
 80001ee:	f094 0f00 	teq	r4, #0
 80001f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80001f6:	bf06      	itte	eq
 80001f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80001fc:	3401      	addeq	r4, #1
 80001fe:	3d01      	subne	r5, #1
 8000200:	e74e      	b.n	80000a0 <__adddf3+0x8c>
 8000202:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000206:	bf18      	it	ne
 8000208:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020c:	d029      	beq.n	8000262 <__adddf3+0x24e>
 800020e:	ea94 0f05 	teq	r4, r5
 8000212:	bf08      	it	eq
 8000214:	ea90 0f02 	teqeq	r0, r2
 8000218:	d005      	beq.n	8000226 <__adddf3+0x212>
 800021a:	ea54 0c00 	orrs.w	ip, r4, r0
 800021e:	bf04      	itt	eq
 8000220:	4619      	moveq	r1, r3
 8000222:	4610      	moveq	r0, r2
 8000224:	bd30      	pop	{r4, r5, pc}
 8000226:	ea91 0f03 	teq	r1, r3
 800022a:	bf1e      	ittt	ne
 800022c:	2100      	movne	r1, #0
 800022e:	2000      	movne	r0, #0
 8000230:	bd30      	popne	{r4, r5, pc}
 8000232:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000236:	d105      	bne.n	8000244 <__adddf3+0x230>
 8000238:	0040      	lsls	r0, r0, #1
 800023a:	4149      	adcs	r1, r1
 800023c:	bf28      	it	cs
 800023e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000242:	bd30      	pop	{r4, r5, pc}
 8000244:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000248:	bf3c      	itt	cc
 800024a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800024e:	bd30      	popcc	{r4, r5, pc}
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000258:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800025c:	f04f 0000 	mov.w	r0, #0
 8000260:	bd30      	pop	{r4, r5, pc}
 8000262:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000266:	bf1a      	itte	ne
 8000268:	4619      	movne	r1, r3
 800026a:	4610      	movne	r0, r2
 800026c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000270:	bf1c      	itt	ne
 8000272:	460b      	movne	r3, r1
 8000274:	4602      	movne	r2, r0
 8000276:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800027a:	bf06      	itte	eq
 800027c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000280:	ea91 0f03 	teqeq	r1, r3
 8000284:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000288:	bd30      	pop	{r4, r5, pc}
 800028a:	bf00      	nop

0800028c <__aeabi_ui2d>:
 800028c:	f090 0f00 	teq	r0, #0
 8000290:	bf04      	itt	eq
 8000292:	2100      	moveq	r1, #0
 8000294:	4770      	bxeq	lr
 8000296:	b530      	push	{r4, r5, lr}
 8000298:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800029c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80002a0:	f04f 0500 	mov.w	r5, #0
 80002a4:	f04f 0100 	mov.w	r1, #0
 80002a8:	e750      	b.n	800014c <__adddf3+0x138>
 80002aa:	bf00      	nop

080002ac <__aeabi_i2d>:
 80002ac:	f090 0f00 	teq	r0, #0
 80002b0:	bf04      	itt	eq
 80002b2:	2100      	moveq	r1, #0
 80002b4:	4770      	bxeq	lr
 80002b6:	b530      	push	{r4, r5, lr}
 80002b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80002bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80002c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	f04f 0100 	mov.w	r1, #0
 80002cc:	e73e      	b.n	800014c <__adddf3+0x138>
 80002ce:	bf00      	nop

080002d0 <__aeabi_f2d>:
 80002d0:	0042      	lsls	r2, r0, #1
 80002d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80002d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80002de:	bf1f      	itttt	ne
 80002e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80002e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80002e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80002ec:	4770      	bxne	lr
 80002ee:	f092 0f00 	teq	r2, #0
 80002f2:	bf14      	ite	ne
 80002f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80002f8:	4770      	bxeq	lr
 80002fa:	b530      	push	{r4, r5, lr}
 80002fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000300:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000304:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000308:	e720      	b.n	800014c <__adddf3+0x138>
 800030a:	bf00      	nop

0800030c <__aeabi_ul2d>:
 800030c:	ea50 0201 	orrs.w	r2, r0, r1
 8000310:	bf08      	it	eq
 8000312:	4770      	bxeq	lr
 8000314:	b530      	push	{r4, r5, lr}
 8000316:	f04f 0500 	mov.w	r5, #0
 800031a:	e00a      	b.n	8000332 <__aeabi_l2d+0x16>

0800031c <__aeabi_l2d>:
 800031c:	ea50 0201 	orrs.w	r2, r0, r1
 8000320:	bf08      	it	eq
 8000322:	4770      	bxeq	lr
 8000324:	b530      	push	{r4, r5, lr}
 8000326:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800032a:	d502      	bpl.n	8000332 <__aeabi_l2d+0x16>
 800032c:	4240      	negs	r0, r0
 800032e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000332:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000336:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800033a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800033e:	f43f aedc 	beq.w	80000fa <__adddf3+0xe6>
 8000342:	f04f 0203 	mov.w	r2, #3
 8000346:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800034a:	bf18      	it	ne
 800034c:	3203      	addne	r2, #3
 800034e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000352:	bf18      	it	ne
 8000354:	3203      	addne	r2, #3
 8000356:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000362:	fa20 f002 	lsr.w	r0, r0, r2
 8000366:	fa01 fe03 	lsl.w	lr, r1, r3
 800036a:	ea40 000e 	orr.w	r0, r0, lr
 800036e:	fa21 f102 	lsr.w	r1, r1, r2
 8000372:	4414      	add	r4, r2
 8000374:	e6c1      	b.n	80000fa <__adddf3+0xe6>
 8000376:	bf00      	nop

08000378 <__aeabi_dmul>:
 8000378:	b570      	push	{r4, r5, r6, lr}
 800037a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000382:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000386:	bf1d      	ittte	ne
 8000388:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800038c:	ea94 0f0c 	teqne	r4, ip
 8000390:	ea95 0f0c 	teqne	r5, ip
 8000394:	f000 f8de 	bleq	8000554 <__aeabi_dmul+0x1dc>
 8000398:	442c      	add	r4, r5
 800039a:	ea81 0603 	eor.w	r6, r1, r3
 800039e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80003a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80003a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80003aa:	bf18      	it	ne
 80003ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80003b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80003b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80003b8:	d038      	beq.n	800042c <__aeabi_dmul+0xb4>
 80003ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80003be:	f04f 0500 	mov.w	r5, #0
 80003c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80003c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80003ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80003ce:	f04f 0600 	mov.w	r6, #0
 80003d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80003d6:	f09c 0f00 	teq	ip, #0
 80003da:	bf18      	it	ne
 80003dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80003e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80003e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80003e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80003ec:	d204      	bcs.n	80003f8 <__aeabi_dmul+0x80>
 80003ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80003f2:	416d      	adcs	r5, r5
 80003f4:	eb46 0606 	adc.w	r6, r6, r6
 80003f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80003fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000400:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000404:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000408:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800040c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000410:	bf88      	it	hi
 8000412:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000416:	d81e      	bhi.n	8000456 <__aeabi_dmul+0xde>
 8000418:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800041c:	bf08      	it	eq
 800041e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000422:	f150 0000 	adcs.w	r0, r0, #0
 8000426:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000430:	ea46 0101 	orr.w	r1, r6, r1
 8000434:	ea40 0002 	orr.w	r0, r0, r2
 8000438:	ea81 0103 	eor.w	r1, r1, r3
 800043c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000440:	bfc2      	ittt	gt
 8000442:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000446:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800044a:	bd70      	popgt	{r4, r5, r6, pc}
 800044c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000450:	f04f 0e00 	mov.w	lr, #0
 8000454:	3c01      	subs	r4, #1
 8000456:	f300 80ab 	bgt.w	80005b0 <__aeabi_dmul+0x238>
 800045a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800045e:	bfde      	ittt	le
 8000460:	2000      	movle	r0, #0
 8000462:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000466:	bd70      	pople	{r4, r5, r6, pc}
 8000468:	f1c4 0400 	rsb	r4, r4, #0
 800046c:	3c20      	subs	r4, #32
 800046e:	da35      	bge.n	80004dc <__aeabi_dmul+0x164>
 8000470:	340c      	adds	r4, #12
 8000472:	dc1b      	bgt.n	80004ac <__aeabi_dmul+0x134>
 8000474:	f104 0414 	add.w	r4, r4, #20
 8000478:	f1c4 0520 	rsb	r5, r4, #32
 800047c:	fa00 f305 	lsl.w	r3, r0, r5
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f205 	lsl.w	r2, r1, r5
 8000488:	ea40 0002 	orr.w	r0, r0, r2
 800048c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000490:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000494:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000498:	fa21 f604 	lsr.w	r6, r1, r4
 800049c:	eb42 0106 	adc.w	r1, r2, r6
 80004a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80004a4:	bf08      	it	eq
 80004a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80004aa:	bd70      	pop	{r4, r5, r6, pc}
 80004ac:	f1c4 040c 	rsb	r4, r4, #12
 80004b0:	f1c4 0520 	rsb	r5, r4, #32
 80004b4:	fa00 f304 	lsl.w	r3, r0, r4
 80004b8:	fa20 f005 	lsr.w	r0, r0, r5
 80004bc:	fa01 f204 	lsl.w	r2, r1, r4
 80004c0:	ea40 0002 	orr.w	r0, r0, r2
 80004c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80004cc:	f141 0100 	adc.w	r1, r1, #0
 80004d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80004d4:	bf08      	it	eq
 80004d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80004da:	bd70      	pop	{r4, r5, r6, pc}
 80004dc:	f1c4 0520 	rsb	r5, r4, #32
 80004e0:	fa00 f205 	lsl.w	r2, r0, r5
 80004e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80004e8:	fa20 f304 	lsr.w	r3, r0, r4
 80004ec:	fa01 f205 	lsl.w	r2, r1, r5
 80004f0:	ea43 0302 	orr.w	r3, r3, r2
 80004f4:	fa21 f004 	lsr.w	r0, r1, r4
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000500:	ea20 0002 	bic.w	r0, r0, r2
 8000504:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000508:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800050c:	bf08      	it	eq
 800050e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000512:	bd70      	pop	{r4, r5, r6, pc}
 8000514:	f094 0f00 	teq	r4, #0
 8000518:	d10f      	bne.n	800053a <__aeabi_dmul+0x1c2>
 800051a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800051e:	0040      	lsls	r0, r0, #1
 8000520:	eb41 0101 	adc.w	r1, r1, r1
 8000524:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000528:	bf08      	it	eq
 800052a:	3c01      	subeq	r4, #1
 800052c:	d0f7      	beq.n	800051e <__aeabi_dmul+0x1a6>
 800052e:	ea41 0106 	orr.w	r1, r1, r6
 8000532:	f095 0f00 	teq	r5, #0
 8000536:	bf18      	it	ne
 8000538:	4770      	bxne	lr
 800053a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800053e:	0052      	lsls	r2, r2, #1
 8000540:	eb43 0303 	adc.w	r3, r3, r3
 8000544:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000548:	bf08      	it	eq
 800054a:	3d01      	subeq	r5, #1
 800054c:	d0f7      	beq.n	800053e <__aeabi_dmul+0x1c6>
 800054e:	ea43 0306 	orr.w	r3, r3, r6
 8000552:	4770      	bx	lr
 8000554:	ea94 0f0c 	teq	r4, ip
 8000558:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800055c:	bf18      	it	ne
 800055e:	ea95 0f0c 	teqne	r5, ip
 8000562:	d00c      	beq.n	800057e <__aeabi_dmul+0x206>
 8000564:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000568:	bf18      	it	ne
 800056a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800056e:	d1d1      	bne.n	8000514 <__aeabi_dmul+0x19c>
 8000570:	ea81 0103 	eor.w	r1, r1, r3
 8000574:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000578:	f04f 0000 	mov.w	r0, #0
 800057c:	bd70      	pop	{r4, r5, r6, pc}
 800057e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000582:	bf06      	itte	eq
 8000584:	4610      	moveq	r0, r2
 8000586:	4619      	moveq	r1, r3
 8000588:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800058c:	d019      	beq.n	80005c2 <__aeabi_dmul+0x24a>
 800058e:	ea94 0f0c 	teq	r4, ip
 8000592:	d102      	bne.n	800059a <__aeabi_dmul+0x222>
 8000594:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000598:	d113      	bne.n	80005c2 <__aeabi_dmul+0x24a>
 800059a:	ea95 0f0c 	teq	r5, ip
 800059e:	d105      	bne.n	80005ac <__aeabi_dmul+0x234>
 80005a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80005a4:	bf1c      	itt	ne
 80005a6:	4610      	movne	r0, r2
 80005a8:	4619      	movne	r1, r3
 80005aa:	d10a      	bne.n	80005c2 <__aeabi_dmul+0x24a>
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80005b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005bc:	f04f 0000 	mov.w	r0, #0
 80005c0:	bd70      	pop	{r4, r5, r6, pc}
 80005c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80005c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80005ca:	bd70      	pop	{r4, r5, r6, pc}

080005cc <__aeabi_ddiv>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005da:	bf1d      	ittte	ne
 80005dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005e0:	ea94 0f0c 	teqne	r4, ip
 80005e4:	ea95 0f0c 	teqne	r5, ip
 80005e8:	f000 f8a7 	bleq	800073a <__aeabi_ddiv+0x16e>
 80005ec:	eba4 0405 	sub.w	r4, r4, r5
 80005f0:	ea81 0e03 	eor.w	lr, r1, r3
 80005f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80005f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005fc:	f000 8088 	beq.w	8000710 <__aeabi_ddiv+0x144>
 8000600:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000604:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000608:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800060c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000610:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000614:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000618:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800061c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000620:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000624:	429d      	cmp	r5, r3
 8000626:	bf08      	it	eq
 8000628:	4296      	cmpeq	r6, r2
 800062a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800062e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000632:	d202      	bcs.n	800063a <__aeabi_ddiv+0x6e>
 8000634:	085b      	lsrs	r3, r3, #1
 8000636:	ea4f 0232 	mov.w	r2, r2, rrx
 800063a:	1ab6      	subs	r6, r6, r2
 800063c:	eb65 0503 	sbc.w	r5, r5, r3
 8000640:	085b      	lsrs	r3, r3, #1
 8000642:	ea4f 0232 	mov.w	r2, r2, rrx
 8000646:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800064a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800064e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000652:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000656:	bf22      	ittt	cs
 8000658:	1ab6      	subcs	r6, r6, r2
 800065a:	4675      	movcs	r5, lr
 800065c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000660:	085b      	lsrs	r3, r3, #1
 8000662:	ea4f 0232 	mov.w	r2, r2, rrx
 8000666:	ebb6 0e02 	subs.w	lr, r6, r2
 800066a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800066e:	bf22      	ittt	cs
 8000670:	1ab6      	subcs	r6, r6, r2
 8000672:	4675      	movcs	r5, lr
 8000674:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000678:	085b      	lsrs	r3, r3, #1
 800067a:	ea4f 0232 	mov.w	r2, r2, rrx
 800067e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000682:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000686:	bf22      	ittt	cs
 8000688:	1ab6      	subcs	r6, r6, r2
 800068a:	4675      	movcs	r5, lr
 800068c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000690:	085b      	lsrs	r3, r3, #1
 8000692:	ea4f 0232 	mov.w	r2, r2, rrx
 8000696:	ebb6 0e02 	subs.w	lr, r6, r2
 800069a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800069e:	bf22      	ittt	cs
 80006a0:	1ab6      	subcs	r6, r6, r2
 80006a2:	4675      	movcs	r5, lr
 80006a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80006a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80006ac:	d018      	beq.n	80006e0 <__aeabi_ddiv+0x114>
 80006ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80006b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80006b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80006ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80006be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80006c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80006c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80006ca:	d1c0      	bne.n	800064e <__aeabi_ddiv+0x82>
 80006cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006d0:	d10b      	bne.n	80006ea <__aeabi_ddiv+0x11e>
 80006d2:	ea41 0100 	orr.w	r1, r1, r0
 80006d6:	f04f 0000 	mov.w	r0, #0
 80006da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80006de:	e7b6      	b.n	800064e <__aeabi_ddiv+0x82>
 80006e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e4:	bf04      	itt	eq
 80006e6:	4301      	orreq	r1, r0
 80006e8:	2000      	moveq	r0, #0
 80006ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006ee:	bf88      	it	hi
 80006f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f4:	f63f aeaf 	bhi.w	8000456 <__aeabi_dmul+0xde>
 80006f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80006fc:	bf04      	itt	eq
 80006fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000702:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000706:	f150 0000 	adcs.w	r0, r0, #0
 800070a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000714:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000718:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800071c:	bfc2      	ittt	gt
 800071e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000722:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000726:	bd70      	popgt	{r4, r5, r6, pc}
 8000728:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800072c:	f04f 0e00 	mov.w	lr, #0
 8000730:	3c01      	subs	r4, #1
 8000732:	e690      	b.n	8000456 <__aeabi_dmul+0xde>
 8000734:	ea45 0e06 	orr.w	lr, r5, r6
 8000738:	e68d      	b.n	8000456 <__aeabi_dmul+0xde>
 800073a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073e:	ea94 0f0c 	teq	r4, ip
 8000742:	bf08      	it	eq
 8000744:	ea95 0f0c 	teqeq	r5, ip
 8000748:	f43f af3b 	beq.w	80005c2 <__aeabi_dmul+0x24a>
 800074c:	ea94 0f0c 	teq	r4, ip
 8000750:	d10a      	bne.n	8000768 <__aeabi_ddiv+0x19c>
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	f47f af34 	bne.w	80005c2 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	f47f af25 	bne.w	80005ac <__aeabi_dmul+0x234>
 8000762:	4610      	mov	r0, r2
 8000764:	4619      	mov	r1, r3
 8000766:	e72c      	b.n	80005c2 <__aeabi_dmul+0x24a>
 8000768:	ea95 0f0c 	teq	r5, ip
 800076c:	d106      	bne.n	800077c <__aeabi_ddiv+0x1b0>
 800076e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000772:	f43f aefd 	beq.w	8000570 <__aeabi_dmul+0x1f8>
 8000776:	4610      	mov	r0, r2
 8000778:	4619      	mov	r1, r3
 800077a:	e722      	b.n	80005c2 <__aeabi_dmul+0x24a>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	f47f aec5 	bne.w	8000514 <__aeabi_dmul+0x19c>
 800078a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800078e:	f47f af0d 	bne.w	80005ac <__aeabi_dmul+0x234>
 8000792:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000796:	f47f aeeb 	bne.w	8000570 <__aeabi_dmul+0x1f8>
 800079a:	e712      	b.n	80005c2 <__aeabi_dmul+0x24a>

0800079c <__gedf2>:
 800079c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80007a0:	e006      	b.n	80007b0 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__ledf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	e002      	b.n	80007b0 <__cmpdf2+0x4>
 80007aa:	bf00      	nop

080007ac <__cmpdf2>:
 80007ac:	f04f 0c01 	mov.w	ip, #1
 80007b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007c0:	bf18      	it	ne
 80007c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007c6:	d01b      	beq.n	8000800 <__cmpdf2+0x54>
 80007c8:	b001      	add	sp, #4
 80007ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007ce:	bf0c      	ite	eq
 80007d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007d4:	ea91 0f03 	teqne	r1, r3
 80007d8:	bf02      	ittt	eq
 80007da:	ea90 0f02 	teqeq	r0, r2
 80007de:	2000      	moveq	r0, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	f110 0f00 	cmn.w	r0, #0
 80007e6:	ea91 0f03 	teq	r1, r3
 80007ea:	bf58      	it	pl
 80007ec:	4299      	cmppl	r1, r3
 80007ee:	bf08      	it	eq
 80007f0:	4290      	cmpeq	r0, r2
 80007f2:	bf2c      	ite	cs
 80007f4:	17d8      	asrcs	r0, r3, #31
 80007f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007fa:	f040 0001 	orr.w	r0, r0, #1
 80007fe:	4770      	bx	lr
 8000800:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000804:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000808:	d102      	bne.n	8000810 <__cmpdf2+0x64>
 800080a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800080e:	d107      	bne.n	8000820 <__cmpdf2+0x74>
 8000810:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000814:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000818:	d1d6      	bne.n	80007c8 <__cmpdf2+0x1c>
 800081a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800081e:	d0d3      	beq.n	80007c8 <__cmpdf2+0x1c>
 8000820:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop

08000828 <__aeabi_cdrcmple>:
 8000828:	4684      	mov	ip, r0
 800082a:	4610      	mov	r0, r2
 800082c:	4662      	mov	r2, ip
 800082e:	468c      	mov	ip, r1
 8000830:	4619      	mov	r1, r3
 8000832:	4663      	mov	r3, ip
 8000834:	e000      	b.n	8000838 <__aeabi_cdcmpeq>
 8000836:	bf00      	nop

08000838 <__aeabi_cdcmpeq>:
 8000838:	b501      	push	{r0, lr}
 800083a:	f7ff ffb7 	bl	80007ac <__cmpdf2>
 800083e:	2800      	cmp	r0, #0
 8000840:	bf48      	it	mi
 8000842:	f110 0f00 	cmnmi.w	r0, #0
 8000846:	bd01      	pop	{r0, pc}

08000848 <__aeabi_dcmpeq>:
 8000848:	f84d ed08 	str.w	lr, [sp, #-8]!
 800084c:	f7ff fff4 	bl	8000838 <__aeabi_cdcmpeq>
 8000850:	bf0c      	ite	eq
 8000852:	2001      	moveq	r0, #1
 8000854:	2000      	movne	r0, #0
 8000856:	f85d fb08 	ldr.w	pc, [sp], #8
 800085a:	bf00      	nop

0800085c <__aeabi_dcmplt>:
 800085c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000860:	f7ff ffea 	bl	8000838 <__aeabi_cdcmpeq>
 8000864:	bf34      	ite	cc
 8000866:	2001      	movcc	r0, #1
 8000868:	2000      	movcs	r0, #0
 800086a:	f85d fb08 	ldr.w	pc, [sp], #8
 800086e:	bf00      	nop

08000870 <__aeabi_dcmple>:
 8000870:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000874:	f7ff ffe0 	bl	8000838 <__aeabi_cdcmpeq>
 8000878:	bf94      	ite	ls
 800087a:	2001      	movls	r0, #1
 800087c:	2000      	movhi	r0, #0
 800087e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000882:	bf00      	nop

08000884 <__aeabi_dcmpge>:
 8000884:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000888:	f7ff ffce 	bl	8000828 <__aeabi_cdrcmple>
 800088c:	bf94      	ite	ls
 800088e:	2001      	movls	r0, #1
 8000890:	2000      	movhi	r0, #0
 8000892:	f85d fb08 	ldr.w	pc, [sp], #8
 8000896:	bf00      	nop

08000898 <__aeabi_dcmpgt>:
 8000898:	f84d ed08 	str.w	lr, [sp, #-8]!
 800089c:	f7ff ffc4 	bl	8000828 <__aeabi_cdrcmple>
 80008a0:	bf34      	ite	cc
 80008a2:	2001      	movcc	r0, #1
 80008a4:	2000      	movcs	r0, #0
 80008a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008aa:	bf00      	nop

080008ac <__aeabi_d2iz>:
 80008ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008b4:	d215      	bcs.n	80008e2 <__aeabi_d2iz+0x36>
 80008b6:	d511      	bpl.n	80008dc <__aeabi_d2iz+0x30>
 80008b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c0:	d912      	bls.n	80008e8 <__aeabi_d2iz+0x3c>
 80008c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80008d2:	fa23 f002 	lsr.w	r0, r3, r2
 80008d6:	bf18      	it	ne
 80008d8:	4240      	negne	r0, r0
 80008da:	4770      	bx	lr
 80008dc:	f04f 0000 	mov.w	r0, #0
 80008e0:	4770      	bx	lr
 80008e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008e6:	d105      	bne.n	80008f4 <__aeabi_d2iz+0x48>
 80008e8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80008ec:	bf08      	it	eq
 80008ee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80008f2:	4770      	bx	lr
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <__aeabi_d2uiz>:
 80008fc:	004a      	lsls	r2, r1, #1
 80008fe:	d211      	bcs.n	8000924 <__aeabi_d2uiz+0x28>
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d211      	bcs.n	800092a <__aeabi_d2uiz+0x2e>
 8000906:	d50d      	bpl.n	8000924 <__aeabi_d2uiz+0x28>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d40e      	bmi.n	8000930 <__aeabi_d2uiz+0x34>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d102      	bne.n	8000936 <__aeabi_d2uiz+0x3a>
 8000930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000934:	4770      	bx	lr
 8000936:	f04f 0000 	mov.w	r0, #0
 800093a:	4770      	bx	lr

0800093c <__aeabi_d2f>:
 800093c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000940:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000944:	bf24      	itt	cs
 8000946:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800094a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800094e:	d90d      	bls.n	800096c <__aeabi_d2f+0x30>
 8000950:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000954:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000958:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800095c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000960:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000964:	bf08      	it	eq
 8000966:	f020 0001 	biceq.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000970:	d121      	bne.n	80009b6 <__aeabi_d2f+0x7a>
 8000972:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000976:	bfbc      	itt	lt
 8000978:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800097c:	4770      	bxlt	lr
 800097e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000982:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000986:	f1c2 0218 	rsb	r2, r2, #24
 800098a:	f1c2 0c20 	rsb	ip, r2, #32
 800098e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000992:	fa20 f002 	lsr.w	r0, r0, r2
 8000996:	bf18      	it	ne
 8000998:	f040 0001 	orrne.w	r0, r0, #1
 800099c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009a8:	ea40 000c 	orr.w	r0, r0, ip
 80009ac:	fa23 f302 	lsr.w	r3, r3, r2
 80009b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009b4:	e7cc      	b.n	8000950 <__aeabi_d2f+0x14>
 80009b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ba:	d107      	bne.n	80009cc <__aeabi_d2f+0x90>
 80009bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009c0:	bf1e      	ittt	ne
 80009c2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009c6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ca:	4770      	bxne	lr
 80009cc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_uldivmod>:
 80009dc:	b94b      	cbnz	r3, 80009f2 <__aeabi_uldivmod+0x16>
 80009de:	b942      	cbnz	r2, 80009f2 <__aeabi_uldivmod+0x16>
 80009e0:	2900      	cmp	r1, #0
 80009e2:	bf08      	it	eq
 80009e4:	2800      	cmpeq	r0, #0
 80009e6:	d002      	beq.n	80009ee <__aeabi_uldivmod+0x12>
 80009e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009ec:	4608      	mov	r0, r1
 80009ee:	f000 b83b 	b.w	8000a68 <__aeabi_idiv0>
 80009f2:	b082      	sub	sp, #8
 80009f4:	46ec      	mov	ip, sp
 80009f6:	e92d 5000 	stmdb	sp!, {ip, lr}
 80009fa:	f000 f81d 	bl	8000a38 <__gnu_uldivmod_helper>
 80009fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a02:	b002      	add	sp, #8
 8000a04:	bc0c      	pop	{r2, r3}
 8000a06:	4770      	bx	lr

08000a08 <__gnu_ldivmod_helper>:
 8000a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a0c:	4616      	mov	r6, r2
 8000a0e:	4698      	mov	r8, r3
 8000a10:	4604      	mov	r4, r0
 8000a12:	460d      	mov	r5, r1
 8000a14:	f000 f82a 	bl	8000a6c <__divdi3>
 8000a18:	fb06 fc01 	mul.w	ip, r6, r1
 8000a1c:	fba6 2300 	umull	r2, r3, r6, r0
 8000a20:	fb00 c708 	mla	r7, r0, r8, ip
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	1aa2      	subs	r2, r4, r2
 8000a28:	eb65 0303 	sbc.w	r3, r5, r3
 8000a2c:	9c06      	ldr	r4, [sp, #24]
 8000a2e:	e9c4 2300 	strd	r2, r3, [r4]
 8000a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a36:	bf00      	nop

08000a38 <__gnu_uldivmod_helper>:
 8000a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a3c:	4690      	mov	r8, r2
 8000a3e:	4606      	mov	r6, r0
 8000a40:	460f      	mov	r7, r1
 8000a42:	461d      	mov	r5, r3
 8000a44:	f000 f970 	bl	8000d28 <__udivdi3>
 8000a48:	fb00 f305 	mul.w	r3, r0, r5
 8000a4c:	fba0 4508 	umull	r4, r5, r0, r8
 8000a50:	fb08 3801 	mla	r8, r8, r1, r3
 8000a54:	9b06      	ldr	r3, [sp, #24]
 8000a56:	4445      	add	r5, r8
 8000a58:	1b34      	subs	r4, r6, r4
 8000a5a:	eb67 0505 	sbc.w	r5, r7, r5
 8000a5e:	e9c3 4500 	strd	r4, r5, [r3]
 8000a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a66:	bf00      	nop

08000a68 <__aeabi_idiv0>:
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__divdi3>:
 8000a6c:	2900      	cmp	r1, #0
 8000a6e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000a72:	461d      	mov	r5, r3
 8000a74:	f2c0 809d 	blt.w	8000bb2 <__divdi3+0x146>
 8000a78:	2400      	movs	r4, #0
 8000a7a:	2d00      	cmp	r5, #0
 8000a7c:	f2c0 8094 	blt.w	8000ba8 <__divdi3+0x13c>
 8000a80:	4680      	mov	r8, r0
 8000a82:	460f      	mov	r7, r1
 8000a84:	4694      	mov	ip, r2
 8000a86:	461e      	mov	r6, r3
 8000a88:	bbe3      	cbnz	r3, 8000b04 <__divdi3+0x98>
 8000a8a:	428a      	cmp	r2, r1
 8000a8c:	d955      	bls.n	8000b3a <__divdi3+0xce>
 8000a8e:	fab2 f782 	clz	r7, r2
 8000a92:	b147      	cbz	r7, 8000aa6 <__divdi3+0x3a>
 8000a94:	f1c7 0520 	rsb	r5, r7, #32
 8000a98:	fa20 f605 	lsr.w	r6, r0, r5
 8000a9c:	fa01 f107 	lsl.w	r1, r1, r7
 8000aa0:	40ba      	lsls	r2, r7
 8000aa2:	40b8      	lsls	r0, r7
 8000aa4:	4331      	orrs	r1, r6
 8000aa6:	0c17      	lsrs	r7, r2, #16
 8000aa8:	fbb1 f6f7 	udiv	r6, r1, r7
 8000aac:	fa1f fc82 	uxth.w	ip, r2
 8000ab0:	fb07 1116 	mls	r1, r7, r6, r1
 8000ab4:	fb0c f506 	mul.w	r5, ip, r6
 8000ab8:	0c03      	lsrs	r3, r0, #16
 8000aba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000abe:	429d      	cmp	r5, r3
 8000ac0:	d908      	bls.n	8000ad4 <__divdi3+0x68>
 8000ac2:	1e71      	subs	r1, r6, #1
 8000ac4:	189b      	adds	r3, r3, r2
 8000ac6:	f080 8113 	bcs.w	8000cf0 <__divdi3+0x284>
 8000aca:	429d      	cmp	r5, r3
 8000acc:	f240 8110 	bls.w	8000cf0 <__divdi3+0x284>
 8000ad0:	3e02      	subs	r6, #2
 8000ad2:	189b      	adds	r3, r3, r2
 8000ad4:	1b59      	subs	r1, r3, r5
 8000ad6:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ada:	fb07 1315 	mls	r3, r7, r5, r1
 8000ade:	fb0c fc05 	mul.w	ip, ip, r5
 8000ae2:	b280      	uxth	r0, r0
 8000ae4:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8000ae8:	458c      	cmp	ip, r1
 8000aea:	d907      	bls.n	8000afc <__divdi3+0x90>
 8000aec:	1e6b      	subs	r3, r5, #1
 8000aee:	188a      	adds	r2, r1, r2
 8000af0:	f080 8100 	bcs.w	8000cf4 <__divdi3+0x288>
 8000af4:	4594      	cmp	ip, r2
 8000af6:	f240 80fd 	bls.w	8000cf4 <__divdi3+0x288>
 8000afa:	3d02      	subs	r5, #2
 8000afc:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 8000b00:	2500      	movs	r5, #0
 8000b02:	e003      	b.n	8000b0c <__divdi3+0xa0>
 8000b04:	428b      	cmp	r3, r1
 8000b06:	d90c      	bls.n	8000b22 <__divdi3+0xb6>
 8000b08:	2500      	movs	r5, #0
 8000b0a:	4629      	mov	r1, r5
 8000b0c:	460a      	mov	r2, r1
 8000b0e:	462b      	mov	r3, r5
 8000b10:	b114      	cbz	r4, 8000b18 <__divdi3+0xac>
 8000b12:	4252      	negs	r2, r2
 8000b14:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b18:	4610      	mov	r0, r2
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000b20:	4770      	bx	lr
 8000b22:	fab3 f583 	clz	r5, r3
 8000b26:	2d00      	cmp	r5, #0
 8000b28:	f040 8087 	bne.w	8000c3a <__divdi3+0x1ce>
 8000b2c:	428b      	cmp	r3, r1
 8000b2e:	d301      	bcc.n	8000b34 <__divdi3+0xc8>
 8000b30:	4282      	cmp	r2, r0
 8000b32:	d8ea      	bhi.n	8000b0a <__divdi3+0x9e>
 8000b34:	2500      	movs	r5, #0
 8000b36:	2101      	movs	r1, #1
 8000b38:	e7e8      	b.n	8000b0c <__divdi3+0xa0>
 8000b3a:	b912      	cbnz	r2, 8000b42 <__divdi3+0xd6>
 8000b3c:	2601      	movs	r6, #1
 8000b3e:	fbb6 f2f2 	udiv	r2, r6, r2
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d139      	bne.n	8000bbe <__divdi3+0x152>
 8000b4a:	1a8e      	subs	r6, r1, r2
 8000b4c:	0c13      	lsrs	r3, r2, #16
 8000b4e:	fa1f fc82 	uxth.w	ip, r2
 8000b52:	2501      	movs	r5, #1
 8000b54:	fbb6 f7f3 	udiv	r7, r6, r3
 8000b58:	fb03 6117 	mls	r1, r3, r7, r6
 8000b5c:	fb0c f807 	mul.w	r8, ip, r7
 8000b60:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8000b64:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 8000b68:	45b0      	cmp	r8, r6
 8000b6a:	d906      	bls.n	8000b7a <__divdi3+0x10e>
 8000b6c:	1e79      	subs	r1, r7, #1
 8000b6e:	18b6      	adds	r6, r6, r2
 8000b70:	d202      	bcs.n	8000b78 <__divdi3+0x10c>
 8000b72:	45b0      	cmp	r8, r6
 8000b74:	f200 80d3 	bhi.w	8000d1e <__divdi3+0x2b2>
 8000b78:	460f      	mov	r7, r1
 8000b7a:	ebc8 0606 	rsb	r6, r8, r6
 8000b7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8000b82:	fb03 6311 	mls	r3, r3, r1, r6
 8000b86:	fb0c fc01 	mul.w	ip, ip, r1
 8000b8a:	b280      	uxth	r0, r0
 8000b8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b90:	459c      	cmp	ip, r3
 8000b92:	d906      	bls.n	8000ba2 <__divdi3+0x136>
 8000b94:	1e4e      	subs	r6, r1, #1
 8000b96:	189a      	adds	r2, r3, r2
 8000b98:	d202      	bcs.n	8000ba0 <__divdi3+0x134>
 8000b9a:	4594      	cmp	ip, r2
 8000b9c:	f200 80c2 	bhi.w	8000d24 <__divdi3+0x2b8>
 8000ba0:	4631      	mov	r1, r6
 8000ba2:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8000ba6:	e7b1      	b.n	8000b0c <__divdi3+0xa0>
 8000ba8:	43e4      	mvns	r4, r4
 8000baa:	4252      	negs	r2, r2
 8000bac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bb0:	e766      	b.n	8000a80 <__divdi3+0x14>
 8000bb2:	4240      	negs	r0, r0
 8000bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000bbc:	e75d      	b.n	8000a7a <__divdi3+0xe>
 8000bbe:	40b2      	lsls	r2, r6
 8000bc0:	f1c6 0920 	rsb	r9, r6, #32
 8000bc4:	fa21 f709 	lsr.w	r7, r1, r9
 8000bc8:	fa20 f909 	lsr.w	r9, r0, r9
 8000bcc:	fa01 f106 	lsl.w	r1, r1, r6
 8000bd0:	0c13      	lsrs	r3, r2, #16
 8000bd2:	fbb7 f8f3 	udiv	r8, r7, r3
 8000bd6:	fa1f fc82 	uxth.w	ip, r2
 8000bda:	fb03 7718 	mls	r7, r3, r8, r7
 8000bde:	fb0c f508 	mul.w	r5, ip, r8
 8000be2:	ea49 0901 	orr.w	r9, r9, r1
 8000be6:	ea4f 4119 	mov.w	r1, r9, lsr #16
 8000bea:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8000bee:	40b0      	lsls	r0, r6
 8000bf0:	42bd      	cmp	r5, r7
 8000bf2:	d90a      	bls.n	8000c0a <__divdi3+0x19e>
 8000bf4:	18bf      	adds	r7, r7, r2
 8000bf6:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8000bfa:	f080 808e 	bcs.w	8000d1a <__divdi3+0x2ae>
 8000bfe:	42bd      	cmp	r5, r7
 8000c00:	f240 808b 	bls.w	8000d1a <__divdi3+0x2ae>
 8000c04:	f1a8 0802 	sub.w	r8, r8, #2
 8000c08:	18bf      	adds	r7, r7, r2
 8000c0a:	1b79      	subs	r1, r7, r5
 8000c0c:	fbb1 f5f3 	udiv	r5, r1, r3
 8000c10:	fb03 1715 	mls	r7, r3, r5, r1
 8000c14:	fb0c f605 	mul.w	r6, ip, r5
 8000c18:	fa1f f989 	uxth.w	r9, r9
 8000c1c:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 8000c20:	428e      	cmp	r6, r1
 8000c22:	d906      	bls.n	8000c32 <__divdi3+0x1c6>
 8000c24:	1e6f      	subs	r7, r5, #1
 8000c26:	1889      	adds	r1, r1, r2
 8000c28:	d271      	bcs.n	8000d0e <__divdi3+0x2a2>
 8000c2a:	428e      	cmp	r6, r1
 8000c2c:	d96f      	bls.n	8000d0e <__divdi3+0x2a2>
 8000c2e:	3d02      	subs	r5, #2
 8000c30:	1889      	adds	r1, r1, r2
 8000c32:	1b8e      	subs	r6, r1, r6
 8000c34:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8000c38:	e78c      	b.n	8000b54 <__divdi3+0xe8>
 8000c3a:	f1c5 0120 	rsb	r1, r5, #32
 8000c3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c42:	fa06 f605 	lsl.w	r6, r6, r5
 8000c46:	fa27 f201 	lsr.w	r2, r7, r1
 8000c4a:	fa07 f705 	lsl.w	r7, r7, r5
 8000c4e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c52:	431e      	orrs	r6, r3
 8000c54:	ea4f 4916 	mov.w	r9, r6, lsr #16
 8000c58:	fbb2 f8f9 	udiv	r8, r2, r9
 8000c5c:	fa1f fa86 	uxth.w	sl, r6
 8000c60:	fb09 2218 	mls	r2, r9, r8, r2
 8000c64:	fb0a fb08 	mul.w	fp, sl, r8
 8000c68:	430f      	orrs	r7, r1
 8000c6a:	0c3b      	lsrs	r3, r7, #16
 8000c6c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000c70:	4593      	cmp	fp, r2
 8000c72:	fa0c fc05 	lsl.w	ip, ip, r5
 8000c76:	d908      	bls.n	8000c8a <__divdi3+0x21e>
 8000c78:	1992      	adds	r2, r2, r6
 8000c7a:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8000c7e:	d24a      	bcs.n	8000d16 <__divdi3+0x2aa>
 8000c80:	4593      	cmp	fp, r2
 8000c82:	d948      	bls.n	8000d16 <__divdi3+0x2aa>
 8000c84:	f1a8 0802 	sub.w	r8, r8, #2
 8000c88:	1992      	adds	r2, r2, r6
 8000c8a:	ebcb 0302 	rsb	r3, fp, r2
 8000c8e:	fbb3 f1f9 	udiv	r1, r3, r9
 8000c92:	fb09 3211 	mls	r2, r9, r1, r3
 8000c96:	fb0a fa01 	mul.w	sl, sl, r1
 8000c9a:	b2bf      	uxth	r7, r7
 8000c9c:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 8000ca0:	459a      	cmp	sl, r3
 8000ca2:	d906      	bls.n	8000cb2 <__divdi3+0x246>
 8000ca4:	1e4a      	subs	r2, r1, #1
 8000ca6:	199b      	adds	r3, r3, r6
 8000ca8:	d233      	bcs.n	8000d12 <__divdi3+0x2a6>
 8000caa:	459a      	cmp	sl, r3
 8000cac:	d931      	bls.n	8000d12 <__divdi3+0x2a6>
 8000cae:	3902      	subs	r1, #2
 8000cb0:	199b      	adds	r3, r3, r6
 8000cb2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000cb6:	0c0f      	lsrs	r7, r1, #16
 8000cb8:	fa1f f88c 	uxth.w	r8, ip
 8000cbc:	fb08 f607 	mul.w	r6, r8, r7
 8000cc0:	b28a      	uxth	r2, r1
 8000cc2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8000cc6:	fb08 f802 	mul.w	r8, r8, r2
 8000cca:	fb0c 6202 	mla	r2, ip, r2, r6
 8000cce:	fb0c fc07 	mul.w	ip, ip, r7
 8000cd2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8000cd6:	4296      	cmp	r6, r2
 8000cd8:	bf88      	it	hi
 8000cda:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 8000cde:	ebca 0303 	rsb	r3, sl, r3
 8000ce2:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 8000ce6:	4563      	cmp	r3, ip
 8000ce8:	d30e      	bcc.n	8000d08 <__divdi3+0x29c>
 8000cea:	d005      	beq.n	8000cf8 <__divdi3+0x28c>
 8000cec:	2500      	movs	r5, #0
 8000cee:	e70d      	b.n	8000b0c <__divdi3+0xa0>
 8000cf0:	460e      	mov	r6, r1
 8000cf2:	e6ef      	b.n	8000ad4 <__divdi3+0x68>
 8000cf4:	461d      	mov	r5, r3
 8000cf6:	e701      	b.n	8000afc <__divdi3+0x90>
 8000cf8:	fa00 f005 	lsl.w	r0, r0, r5
 8000cfc:	fa1f f888 	uxth.w	r8, r8
 8000d00:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 8000d04:	42a8      	cmp	r0, r5
 8000d06:	d2f1      	bcs.n	8000cec <__divdi3+0x280>
 8000d08:	3901      	subs	r1, #1
 8000d0a:	2500      	movs	r5, #0
 8000d0c:	e6fe      	b.n	8000b0c <__divdi3+0xa0>
 8000d0e:	463d      	mov	r5, r7
 8000d10:	e78f      	b.n	8000c32 <__divdi3+0x1c6>
 8000d12:	4611      	mov	r1, r2
 8000d14:	e7cd      	b.n	8000cb2 <__divdi3+0x246>
 8000d16:	4688      	mov	r8, r1
 8000d18:	e7b7      	b.n	8000c8a <__divdi3+0x21e>
 8000d1a:	46b0      	mov	r8, r6
 8000d1c:	e775      	b.n	8000c0a <__divdi3+0x19e>
 8000d1e:	3f02      	subs	r7, #2
 8000d20:	18b6      	adds	r6, r6, r2
 8000d22:	e72a      	b.n	8000b7a <__divdi3+0x10e>
 8000d24:	3902      	subs	r1, #2
 8000d26:	e73c      	b.n	8000ba2 <__divdi3+0x136>

08000d28 <__udivdi3>:
 8000d28:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8000d2c:	4614      	mov	r4, r2
 8000d2e:	4605      	mov	r5, r0
 8000d30:	460e      	mov	r6, r1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d13d      	bne.n	8000db2 <__udivdi3+0x8a>
 8000d36:	428a      	cmp	r2, r1
 8000d38:	d949      	bls.n	8000dce <__udivdi3+0xa6>
 8000d3a:	fab2 f782 	clz	r7, r2
 8000d3e:	b147      	cbz	r7, 8000d52 <__udivdi3+0x2a>
 8000d40:	f1c7 0120 	rsb	r1, r7, #32
 8000d44:	fa20 f201 	lsr.w	r2, r0, r1
 8000d48:	fa06 f607 	lsl.w	r6, r6, r7
 8000d4c:	40bc      	lsls	r4, r7
 8000d4e:	40bd      	lsls	r5, r7
 8000d50:	4316      	orrs	r6, r2
 8000d52:	0c22      	lsrs	r2, r4, #16
 8000d54:	fbb6 f0f2 	udiv	r0, r6, r2
 8000d58:	b2a1      	uxth	r1, r4
 8000d5a:	fb02 6610 	mls	r6, r2, r0, r6
 8000d5e:	fb01 f300 	mul.w	r3, r1, r0
 8000d62:	0c2f      	lsrs	r7, r5, #16
 8000d64:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000d68:	42b3      	cmp	r3, r6
 8000d6a:	d908      	bls.n	8000d7e <__udivdi3+0x56>
 8000d6c:	1e47      	subs	r7, r0, #1
 8000d6e:	1936      	adds	r6, r6, r4
 8000d70:	f080 80fa 	bcs.w	8000f68 <__udivdi3+0x240>
 8000d74:	42b3      	cmp	r3, r6
 8000d76:	f240 80f7 	bls.w	8000f68 <__udivdi3+0x240>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	1936      	adds	r6, r6, r4
 8000d7e:	1af6      	subs	r6, r6, r3
 8000d80:	fbb6 f3f2 	udiv	r3, r6, r2
 8000d84:	fb02 6213 	mls	r2, r2, r3, r6
 8000d88:	fb01 f103 	mul.w	r1, r1, r3
 8000d8c:	b2ad      	uxth	r5, r5
 8000d8e:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 8000d92:	4291      	cmp	r1, r2
 8000d94:	d907      	bls.n	8000da6 <__udivdi3+0x7e>
 8000d96:	1e5e      	subs	r6, r3, #1
 8000d98:	1912      	adds	r2, r2, r4
 8000d9a:	f080 80e7 	bcs.w	8000f6c <__udivdi3+0x244>
 8000d9e:	4291      	cmp	r1, r2
 8000da0:	f240 80e4 	bls.w	8000f6c <__udivdi3+0x244>
 8000da4:	3b02      	subs	r3, #2
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	2100      	movs	r1, #0
 8000dac:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8000db0:	4770      	bx	lr
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d843      	bhi.n	8000e3e <__udivdi3+0x116>
 8000db6:	fab3 f483 	clz	r4, r3
 8000dba:	2c00      	cmp	r4, #0
 8000dbc:	d142      	bne.n	8000e44 <__udivdi3+0x11c>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivdi3+0xa0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80e1 	bhi.w	8000f8a <__udivdi3+0x262>
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2001      	movs	r0, #1
 8000dcc:	e7ee      	b.n	8000dac <__udivdi3+0x84>
 8000dce:	b912      	cbnz	r2, 8000dd6 <__udivdi3+0xae>
 8000dd0:	2701      	movs	r7, #1
 8000dd2:	fbb7 f4f2 	udiv	r4, r7, r2
 8000dd6:	fab4 f284 	clz	r2, r4
 8000dda:	2a00      	cmp	r2, #0
 8000ddc:	f040 8089 	bne.w	8000ef2 <__udivdi3+0x1ca>
 8000de0:	1b0a      	subs	r2, r1, r4
 8000de2:	0c23      	lsrs	r3, r4, #16
 8000de4:	b2a7      	uxth	r7, r4
 8000de6:	2101      	movs	r1, #1
 8000de8:	fbb2 f6f3 	udiv	r6, r2, r3
 8000dec:	fb03 2216 	mls	r2, r3, r6, r2
 8000df0:	fb07 f006 	mul.w	r0, r7, r6
 8000df4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000df8:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 8000dfc:	4290      	cmp	r0, r2
 8000dfe:	d907      	bls.n	8000e10 <__udivdi3+0xe8>
 8000e00:	1912      	adds	r2, r2, r4
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e06:	d202      	bcs.n	8000e0e <__udivdi3+0xe6>
 8000e08:	4290      	cmp	r0, r2
 8000e0a:	f200 80d0 	bhi.w	8000fae <__udivdi3+0x286>
 8000e0e:	4666      	mov	r6, ip
 8000e10:	1a12      	subs	r2, r2, r0
 8000e12:	fbb2 f0f3 	udiv	r0, r2, r3
 8000e16:	fb03 2310 	mls	r3, r3, r0, r2
 8000e1a:	fb07 f700 	mul.w	r7, r7, r0
 8000e1e:	b2ad      	uxth	r5, r5
 8000e20:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8000e24:	429f      	cmp	r7, r3
 8000e26:	d907      	bls.n	8000e38 <__udivdi3+0x110>
 8000e28:	1e42      	subs	r2, r0, #1
 8000e2a:	191b      	adds	r3, r3, r4
 8000e2c:	f080 80a0 	bcs.w	8000f70 <__udivdi3+0x248>
 8000e30:	429f      	cmp	r7, r3
 8000e32:	f240 809d 	bls.w	8000f70 <__udivdi3+0x248>
 8000e36:	3802      	subs	r0, #2
 8000e38:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e3c:	e7b6      	b.n	8000dac <__udivdi3+0x84>
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4608      	mov	r0, r1
 8000e42:	e7b3      	b.n	8000dac <__udivdi3+0x84>
 8000e44:	f1c4 0620 	rsb	r6, r4, #32
 8000e48:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4c:	fa03 f304 	lsl.w	r3, r3, r4
 8000e50:	fa21 f506 	lsr.w	r5, r1, r6
 8000e54:	fa01 f104 	lsl.w	r1, r1, r4
 8000e58:	fa20 f606 	lsr.w	r6, r0, r6
 8000e5c:	433b      	orrs	r3, r7
 8000e5e:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e62:	fbb5 f7fc 	udiv	r7, r5, ip
 8000e66:	fa1f f883 	uxth.w	r8, r3
 8000e6a:	fb0c 5517 	mls	r5, ip, r7, r5
 8000e6e:	fb08 f907 	mul.w	r9, r8, r7
 8000e72:	ea46 0a01 	orr.w	sl, r6, r1
 8000e76:	ea4f 411a 	mov.w	r1, sl, lsr #16
 8000e7a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8000e7e:	45a9      	cmp	r9, r5
 8000e80:	fa02 f204 	lsl.w	r2, r2, r4
 8000e84:	d904      	bls.n	8000e90 <__udivdi3+0x168>
 8000e86:	1e7e      	subs	r6, r7, #1
 8000e88:	18ed      	adds	r5, r5, r3
 8000e8a:	f0c0 8081 	bcc.w	8000f90 <__udivdi3+0x268>
 8000e8e:	4637      	mov	r7, r6
 8000e90:	ebc9 0105 	rsb	r1, r9, r5
 8000e94:	fbb1 f6fc 	udiv	r6, r1, ip
 8000e98:	fb0c 1516 	mls	r5, ip, r6, r1
 8000e9c:	fb08 f806 	mul.w	r8, r8, r6
 8000ea0:	fa1f fa8a 	uxth.w	sl, sl
 8000ea4:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 8000ea8:	4588      	cmp	r8, r1
 8000eaa:	d903      	bls.n	8000eb4 <__udivdi3+0x18c>
 8000eac:	1e75      	subs	r5, r6, #1
 8000eae:	18c9      	adds	r1, r1, r3
 8000eb0:	d374      	bcc.n	8000f9c <__udivdi3+0x274>
 8000eb2:	462e      	mov	r6, r5
 8000eb4:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 8000eb8:	0c37      	lsrs	r7, r6, #16
 8000eba:	fa1f fc82 	uxth.w	ip, r2
 8000ebe:	fb0c f507 	mul.w	r5, ip, r7
 8000ec2:	0c12      	lsrs	r2, r2, #16
 8000ec4:	b2b3      	uxth	r3, r6
 8000ec6:	fb0c fc03 	mul.w	ip, ip, r3
 8000eca:	fb02 5303 	mla	r3, r2, r3, r5
 8000ece:	fb02 f207 	mul.w	r2, r2, r7
 8000ed2:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 8000ed6:	429d      	cmp	r5, r3
 8000ed8:	bf88      	it	hi
 8000eda:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 8000ede:	ebc8 0101 	rsb	r1, r8, r1
 8000ee2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8000ee6:	4291      	cmp	r1, r2
 8000ee8:	d34c      	bcc.n	8000f84 <__udivdi3+0x25c>
 8000eea:	d043      	beq.n	8000f74 <__udivdi3+0x24c>
 8000eec:	4630      	mov	r0, r6
 8000eee:	2100      	movs	r1, #0
 8000ef0:	e75c      	b.n	8000dac <__udivdi3+0x84>
 8000ef2:	4094      	lsls	r4, r2
 8000ef4:	f1c2 0520 	rsb	r5, r2, #32
 8000ef8:	fa21 f605 	lsr.w	r6, r1, r5
 8000efc:	fa20 f505 	lsr.w	r5, r0, r5
 8000f00:	fa01 f102 	lsl.w	r1, r1, r2
 8000f04:	0c23      	lsrs	r3, r4, #16
 8000f06:	fbb6 fcf3 	udiv	ip, r6, r3
 8000f0a:	b2a7      	uxth	r7, r4
 8000f0c:	fb03 661c 	mls	r6, r3, ip, r6
 8000f10:	fb07 f80c 	mul.w	r8, r7, ip
 8000f14:	4329      	orrs	r1, r5
 8000f16:	0c0d      	lsrs	r5, r1, #16
 8000f18:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8000f1c:	45b0      	cmp	r8, r6
 8000f1e:	fa00 f502 	lsl.w	r5, r0, r2
 8000f22:	d908      	bls.n	8000f36 <__udivdi3+0x20e>
 8000f24:	1936      	adds	r6, r6, r4
 8000f26:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000f2a:	d23e      	bcs.n	8000faa <__udivdi3+0x282>
 8000f2c:	45b0      	cmp	r8, r6
 8000f2e:	d93c      	bls.n	8000faa <__udivdi3+0x282>
 8000f30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f34:	1936      	adds	r6, r6, r4
 8000f36:	ebc8 0206 	rsb	r2, r8, r6
 8000f3a:	fbb2 f0f3 	udiv	r0, r2, r3
 8000f3e:	fb03 2610 	mls	r6, r3, r0, r2
 8000f42:	fb07 f800 	mul.w	r8, r7, r0
 8000f46:	b289      	uxth	r1, r1
 8000f48:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
 8000f4c:	4590      	cmp	r8, r2
 8000f4e:	d906      	bls.n	8000f5e <__udivdi3+0x236>
 8000f50:	1e46      	subs	r6, r0, #1
 8000f52:	1912      	adds	r2, r2, r4
 8000f54:	d227      	bcs.n	8000fa6 <__udivdi3+0x27e>
 8000f56:	4590      	cmp	r8, r2
 8000f58:	d925      	bls.n	8000fa6 <__udivdi3+0x27e>
 8000f5a:	3802      	subs	r0, #2
 8000f5c:	1912      	adds	r2, r2, r4
 8000f5e:	ebc8 0202 	rsb	r2, r8, r2
 8000f62:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 8000f66:	e73f      	b.n	8000de8 <__udivdi3+0xc0>
 8000f68:	4638      	mov	r0, r7
 8000f6a:	e708      	b.n	8000d7e <__udivdi3+0x56>
 8000f6c:	4633      	mov	r3, r6
 8000f6e:	e71a      	b.n	8000da6 <__udivdi3+0x7e>
 8000f70:	4610      	mov	r0, r2
 8000f72:	e761      	b.n	8000e38 <__udivdi3+0x110>
 8000f74:	fa00 f004 	lsl.w	r0, r0, r4
 8000f78:	fa1f fc8c 	uxth.w	ip, ip
 8000f7c:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 8000f80:	4298      	cmp	r0, r3
 8000f82:	d2b3      	bcs.n	8000eec <__udivdi3+0x1c4>
 8000f84:	1e70      	subs	r0, r6, #1
 8000f86:	2100      	movs	r1, #0
 8000f88:	e710      	b.n	8000dac <__udivdi3+0x84>
 8000f8a:	4621      	mov	r1, r4
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	e70d      	b.n	8000dac <__udivdi3+0x84>
 8000f90:	45a9      	cmp	r9, r5
 8000f92:	f67f af7c 	bls.w	8000e8e <__udivdi3+0x166>
 8000f96:	3f02      	subs	r7, #2
 8000f98:	18ed      	adds	r5, r5, r3
 8000f9a:	e779      	b.n	8000e90 <__udivdi3+0x168>
 8000f9c:	4588      	cmp	r8, r1
 8000f9e:	d988      	bls.n	8000eb2 <__udivdi3+0x18a>
 8000fa0:	3e02      	subs	r6, #2
 8000fa2:	18c9      	adds	r1, r1, r3
 8000fa4:	e786      	b.n	8000eb4 <__udivdi3+0x18c>
 8000fa6:	4630      	mov	r0, r6
 8000fa8:	e7d9      	b.n	8000f5e <__udivdi3+0x236>
 8000faa:	4684      	mov	ip, r0
 8000fac:	e7c3      	b.n	8000f36 <__udivdi3+0x20e>
 8000fae:	3e02      	subs	r6, #2
 8000fb0:	1912      	adds	r2, r2, r4
 8000fb2:	e72d      	b.n	8000e10 <__udivdi3+0xe8>

08000fb4 <LED_Tick>:
void Test_DCMOTOR();



void LED_Tick( void )
{
 8000fb4:	b508      	push	{r3, lr}
	Hw_Led_Toggle(0);
 8000fb6:	f642 73f5 	movw	r3, #12277	; 0x2ff5
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000fc0:	4798      	blx	r3
 8000fc2:	bd08      	pop	{r3, pc}

08000fc4 <main>:
     ARG     : 	void
     RET     : 	
     			int
---------------------------------------------------------------------------*/
int main(void)
{
 8000fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Main_Init( void )
{
	Hw_Init();
 8000fc8:	4b19      	ldr	r3, [pc, #100]	; (8001030 <main+0x6c>)
     ARG     : 	void
     RET     : 	
     			int
---------------------------------------------------------------------------*/
int main(void)
{
 8000fca:	b083      	sub	sp, #12
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Main_Init( void )
{
	Hw_Init();
 8000fcc:	4798      	blx	r3
	Ap_Init();
	
	Hw_Timer_Set  ( HW_TIMER_CH_LED, 1000, LOOP_TIME, LED_Tick, NULL );
 8000fce:	2400      	movs	r4, #0
     RET     : void
---------------------------------------------------------------------------*/
void Main_Init( void )
{
	Hw_Init();
	Ap_Init();
 8000fd0:	4818      	ldr	r0, [pc, #96]	; (8001034 <main+0x70>)
 8000fd2:	4780      	blx	r0
	
	Hw_Timer_Set  ( HW_TIMER_CH_LED, 1000, LOOP_TIME, LED_Tick, NULL );
 8000fd4:	4d18      	ldr	r5, [pc, #96]	; (8001038 <main+0x74>)
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	4b18      	ldr	r3, [pc, #96]	; (800103c <main+0x78>)
 8000fda:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fde:	4620      	mov	r0, r4
 8000fe0:	9400      	str	r4, [sp, #0]
 8000fe2:	47a8      	blx	r5
	Hw_Timer_Start( HW_TIMER_CH_LED );	
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4916      	ldr	r1, [pc, #88]	; (8001040 <main+0x7c>)
 8000fe8:	4788      	blx	r1
	//
	//Ap_RadioMenu_ExeCmd();    
	//Ap_GLcdMenu_ExeCmd();    
	//Ap_EduMenu_ExeCmd();

	Lb_printf("ezExplorer\n");
 8000fea:	4816      	ldr	r0, [pc, #88]	; (8001044 <main+0x80>)
 8000fec:	4a16      	ldr	r2, [pc, #88]	; (8001048 <main+0x84>)
 8000fee:	4790      	blx	r2
    	//Test_DCMOTOR();
    	Ap_StrCmd_ExeCmd();

    	//--    
    	//
    	if( (Hw_Timer_Get_CountValue()%100) == 0 )
 8000ff0:	f248 551f 	movw	r5, #34079	; 0x851f
 8000ff4:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8001054 <main+0x90>
 8000ff8:	4f14      	ldr	r7, [pc, #80]	; (800104c <main+0x88>)
 8000ffa:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8001058 <main+0x94>
 8000ffe:	f8df a05c 	ldr.w	sl, [pc, #92]	; 800105c <main+0x98>
 8001002:	f2c5 15eb 	movt	r5, #20971	; 0x51eb
 8001006:	2664      	movs	r6, #100	; 0x64

	Lb_printf("ezExplorer\n");
    while(1)
    {
    	//Test_DCMOTOR();
    	Ap_StrCmd_ExeCmd();
 8001008:	47c0      	blx	r8

    	//--    
    	//
    	if( (Hw_Timer_Get_CountValue()%100) == 0 )
 800100a:	47b8      	blx	r7
 800100c:	fba5 3400 	umull	r3, r4, r5, r0
 8001010:	0963      	lsrs	r3, r4, #5
 8001012:	fb06 0413 	mls	r4, r6, r3, r0
 8001016:	2c00      	cmp	r4, #0
 8001018:	d1f6      	bne.n	8001008 <main+0x44>
    	{ 
    		Ap_StrCmd_SendInfo( ERR_NONE, "SONIC %d %d\n", Hw_Sonic_GetDistanceMM(0), Hw_Sonic_GetDistanceMM(1) ); 
 800101a:	4620      	mov	r0, r4
 800101c:	47c8      	blx	r9
 800101e:	4683      	mov	fp, r0
 8001020:	2001      	movs	r0, #1
 8001022:	47c8      	blx	r9
 8001024:	490a      	ldr	r1, [pc, #40]	; (8001050 <main+0x8c>)
 8001026:	4603      	mov	r3, r0
 8001028:	465a      	mov	r2, fp
 800102a:	4620      	mov	r0, r4
 800102c:	47d0      	blx	sl
 800102e:	e7eb      	b.n	8001008 <main+0x44>
 8001030:	08002bd1 	.word	0x08002bd1
 8001034:	08001061 	.word	0x08001061
 8001038:	080034d9 	.word	0x080034d9
 800103c:	08000fb5 	.word	0x08000fb5
 8001040:	080034f9 	.word	0x080034f9
 8001044:	0800e1e8 	.word	0x0800e1e8
 8001048:	08002275 	.word	0x08002275
 800104c:	0800350d 	.word	0x0800350d
 8001050:	0800e1f4 	.word	0x0800e1f4
 8001054:	08001729 	.word	0x08001729
 8001058:	08003da9 	.word	0x08003da9
 800105c:	08001325 	.word	0x08001325

08001060 <Ap_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Ap_Init( void )
{
 8001060:	b508      	push	{r3, lr}
	{
		Lb_printf("Radio Init Fail\n");
	}
	*/

	Ap_StrCmd_Init();
 8001062:	f241 2329 	movw	r3, #4649	; 0x1229
 8001066:	f6c0 0300 	movt	r3, #2048	; 0x800
 800106a:	4798      	blx	r3
	Ap_StrCmd_List();
 800106c:	f641 00f9 	movw	r0, #6393	; 0x18f9
 8001070:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001074:	4780      	blx	r0
 8001076:	bd08      	pop	{r3, pc}

08001078 <Ap_StrCmd_PutFunc>:

void Ap_StrCmd_Echo( u8 OpCode,  void *arg );


void Ap_StrCmd_PutFunc( char Ch )
{
 8001078:	b508      	push	{r3, lr}
	Hw_Uart_Putch( HW_USE_UART_CH_STRCMD, Ch );
 800107a:	f642 63c1 	movw	r3, #11969	; 0x2ec1

void Ap_StrCmd_Echo( u8 OpCode,  void *arg );


void Ap_StrCmd_PutFunc( char Ch )
{
 800107e:	4601      	mov	r1, r0
	Hw_Uart_Putch( HW_USE_UART_CH_STRCMD, Ch );
 8001080:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001084:	2000      	movs	r0, #0
 8001086:	4798      	blx	r3
 8001088:	bd08      	pop	{r3, pc}
 800108a:	bf00      	nop

0800108c <Ap_StrCmd_CallBack_RxdISR>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CallBack_RxdISR( char Ch )
{	
 800108c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if( Ap_StrCmd_ChSize >= AP_STRCMD_STR_MAX )
 800108e:	4b1a      	ldr	r3, [pc, #104]	; (80010f8 <Ap_StrCmd_CallBack_RxdISR+0x6c>)
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CallBack_RxdISR( char Ch )
{	
 8001090:	4604      	mov	r4, r0

	if( Ap_StrCmd_ChSize >= AP_STRCMD_STR_MAX )
 8001092:	881a      	ldrh	r2, [r3, #0]
 8001094:	b290      	uxth	r0, r2
 8001096:	283b      	cmp	r0, #59	; 0x3b
 8001098:	d901      	bls.n	800109e <Ap_StrCmd_CallBack_RxdISR+0x12>
	{
		Ap_StrCmd_ChSize = 0;
 800109a:	2100      	movs	r1, #0
 800109c:	8019      	strh	r1, [r3, #0]
	}
	
	//Ch = toupper( Ch );
	
	Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = Ch;
 800109e:	8818      	ldrh	r0, [r3, #0]
	
	Ap_StrCmd_ChSize++;
 80010a0:	8819      	ldrh	r1, [r3, #0]
		Ap_StrCmd_ChSize = 0;
	}
	
	//Ch = toupper( Ch );
	
	Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = Ch;
 80010a2:	4a16      	ldr	r2, [pc, #88]	; (80010fc <Ap_StrCmd_CallBack_RxdISR+0x70>)
	
	Ap_StrCmd_ChSize++;
 80010a4:	3101      	adds	r1, #1
		Ap_StrCmd_ChSize = 0;
	}
	
	//Ch = toupper( Ch );
	
	Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = Ch;
 80010a6:	b280      	uxth	r0, r0
	
	Ap_StrCmd_ChSize++;
 80010a8:	b289      	uxth	r1, r1
	

	if( Ch == 0x0D )  // '\n'
 80010aa:	2c0d      	cmp	r4, #13
	
	//Ch = toupper( Ch );
	
	Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = Ch;
	
	Ap_StrCmd_ChSize++;
 80010ac:	8019      	strh	r1, [r3, #0]
		Ap_StrCmd_ChSize = 0;
	}
	
	//Ch = toupper( Ch );
	
	Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = Ch;
 80010ae:	5414      	strb	r4, [r2, r0]
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <Ap_StrCmd_CallBack_RxdISR+0x6c>)
	
	Ap_StrCmd_ChSize++;
	

	if( Ch == 0x0D )  // '\n'
 80010b2:	d010      	beq.n	80010d6 <Ap_StrCmd_CallBack_RxdISR+0x4a>
		Ap_StrCmd_LoopCheck = 1;
		
		Ap_StrCmd_Q_Push( AP_STRCMD_Q_RX_CH, (AP_STRCMD_CMD_OBJ *)Ap_StrCmd_CmdStr );
	}

	if( Ap_StrCmd_EchoEnable == TRUE )
 80010b4:	4812      	ldr	r0, [pc, #72]	; (8001100 <Ap_StrCmd_CallBack_RxdISR+0x74>)
 80010b6:	7801      	ldrb	r1, [r0, #0]
 80010b8:	2901      	cmp	r1, #1
 80010ba:	d000      	beq.n	80010be <Ap_StrCmd_CallBack_RxdISR+0x32>
 80010bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	{
		if( Ap_StrCmd_PutchPtr != NULL_FUNC )
 80010be:	4d11      	ldr	r5, [pc, #68]	; (8001104 <Ap_StrCmd_CallBack_RxdISR+0x78>)
 80010c0:	682a      	ldr	r2, [r5, #0]
 80010c2:	2a00      	cmp	r2, #0
 80010c4:	d0fa      	beq.n	80010bc <Ap_StrCmd_CallBack_RxdISR+0x30>
		{

			(*Ap_StrCmd_PutchPtr)( Ch );
 80010c6:	4620      	mov	r0, r4
 80010c8:	4790      	blx	r2
			
			if( Ch == '\r' )
 80010ca:	2c0d      	cmp	r4, #13
 80010cc:	d1f6      	bne.n	80010bc <Ap_StrCmd_CallBack_RxdISR+0x30>
			{
				(*Ap_StrCmd_PutchPtr)( '\n' );	
 80010ce:	682b      	ldr	r3, [r5, #0]
 80010d0:	200a      	movs	r0, #10
 80010d2:	4798      	blx	r3
 80010d4:	e7f2      	b.n	80010bc <Ap_StrCmd_CallBack_RxdISR+0x30>
	Ap_StrCmd_ChSize++;
	

	if( Ch == 0x0D )  // '\n'
	{
		Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = 0;
 80010d6:	881f      	ldrh	r7, [r3, #0]
 80010d8:	2600      	movs	r6, #0
 80010da:	b2bf      	uxth	r7, r7
		Ap_StrCmd_DlyCheck  = 1;
		
		Ap_StrCmd_CmdCheck  = 1;
		Ap_StrCmd_LoopCheck = 1;
		
		Ap_StrCmd_Q_Push( AP_STRCMD_Q_RX_CH, (AP_STRCMD_CMD_OBJ *)Ap_StrCmd_CmdStr );
 80010dc:	4611      	mov	r1, r2
	Ap_StrCmd_ChSize++;
	

	if( Ch == 0x0D )  // '\n'
	{
		Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = 0;
 80010de:	55d6      	strb	r6, [r2, r7]
		
		Ap_StrCmd_ChSize    = 0;
		Ap_StrCmd_DlyCheck  = 1;
 80010e0:	4a09      	ldr	r2, [pc, #36]	; (8001108 <Ap_StrCmd_CallBack_RxdISR+0x7c>)
 80010e2:	2501      	movs	r5, #1

	if( Ch == 0x0D )  // '\n'
	{
		Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = 0;
		
		Ap_StrCmd_ChSize    = 0;
 80010e4:	801e      	strh	r6, [r3, #0]
		Ap_StrCmd_DlyCheck  = 1;
		
		Ap_StrCmd_CmdCheck  = 1;
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <Ap_StrCmd_CallBack_RxdISR+0x80>)
	if( Ch == 0x0D )  // '\n'
	{
		Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = 0;
		
		Ap_StrCmd_ChSize    = 0;
		Ap_StrCmd_DlyCheck  = 1;
 80010e8:	7015      	strb	r5, [r2, #0]
		
		Ap_StrCmd_CmdCheck  = 1;
		Ap_StrCmd_LoopCheck = 1;
 80010ea:	4a09      	ldr	r2, [pc, #36]	; (8001110 <Ap_StrCmd_CallBack_RxdISR+0x84>)
		Ap_StrCmd_CmdStr[ Ap_StrCmd_ChSize ] = 0;
		
		Ap_StrCmd_ChSize    = 0;
		Ap_StrCmd_DlyCheck  = 1;
		
		Ap_StrCmd_CmdCheck  = 1;
 80010ec:	701d      	strb	r5, [r3, #0]
		Ap_StrCmd_LoopCheck = 1;
		
		Ap_StrCmd_Q_Push( AP_STRCMD_Q_RX_CH, (AP_STRCMD_CMD_OBJ *)Ap_StrCmd_CmdStr );
 80010ee:	4630      	mov	r0, r6
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <Ap_StrCmd_CallBack_RxdISR+0x88>)
		
		Ap_StrCmd_ChSize    = 0;
		Ap_StrCmd_DlyCheck  = 1;
		
		Ap_StrCmd_CmdCheck  = 1;
		Ap_StrCmd_LoopCheck = 1;
 80010f2:	7015      	strb	r5, [r2, #0]
		
		Ap_StrCmd_Q_Push( AP_STRCMD_Q_RX_CH, (AP_STRCMD_CMD_OBJ *)Ap_StrCmd_CmdStr );
 80010f4:	4798      	blx	r3
 80010f6:	e7dd      	b.n	80010b4 <Ap_StrCmd_CallBack_RxdISR+0x28>
 80010f8:	20000ed0 	.word	0x20000ed0
 80010fc:	20000ed4 	.word	0x20000ed4
 8001100:	20000a00 	.word	0x20000a00
 8001104:	20000f1c 	.word	0x20000f1c
 8001108:	20000f10 	.word	0x20000f10
 800110c:	20000ed2 	.word	0x20000ed2
 8001110:	20000f20 	.word	0x20000f20
 8001114:	08001795 	.word	0x08001795

08001118 <Ap_StrCmd_AddCmd>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
{
 8001118:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
 800111c:	4f40      	ldr	r7, [pc, #256]	; (8001220 <Ap_StrCmd_AddCmd+0x108>)
 800111e:	883b      	ldrh	r3, [r7, #0]
 8001120:	b29b      	uxth	r3, r3
 8001122:	2b13      	cmp	r3, #19
 8001124:	d875      	bhi.n	8001212 <Ap_StrCmd_AddCmd+0xfa>
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
 8001126:	f8b7 9000 	ldrh.w	r9, [r7]
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 800112a:	7804      	ldrb	r4, [r0, #0]
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
{

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
 800112c:	fa1f f989 	uxth.w	r9, r9
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 8001130:	2c00      	cmp	r4, #0
 8001132:	d072      	beq.n	800121a <Ap_StrCmd_AddCmd+0x102>
 8001134:	2400      	movs	r4, #0

		Size++;
 8001136:	1c63      	adds	r3, r4, #1
 8001138:	b29c      	uxth	r4, r3
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 800113a:	5d03      	ldrb	r3, [r0, r4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1fa      	bne.n	8001136 <Ap_StrCmd_AddCmd+0x1e>
     TITLE   : Ap_StrCmd_AddCmd
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
 8001140:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 8001224 <Ap_StrCmd_AddCmd+0x10c>
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 8001144:	b304      	cbz	r4, 8001188 <Ap_StrCmd_AddCmd+0x70>
     TITLE   : Ap_StrCmd_AddCmd
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
 8001146:	262c      	movs	r6, #44	; 0x2c
 8001148:	fb06 c609 	mla	r6, r6, r9, ip
 800114c:	2301      	movs	r3, #1

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
	{
		Dest[i] = Origin[i];
 800114e:	f890 8000 	ldrb.w	r8, [r0]
 8001152:	1e65      	subs	r5, r4, #1
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 8001154:	42a3      	cmp	r3, r4
	{
		Dest[i] = Origin[i];
 8001156:	f886 8000 	strb.w	r8, [r6]
 800115a:	ea05 0503 	and.w	r5, r5, r3
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 800115e:	d213      	bcs.n	8001188 <Ap_StrCmd_AddCmd+0x70>
 8001160:	b125      	cbz	r5, 800116c <Ap_StrCmd_AddCmd+0x54>
	{
		Dest[i] = Origin[i];
 8001162:	7845      	ldrb	r5, [r0, #1]
 8001164:	2302      	movs	r3, #2
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 8001166:	42a3      	cmp	r3, r4
	{
		Dest[i] = Origin[i];
 8001168:	7075      	strb	r5, [r6, #1]
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 800116a:	d20d      	bcs.n	8001188 <Ap_StrCmd_AddCmd+0x70>
	{
		Dest[i] = Origin[i];
 800116c:	f810 a003 	ldrb.w	sl, [r0, r3]
 8001170:	1c5d      	adds	r5, r3, #1
 8001172:	f806 a003 	strb.w	sl, [r6, r3]
 8001176:	3302      	adds	r3, #2
 8001178:	f810 a005 	ldrb.w	sl, [r0, r5]
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 800117c:	fa1f f883 	uxth.w	r8, r3
 8001180:	45a0      	cmp	r8, r4
	{
		Dest[i] = Origin[i];
 8001182:	f806 a005 	strb.w	sl, [r6, r5]
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 8001186:	d3f1      	bcc.n	800116c <Ap_StrCmd_AddCmd+0x54>
	{
		Dest[i] = Origin[i];
	}
	Dest[i] = 0;
 8001188:	202c      	movs	r0, #44	; 0x2c
 800118a:	fb00 4409 	mla	r4, r0, r9, r4
 800118e:	2000      	movs	r0, #0
 8001190:	f80c 0004 	strb.w	r0, [ip, r4]
{

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].MenuStr, MenuStr );
 8001194:	f8b7 8000 	ldrh.w	r8, [r7]
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 8001198:	780b      	ldrb	r3, [r1, #0]
{

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].MenuStr, MenuStr );
 800119a:	fa1f f888 	uxth.w	r8, r8
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d039      	beq.n	8001216 <Ap_StrCmd_AddCmd+0xfe>

		Size++;
 80011a2:	3001      	adds	r0, #1
 80011a4:	b280      	uxth	r0, r0
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 80011a6:	5c0c      	ldrb	r4, [r1, r0]
 80011a8:	2c00      	cmp	r4, #0
 80011aa:	d1fa      	bne.n	80011a2 <Ap_StrCmd_AddCmd+0x8a>
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011ac:	b1e8      	cbz	r0, 80011ea <Ap_StrCmd_AddCmd+0xd2>
     TITLE   : Ap_StrCmd_AddCmd
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
 80011ae:	252c      	movs	r5, #44	; 0x2c
 80011b0:	fb05 c508 	mla	r5, r5, r8, ip
 80011b4:	2301      	movs	r3, #1

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
	{
		Dest[i] = Origin[i];
 80011b6:	780e      	ldrb	r6, [r1, #0]
 80011b8:	1e44      	subs	r4, r0, #1
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011ba:	4283      	cmp	r3, r0
	{
		Dest[i] = Origin[i];
 80011bc:	752e      	strb	r6, [r5, #20]
 80011be:	ea04 0403 	and.w	r4, r4, r3
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011c2:	d212      	bcs.n	80011ea <Ap_StrCmd_AddCmd+0xd2>
 80011c4:	b124      	cbz	r4, 80011d0 <Ap_StrCmd_AddCmd+0xb8>
	{
		Dest[i] = Origin[i];
 80011c6:	784c      	ldrb	r4, [r1, #1]
 80011c8:	2302      	movs	r3, #2
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011ca:	4283      	cmp	r3, r0
	{
		Dest[i] = Origin[i];
 80011cc:	756c      	strb	r4, [r5, #21]
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011ce:	d20c      	bcs.n	80011ea <Ap_StrCmd_AddCmd+0xd2>
	{
		Dest[i] = Origin[i];
 80011d0:	5cce      	ldrb	r6, [r1, r3]
     TITLE   : Ap_StrCmd_AddCmd
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
 80011d2:	18ec      	adds	r4, r5, r3

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
	{
		Dest[i] = Origin[i];
 80011d4:	7526      	strb	r6, [r4, #20]
 80011d6:	1c5e      	adds	r6, r3, #1
 80011d8:	3302      	adds	r3, #2
 80011da:	f811 9006 	ldrb.w	r9, [r1, r6]
     TITLE   : Ap_StrCmd_AddCmd
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
 80011de:	19ac      	adds	r4, r5, r6
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011e0:	b29e      	uxth	r6, r3
 80011e2:	4286      	cmp	r6, r0
	{
		Dest[i] = Origin[i];
 80011e4:	f884 9014 	strb.w	r9, [r4, #20]
	u16 Size;
	u16 i;

	Size = Ap_StrCmd_StrLen( Origin );

	for( i=0; i<Size; i++ )
 80011e8:	d3f2      	bcc.n	80011d0 <Ap_StrCmd_AddCmd+0xb8>

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].MenuStr, MenuStr );
	AP_STRCMD_DIC_FUNC_SET( Ap_StrCmd_Size, Func_Ptr );
 80011ea:	8839      	ldrh	r1, [r7, #0]

	for( i=0; i<Size; i++ )
	{
		Dest[i] = Origin[i];
	}
	Dest[i] = 0;
 80011ec:	232c      	movs	r3, #44	; 0x2c
 80011ee:	fb03 c808 	mla	r8, r3, r8, ip

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].MenuStr, MenuStr );
	AP_STRCMD_DIC_FUNC_SET( Ap_StrCmd_Size, Func_Ptr );
 80011f2:	b28c      	uxth	r4, r1
 80011f4:	fb03 cc04 	mla	ip, r3, r4, ip

	Ap_StrCmd_Size++;
 80011f8:	8839      	ldrh	r1, [r7, #0]

	for( i=0; i<Size; i++ )
	{
		Dest[i] = Origin[i];
	}
	Dest[i] = 0;
 80011fa:	4440      	add	r0, r8
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].MenuStr, MenuStr );
	AP_STRCMD_DIC_FUNC_SET( Ap_StrCmd_Size, Func_Ptr );

	Ap_StrCmd_Size++;
 80011fc:	1c4b      	adds	r3, r1, #1
 80011fe:	b299      	uxth	r1, r3

	for( i=0; i<Size; i++ )
	{
		Dest[i] = Origin[i];
	}
	Dest[i] = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	7503      	strb	r3, [r0, #20]

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
	
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].NameStr, NameStr );
	Ap_StrCmd_StrCopy( Ap_StrCmd_Dic_Ptr[Ap_StrCmd_Size].MenuStr, MenuStr );
	AP_STRCMD_DIC_FUNC_SET( Ap_StrCmd_Size, Func_Ptr );
 8001204:	f8cc 2028 	str.w	r2, [ip, #40]	; 0x28

	Ap_StrCmd_Size++;
 8001208:	8039      	strh	r1, [r7, #0]
 800120a:	2001      	movs	r0, #1
	
	return TRUE;
}
 800120c:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001210:	4770      	bx	lr
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_AddCmd( char *NameStr, char *MenuStr,  Ap_StrCmd_FuncType Func_Ptr )
{

	if( Ap_StrCmd_Size >= AP_STRCMD_DIC_MAX ) return FALSE;  //  
 8001212:	2000      	movs	r0, #0
 8001214:	e7fa      	b.n	800120c <Ap_StrCmd_AddCmd+0xf4>
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 8001216:	4618      	mov	r0, r3
 8001218:	e7e7      	b.n	80011ea <Ap_StrCmd_AddCmd+0xd2>
 800121a:	f8df c008 	ldr.w	ip, [pc, #8]	; 8001224 <Ap_StrCmd_AddCmd+0x10c>
 800121e:	e7b3      	b.n	8001188 <Ap_StrCmd_AddCmd+0x70>
 8001220:	20000f18 	.word	0x20000f18
 8001224:	20000b24 	.word	0x20000b24

08001228 <Ap_StrCmd_Init>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Init( void )
{
 8001228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122a:	4b19      	ldr	r3, [pc, #100]	; (8001290 <Ap_StrCmd_Init+0x68>)
		
	//-----    
	//
	for( i=0; i<AP_STRCMD_DIC_MAX; i++)
	{
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
 800122c:	2200      	movs	r2, #0
     TITLE   : Ap_StrCmd_Init
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Init( void )
 800122e:	f503 705c 	add.w	r0, r3, #880	; 0x370
		
	//-----    
	//
	for( i=0; i<AP_STRCMD_DIC_MAX; i++)
	{
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
 8001232:	629a      	str	r2, [r3, #40]	; 0x28
 8001234:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8001238:	3358      	adds	r3, #88	; 0x58
 800123a:	2400      	movs	r4, #0
{
	int i;
		
	//-----    
	//
	for( i=0; i<AP_STRCMD_DIC_MAX; i++)
 800123c:	4283      	cmp	r3, r0
	{
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
 800123e:	628a      	str	r2, [r1, #40]	; 0x28
{
	int i;
		
	//-----    
	//
	for( i=0; i<AP_STRCMD_DIC_MAX; i++)
 8001240:	d1f7      	bne.n	8001232 <Ap_StrCmd_Init+0xa>
	{
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
	}    
		
	Ap_StrCmd_Size     	= 0;				
 8001242:	4f14      	ldr	r7, [pc, #80]	; (8001294 <Ap_StrCmd_Init+0x6c>)
	Ap_StrCmd_ChSize   	= 0;
	Ap_StrCmd_CmdCheck 	= 0;	
	
	Ap_StrCmd_PutchPtr 	= NULL;
 8001244:	4e14      	ldr	r6, [pc, #80]	; (8001298 <Ap_StrCmd_Init+0x70>)
	for( i=0; i<AP_STRCMD_DIC_MAX; i++)
	{
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
	}    
		
	Ap_StrCmd_Size     	= 0;				
 8001246:	803c      	strh	r4, [r7, #0]
	Ap_StrCmd_ChSize   	= 0;
 8001248:	4f14      	ldr	r7, [pc, #80]	; (800129c <Ap_StrCmd_Init+0x74>)
	Ap_StrCmd_PutchPtr 	= NULL;
	Ap_StrCmd_PrintPtr 	= NULL;
	
	Ap_StrCmd_EchoEnable = FALSE;

	Ap_StrCmd_AddCmd( "HELP", "Menu Help",        Ap_StrCmd_ShowMenuHelp );	
 800124a:	4d15      	ldr	r5, [pc, #84]	; (80012a0 <Ap_StrCmd_Init+0x78>)
	{
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
	}    
		
	Ap_StrCmd_Size     	= 0;				
	Ap_StrCmd_ChSize   	= 0;
 800124c:	803c      	strh	r4, [r7, #0]
	Ap_StrCmd_CmdCheck 	= 0;	
	
	Ap_StrCmd_PutchPtr 	= NULL;
	Ap_StrCmd_PrintPtr 	= NULL;
 800124e:	4f15      	ldr	r7, [pc, #84]	; (80012a4 <Ap_StrCmd_Init+0x7c>)
	
	Ap_StrCmd_EchoEnable = FALSE;

	Ap_StrCmd_AddCmd( "HELP", "Menu Help",        Ap_StrCmd_ShowMenuHelp );	
 8001250:	4915      	ldr	r1, [pc, #84]	; (80012a8 <Ap_StrCmd_Init+0x80>)
	Ap_StrCmd_Size     	= 0;				
	Ap_StrCmd_ChSize   	= 0;
	Ap_StrCmd_CmdCheck 	= 0;	
	
	Ap_StrCmd_PutchPtr 	= NULL;
	Ap_StrCmd_PrintPtr 	= NULL;
 8001252:	603c      	str	r4, [r7, #0]
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
	}    
		
	Ap_StrCmd_Size     	= 0;				
	Ap_StrCmd_ChSize   	= 0;
	Ap_StrCmd_CmdCheck 	= 0;	
 8001254:	4f15      	ldr	r7, [pc, #84]	; (80012ac <Ap_StrCmd_Init+0x84>)
	Ap_StrCmd_PutchPtr 	= NULL;
	Ap_StrCmd_PrintPtr 	= NULL;
	
	Ap_StrCmd_EchoEnable = FALSE;

	Ap_StrCmd_AddCmd( "HELP", "Menu Help",        Ap_StrCmd_ShowMenuHelp );	
 8001256:	4a16      	ldr	r2, [pc, #88]	; (80012b0 <Ap_StrCmd_Init+0x88>)
		AP_STRCMD_DIC_FUNC(i)   = NULL_FUNC;  //     
	}    
		
	Ap_StrCmd_Size     	= 0;				
	Ap_StrCmd_ChSize   	= 0;
	Ap_StrCmd_CmdCheck 	= 0;	
 8001258:	703c      	strb	r4, [r7, #0]
	
	Ap_StrCmd_PutchPtr 	= NULL;
	Ap_StrCmd_PrintPtr 	= NULL;
	
	Ap_StrCmd_EchoEnable = FALSE;
 800125a:	4f16      	ldr	r7, [pc, #88]	; (80012b4 <Ap_StrCmd_Init+0x8c>)

	Ap_StrCmd_AddCmd( "HELP", "Menu Help",        Ap_StrCmd_ShowMenuHelp );	
 800125c:	4816      	ldr	r0, [pc, #88]	; (80012b8 <Ap_StrCmd_Init+0x90>)
		
	Ap_StrCmd_Size     	= 0;				
	Ap_StrCmd_ChSize   	= 0;
	Ap_StrCmd_CmdCheck 	= 0;	
	
	Ap_StrCmd_PutchPtr 	= NULL;
 800125e:	6034      	str	r4, [r6, #0]
	Ap_StrCmd_PrintPtr 	= NULL;
	
	Ap_StrCmd_EchoEnable = FALSE;
 8001260:	703c      	strb	r4, [r7, #0]

	Ap_StrCmd_AddCmd( "HELP", "Menu Help",        Ap_StrCmd_ShowMenuHelp );	
 8001262:	47a8      	blx	r5
	Ap_StrCmd_AddCmd( "MENU", "Display Menu",     Ap_StrCmd_ShowMenu );
 8001264:	4915      	ldr	r1, [pc, #84]	; (80012bc <Ap_StrCmd_Init+0x94>)
 8001266:	4a16      	ldr	r2, [pc, #88]	; (80012c0 <Ap_StrCmd_Init+0x98>)
 8001268:	4816      	ldr	r0, [pc, #88]	; (80012c4 <Ap_StrCmd_Init+0x9c>)
 800126a:	47a8      	blx	r5
	Ap_StrCmd_AddCmd( "INFO", "Info",     		  Ap_StrCmd_ShowInfo );
 800126c:	4916      	ldr	r1, [pc, #88]	; (80012c8 <Ap_StrCmd_Init+0xa0>)
 800126e:	4a17      	ldr	r2, [pc, #92]	; (80012cc <Ap_StrCmd_Init+0xa4>)
 8001270:	4817      	ldr	r0, [pc, #92]	; (80012d0 <Ap_StrCmd_Init+0xa8>)
 8001272:	47a8      	blx	r5
	Ap_StrCmd_AddCmd( "ECHO", "Echo",     		  Ap_StrCmd_Echo );
 8001274:	4917      	ldr	r1, [pc, #92]	; (80012d4 <Ap_StrCmd_Init+0xac>)
 8001276:	4a18      	ldr	r2, [pc, #96]	; (80012d8 <Ap_StrCmd_Init+0xb0>)
 8001278:	4818      	ldr	r0, [pc, #96]	; (80012dc <Ap_StrCmd_Init+0xb4>)
 800127a:	47a8      	blx	r5


	Ap_StrCmd_Q_Init();
 800127c:	4a18      	ldr	r2, [pc, #96]	; (80012e0 <Ap_StrCmd_Init+0xb8>)
 800127e:	4790      	blx	r2
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_SetFunc_Putch( void (*FuncPtr)( char ) )
{
	Ap_StrCmd_PutchPtr = FuncPtr;
 8001280:	4b18      	ldr	r3, [pc, #96]	; (80012e4 <Ap_StrCmd_Init+0xbc>)

	//--    
	//
	Ap_StrCmd_SetFunc_Putch( Ap_StrCmd_PutFunc );

	Hw_Uart_SetReceiveFuncISR( HW_USE_UART_CH_STRCMD, Ap_StrCmd_CallBack_RxdISR );
 8001282:	4620      	mov	r0, r4
 8001284:	4918      	ldr	r1, [pc, #96]	; (80012e8 <Ap_StrCmd_Init+0xc0>)
 8001286:	4a19      	ldr	r2, [pc, #100]	; (80012ec <Ap_StrCmd_Init+0xc4>)
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_SetFunc_Putch( void (*FuncPtr)( char ) )
{
	Ap_StrCmd_PutchPtr = FuncPtr;
 8001288:	6033      	str	r3, [r6, #0]

	//--    
	//
	Ap_StrCmd_SetFunc_Putch( Ap_StrCmd_PutFunc );

	Hw_Uart_SetReceiveFuncISR( HW_USE_UART_CH_STRCMD, Ap_StrCmd_CallBack_RxdISR );
 800128a:	4790      	blx	r2
 800128c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800128e:	bf00      	nop
 8001290:	20000b24 	.word	0x20000b24
 8001294:	20000f18 	.word	0x20000f18
 8001298:	20000f1c 	.word	0x20000f1c
 800129c:	20000ed0 	.word	0x20000ed0
 80012a0:	08001119 	.word	0x08001119
 80012a4:	20000f14 	.word	0x20000f14
 80012a8:	0800e214 	.word	0x0800e214
 80012ac:	20000ed2 	.word	0x20000ed2
 80012b0:	080013dd 	.word	0x080013dd
 80012b4:	20000a00 	.word	0x20000a00
 80012b8:	0800e20c 	.word	0x0800e20c
 80012bc:	0800e228 	.word	0x0800e228
 80012c0:	08001451 	.word	0x08001451
 80012c4:	0800e220 	.word	0x0800e220
 80012c8:	0800e240 	.word	0x0800e240
 80012cc:	08001565 	.word	0x08001565
 80012d0:	0800e238 	.word	0x0800e238
 80012d4:	0800e250 	.word	0x0800e250
 80012d8:	080014ed 	.word	0x080014ed
 80012dc:	0800e248 	.word	0x0800e248
 80012e0:	08001745 	.word	0x08001745
 80012e4:	08001079 	.word	0x08001079
 80012e8:	0800108d 	.word	0x0800108d
 80012ec:	08002e9d 	.word	0x08002e9d

080012f0 <Ap_StrCmd_Print>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Print( char *Buffer )
{
 80012f0:	b538      	push	{r3, r4, r5, lr}
	while( *Buffer != '\0') 
 80012f2:	7802      	ldrb	r2, [r0, #0]
 80012f4:	b192      	cbz	r2, 800131c <Ap_StrCmd_Print+0x2c>
 80012f6:	4d0a      	ldr	r5, [pc, #40]	; (8001320 <Ap_StrCmd_Print+0x30>)
     TITLE   : Ap_StrCmd_Print
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Print( char *Buffer )
 80012f8:	1c44      	adds	r4, r0, #1
 80012fa:	e007      	b.n	800130c <Ap_StrCmd_Print+0x1c>
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Putch( char Ch )
{
	if( Ap_StrCmd_PutchPtr != NULL_FUNC )
 80012fc:	6829      	ldr	r1, [r5, #0]
		if( *Buffer == '\n' )
		{
			Ap_StrCmd_Putch( '\r' );
		}

		Ap_StrCmd_Putch( *Buffer ) ;                              		
 80012fe:	f814 0c01 	ldrb.w	r0, [r4, #-1]
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Putch( char Ch )
{
	if( Ap_StrCmd_PutchPtr != NULL_FUNC )
 8001302:	b101      	cbz	r1, 8001306 <Ap_StrCmd_Print+0x16>
	{
		(*Ap_StrCmd_PutchPtr)( Ch );
 8001304:	4788      	blx	r1
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Print( char *Buffer )
{
	while( *Buffer != '\0') 
 8001306:	f814 2b01 	ldrb.w	r2, [r4], #1
 800130a:	b13a      	cbz	r2, 800131c <Ap_StrCmd_Print+0x2c>
	{
		if( *Buffer == '\n' )
 800130c:	2a0a      	cmp	r2, #10
 800130e:	d1f5      	bne.n	80012fc <Ap_StrCmd_Print+0xc>
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Putch( char Ch )
{
	if( Ap_StrCmd_PutchPtr != NULL_FUNC )
 8001310:	682b      	ldr	r3, [r5, #0]
	{
		(*Ap_StrCmd_PutchPtr)( Ch );
 8001312:	200d      	movs	r0, #13
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Putch( char Ch )
{
	if( Ap_StrCmd_PutchPtr != NULL_FUNC )
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0f6      	beq.n	8001306 <Ap_StrCmd_Print+0x16>
	{
		(*Ap_StrCmd_PutchPtr)( Ch );
 8001318:	4798      	blx	r3
 800131a:	e7ef      	b.n	80012fc <Ap_StrCmd_Print+0xc>
 800131c:	bd38      	pop	{r3, r4, r5, pc}
 800131e:	bf00      	nop
 8001320:	20000f1c 	.word	0x20000f1c

08001324 <Ap_StrCmd_SendInfo>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_SendInfo( u8 ErrCode, char *format, ... )
{
 8001324:	b40e      	push	{r1, r2, r3}
 8001326:	b530      	push	{r4, r5, lr}
 8001328:	b0b4      	sub	sp, #208	; 0xd0

	Lb_va_list ap;
	
	Lb_va_start( ap, format );

	Str[0] = AP_STRCMD_FRAME_RET;
 800132a:	ac34      	add	r4, sp, #208	; 0xd0
 800132c:	233e      	movs	r3, #62	; 0x3e
 800132e:	f804 3dc8 	strb.w	r3, [r4, #-200]!
	else
	{
		Ret = AP_STRCMD_FRAME_FAIL;
	}

	Lb_sprintf( Str, "%c%c%02x ", 	AP_STRCMD_FRAME_INFO
 8001332:	2240      	movs	r2, #64	; 0x40
	
	Lb_va_start( ap, format );

	Str[0] = AP_STRCMD_FRAME_RET;

	if( ErrCode == ERR_NONE )
 8001334:	2800      	cmp	r0, #0
 8001336:	bf14      	ite	ne
 8001338:	2346      	movne	r3, #70	; 0x46
 800133a:	234f      	moveq	r3, #79	; 0x4f
	else
	{
		Ret = AP_STRCMD_FRAME_FAIL;
	}

	Lb_sprintf( Str, "%c%c%02x ", 	AP_STRCMD_FRAME_INFO
 800133c:	9000      	str	r0, [sp, #0]
 800133e:	4909      	ldr	r1, [pc, #36]	; (8001364 <Ap_StrCmd_SendInfo+0x40>)
 8001340:	4620      	mov	r0, r4
 8001342:	4d09      	ldr	r5, [pc, #36]	; (8001368 <Ap_StrCmd_SendInfo+0x44>)
 8001344:	47a8      	blx	r5
								,	Ret
								,	ErrCode	);

	Lb_vsprintf( &Str[5], format, ap );	
 8001346:	aa37      	add	r2, sp, #220	; 0xdc
 8001348:	f852 1b04 	ldr.w	r1, [r2], #4
 800134c:	f10d 000d 	add.w	r0, sp, #13
 8001350:	4b06      	ldr	r3, [pc, #24]	; (800136c <Ap_StrCmd_SendInfo+0x48>)
 8001352:	4798      	blx	r3

	Lb_va_end(ap);	
	
	Ap_StrCmd_Print(Str);
 8001354:	4620      	mov	r0, r4
 8001356:	4906      	ldr	r1, [pc, #24]	; (8001370 <Ap_StrCmd_SendInfo+0x4c>)
 8001358:	4788      	blx	r1
}
 800135a:	b034      	add	sp, #208	; 0xd0
 800135c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001360:	b003      	add	sp, #12
 8001362:	4770      	bx	lr
 8001364:	0800e258 	.word	0x0800e258
 8001368:	08002549 	.word	0x08002549
 800136c:	08002831 	.word	0x08002831
 8001370:	080012f1 	.word	0x080012f1

08001374 <Ap_StrCmd_SendResp>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_SendResp( u8 ErrCode, char *format, ... )
{
 8001374:	b40e      	push	{r1, r2, r3}
 8001376:	b530      	push	{r4, r5, lr}
 8001378:	b0b4      	sub	sp, #208	; 0xd0

	Lb_va_list ap;
	
	Lb_va_start( ap, format );

	Str[0] = AP_STRCMD_FRAME_RET;
 800137a:	ac34      	add	r4, sp, #208	; 0xd0
 800137c:	223e      	movs	r2, #62	; 0x3e
 800137e:	f804 2dc8 	strb.w	r2, [r4, #-200]!

	if( ErrCode == ERR_NONE )
 8001382:	2800      	cmp	r0, #0
 8001384:	bf14      	ite	ne
 8001386:	2346      	movne	r3, #70	; 0x46
 8001388:	234f      	moveq	r3, #79	; 0x4f
	else
	{
		Ret = AP_STRCMD_FRAME_FAIL;
	}

	Lb_sprintf( Str, "%c%c%02x ", 	AP_STRCMD_FRAME_RET 
 800138a:	9000      	str	r0, [sp, #0]
 800138c:	490c      	ldr	r1, [pc, #48]	; (80013c0 <Ap_StrCmd_SendResp+0x4c>)
 800138e:	4620      	mov	r0, r4
 8001390:	4d0c      	ldr	r5, [pc, #48]	; (80013c4 <Ap_StrCmd_SendResp+0x50>)
 8001392:	47a8      	blx	r5
								,	Ret
								,	ErrCode	);

	Lb_vsprintf( &Str[5], format, ap );	
 8001394:	aa37      	add	r2, sp, #220	; 0xdc
 8001396:	f852 1b04 	ldr.w	r1, [r2], #4
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <Ap_StrCmd_SendResp+0x54>)
 800139c:	f10d 000d 	add.w	r0, sp, #13
 80013a0:	4798      	blx	r3

	Lb_va_end(ap);	
	
	Ap_StrCmd_Print(Str);
 80013a2:	4620      	mov	r0, r4
 80013a4:	4909      	ldr	r1, [pc, #36]	; (80013cc <Ap_StrCmd_SendResp+0x58>)
 80013a6:	4788      	blx	r1
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 80013a8:	4a09      	ldr	r2, [pc, #36]	; (80013d0 <Ap_StrCmd_SendResp+0x5c>)
	Ap_StrCmd_DlyCheck  = 0;
 80013aa:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <Ap_StrCmd_SendResp+0x60>)
	Ap_StrCmd_LoopCheck = 0;	
 80013ac:	490a      	ldr	r1, [pc, #40]	; (80013d8 <Ap_StrCmd_SendResp+0x64>)
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 80013ae:	2000      	movs	r0, #0
 80013b0:	7010      	strb	r0, [r2, #0]
	Ap_StrCmd_DlyCheck  = 0;
 80013b2:	7018      	strb	r0, [r3, #0]
	Ap_StrCmd_LoopCheck = 0;	
 80013b4:	7008      	strb	r0, [r1, #0]
	Lb_va_end(ap);	
	
	Ap_StrCmd_Print(Str);

	Ap_StrCmd_CmdClear();
}
 80013b6:	b034      	add	sp, #208	; 0xd0
 80013b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80013bc:	b003      	add	sp, #12
 80013be:	4770      	bx	lr
 80013c0:	0800e258 	.word	0x0800e258
 80013c4:	08002549 	.word	0x08002549
 80013c8:	08002831 	.word	0x08002831
 80013cc:	080012f1 	.word	0x080012f1
 80013d0:	20000ed2 	.word	0x20000ed2
 80013d4:	20000f10 	.word	0x20000f10
 80013d8:	20000f20 	.word	0x20000f20

080013dc <Ap_StrCmd_ShowMenuHelp>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_ShowMenuHelp( u8 OpCode,  void *arg )
{
 80013dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 80013e0:	4e13      	ldr	r6, [pc, #76]	; (8001430 <Ap_StrCmd_ShowMenuHelp+0x54>)
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_ShowMenuHelp( u8 OpCode,  void *arg )
{
 80013e2:	b09d      	sub	sp, #116	; 0x74
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 80013e4:	8833      	ldrh	r3, [r6, #0]
 80013e6:	b298      	uxth	r0, r3
	char StrBuf[100];
	
	arg = arg;

	
	for( i=0; i<Ap_StrCmd_GetSize(); i++ )
 80013e8:	b1c0      	cbz	r0, 800141c <Ap_StrCmd_ShowMenuHelp+0x40>
 80013ea:	4d12      	ldr	r5, [pc, #72]	; (8001434 <Ap_StrCmd_ShowMenuHelp+0x58>)
 80013ec:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8001448 <Ap_StrCmd_ShowMenuHelp+0x6c>
 80013f0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 800144c <Ap_StrCmd_ShowMenuHelp+0x70>
 80013f4:	2400      	movs	r4, #0
	{
		Lb_sprintf( StrBuf, "%c<%s> - %s\n", AP_STRCMD_FRAME_PRINT, Ap_StrCmd_Dic_Ptr[i].NameStr, Ap_StrCmd_Dic_Ptr[i].MenuStr );			
 80013f6:	272c      	movs	r7, #44	; 0x2c
 80013f8:	fb07 f304 	mul.w	r3, r7, r4
 80013fc:	18e8      	adds	r0, r5, r3
 80013fe:	3014      	adds	r0, #20
 8001400:	222a      	movs	r2, #42	; 0x2a
 8001402:	490d      	ldr	r1, [pc, #52]	; (8001438 <Ap_StrCmd_ShowMenuHelp+0x5c>)
 8001404:	18eb      	adds	r3, r5, r3
 8001406:	9000      	str	r0, [sp, #0]
 8001408:	a803      	add	r0, sp, #12
 800140a:	47c8      	blx	r9
		Ap_StrCmd_Print( StrBuf );
 800140c:	a803      	add	r0, sp, #12
 800140e:	47c0      	blx	r8
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 8001410:	8831      	ldrh	r1, [r6, #0]
	char StrBuf[100];
	
	arg = arg;

	
	for( i=0; i<Ap_StrCmd_GetSize(); i++ )
 8001412:	3401      	adds	r4, #1
 8001414:	b2a4      	uxth	r4, r4
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 8001416:	b28a      	uxth	r2, r1
	char StrBuf[100];
	
	arg = arg;

	
	for( i=0; i<Ap_StrCmd_GetSize(); i++ )
 8001418:	4294      	cmp	r4, r2
 800141a:	d3ed      	bcc.n	80013f8 <Ap_StrCmd_ShowMenuHelp+0x1c>
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 800141c:	4807      	ldr	r0, [pc, #28]	; (800143c <Ap_StrCmd_ShowMenuHelp+0x60>)
	Ap_StrCmd_DlyCheck  = 0;
 800141e:	4908      	ldr	r1, [pc, #32]	; (8001440 <Ap_StrCmd_ShowMenuHelp+0x64>)
	Ap_StrCmd_LoopCheck = 0;	
 8001420:	4a08      	ldr	r2, [pc, #32]	; (8001444 <Ap_StrCmd_ShowMenuHelp+0x68>)
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	7003      	strb	r3, [r0, #0]
	Ap_StrCmd_DlyCheck  = 0;
 8001426:	700b      	strb	r3, [r1, #0]
	Ap_StrCmd_LoopCheck = 0;	
 8001428:	7013      	strb	r3, [r2, #0]
		Ap_StrCmd_Print( StrBuf );
	}			
	
	Ap_StrCmd_CmdClear();

}
 800142a:	b01d      	add	sp, #116	; 0x74
 800142c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001430:	20000f18 	.word	0x20000f18
 8001434:	20000b24 	.word	0x20000b24
 8001438:	0800e264 	.word	0x0800e264
 800143c:	20000ed2 	.word	0x20000ed2
 8001440:	20000f10 	.word	0x20000f10
 8001444:	20000f20 	.word	0x20000f20
 8001448:	08002549 	.word	0x08002549
 800144c:	080012f1 	.word	0x080012f1

08001450 <Ap_StrCmd_ShowMenu>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_ShowMenu( u8 OpCode, void *arg )
{
 8001450:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 8001454:	4d11      	ldr	r5, [pc, #68]	; (800149c <Ap_StrCmd_ShowMenu+0x4c>)
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_ShowMenu( u8 OpCode, void *arg )
{
 8001456:	b0b3      	sub	sp, #204	; 0xcc
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 8001458:	882b      	ldrh	r3, [r5, #0]
 800145a:	b298      	uxth	r0, r3
	char StrBuf[200];
	
	OpCode = OpCode;
	arg = arg;
	
	for( i=0; i<Ap_StrCmd_GetSize(); i++ )
 800145c:	b1a0      	cbz	r0, 8001488 <Ap_StrCmd_ShowMenu+0x38>
 800145e:	f8df 9054 	ldr.w	r9, [pc, #84]	; 80014b4 <Ap_StrCmd_ShowMenu+0x64>
 8001462:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80014b8 <Ap_StrCmd_ShowMenu+0x68>
 8001466:	4f0e      	ldr	r7, [pc, #56]	; (80014a0 <Ap_StrCmd_ShowMenu+0x50>)
 8001468:	2400      	movs	r4, #0
	{
		Lb_sprintf( StrBuf, "%c%s\n", AP_STRCMD_FRAME_PRINT, Ap_StrCmd_Dic_Ptr[i].NameStr );
 800146a:	262c      	movs	r6, #44	; 0x2c
 800146c:	222a      	movs	r2, #42	; 0x2a
 800146e:	fb06 9304 	mla	r3, r6, r4, r9
 8001472:	490c      	ldr	r1, [pc, #48]	; (80014a4 <Ap_StrCmd_ShowMenu+0x54>)
 8001474:	4668      	mov	r0, sp
 8001476:	47c0      	blx	r8
		Ap_StrCmd_Print( StrBuf );
 8001478:	4668      	mov	r0, sp
 800147a:	47b8      	blx	r7
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 800147c:	8829      	ldrh	r1, [r5, #0]
	char StrBuf[200];
	
	OpCode = OpCode;
	arg = arg;
	
	for( i=0; i<Ap_StrCmd_GetSize(); i++ )
 800147e:	3401      	adds	r4, #1
 8001480:	b2a4      	uxth	r4, r4
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 8001482:	b28a      	uxth	r2, r1
	char StrBuf[200];
	
	OpCode = OpCode;
	arg = arg;
	
	for( i=0; i<Ap_StrCmd_GetSize(); i++ )
 8001484:	4294      	cmp	r4, r2
 8001486:	d3f1      	bcc.n	800146c <Ap_StrCmd_ShowMenu+0x1c>
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 8001488:	4807      	ldr	r0, [pc, #28]	; (80014a8 <Ap_StrCmd_ShowMenu+0x58>)
	Ap_StrCmd_DlyCheck  = 0;
 800148a:	4908      	ldr	r1, [pc, #32]	; (80014ac <Ap_StrCmd_ShowMenu+0x5c>)
	Ap_StrCmd_LoopCheck = 0;	
 800148c:	4a08      	ldr	r2, [pc, #32]	; (80014b0 <Ap_StrCmd_ShowMenu+0x60>)
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	7003      	strb	r3, [r0, #0]
	Ap_StrCmd_DlyCheck  = 0;
 8001492:	700b      	strb	r3, [r1, #0]
	Ap_StrCmd_LoopCheck = 0;	
 8001494:	7013      	strb	r3, [r2, #0]
		Lb_sprintf( StrBuf, "%c%s\n", AP_STRCMD_FRAME_PRINT, Ap_StrCmd_Dic_Ptr[i].NameStr );
		Ap_StrCmd_Print( StrBuf );
	}			

	Ap_StrCmd_CmdClear();
}
 8001496:	b033      	add	sp, #204	; 0xcc
 8001498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800149c:	20000f18 	.word	0x20000f18
 80014a0:	080012f1 	.word	0x080012f1
 80014a4:	0800e274 	.word	0x0800e274
 80014a8:	20000ed2 	.word	0x20000ed2
 80014ac:	20000f10 	.word	0x20000f10
 80014b0:	20000f20 	.word	0x20000f20
 80014b4:	20000b24 	.word	0x20000b24
 80014b8:	08002549 	.word	0x08002549

080014bc <Ap_StrCmd_Printf>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Printf( char *format, ... )
{
 80014bc:	b40f      	push	{r0, r1, r2, r3}
 80014be:	b500      	push	{lr}
 80014c0:	b0b3      	sub	sp, #204	; 0xcc
	char Str[200];
	Lb_va_list ap;
	
	Lb_va_start( ap, format );

	Lb_vsprintf( Str, format, ap );	
 80014c2:	aa34      	add	r2, sp, #208	; 0xd0
 80014c4:	f642 0331 	movw	r3, #10289	; 0x2831
 80014c8:	f852 1b04 	ldr.w	r1, [r2], #4
 80014cc:	4668      	mov	r0, sp
 80014ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014d2:	4798      	blx	r3

	Lb_va_end(ap);	
	
	Ap_StrCmd_Print(Str);
 80014d4:	f241 21f1 	movw	r1, #4849	; 0x12f1
 80014d8:	4668      	mov	r0, sp
 80014da:	f6c0 0100 	movt	r1, #2048	; 0x800
 80014de:	4788      	blx	r1
}
 80014e0:	b033      	add	sp, #204	; 0xcc
 80014e2:	f85d eb04 	ldr.w	lr, [sp], #4
 80014e6:	b004      	add	sp, #16
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop

080014ec <Ap_StrCmd_Echo>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_Echo( u8 OpCode,  void *arg )
{
 80014ec:	b510      	push	{r4, lr}
 80014ee:	b086      	sub	sp, #24
	char Arg1[10];

	OpCode = OpCode;
	arg = arg;

	sscanf(arg, "%s %s", CmdMain, Arg1);
 80014f0:	4608      	mov	r0, r1
 80014f2:	466a      	mov	r2, sp
 80014f4:	4910      	ldr	r1, [pc, #64]	; (8001538 <Ap_StrCmd_Echo+0x4c>)
 80014f6:	ab03      	add	r3, sp, #12
 80014f8:	4c10      	ldr	r4, [pc, #64]	; (800153c <Ap_StrCmd_Echo+0x50>)
 80014fa:	47a0      	blx	r4

	if( strncmp( Arg1, "ON", 2 ) == 0 )
 80014fc:	a803      	add	r0, sp, #12
 80014fe:	4910      	ldr	r1, [pc, #64]	; (8001540 <Ap_StrCmd_Echo+0x54>)
 8001500:	2202      	movs	r2, #2
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <Ap_StrCmd_Echo+0x58>)
 8001504:	4798      	blx	r3
 8001506:	b178      	cbz	r0, 8001528 <Ap_StrCmd_Echo+0x3c>
		Ap_StrCmd_EchoEnable = TRUE;
		Ap_StrCmd_Printf("%cEcho on\n", AP_STRCMD_FRAME_PRINT);
	}
	else
	{
		Ap_StrCmd_EchoEnable = FALSE;
 8001508:	4b0f      	ldr	r3, [pc, #60]	; (8001548 <Ap_StrCmd_Echo+0x5c>)
 800150a:	2200      	movs	r2, #0
 800150c:	701a      	strb	r2, [r3, #0]
		Ap_StrCmd_Printf("%cEcho off\n", AP_STRCMD_FRAME_PRINT);	
 800150e:	480f      	ldr	r0, [pc, #60]	; (800154c <Ap_StrCmd_Echo+0x60>)
 8001510:	212a      	movs	r1, #42	; 0x2a
 8001512:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <Ap_StrCmd_Echo+0x64>)
 8001514:	4790      	blx	r2
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 8001516:	490f      	ldr	r1, [pc, #60]	; (8001554 <Ap_StrCmd_Echo+0x68>)
	Ap_StrCmd_DlyCheck  = 0;
 8001518:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <Ap_StrCmd_Echo+0x6c>)
	Ap_StrCmd_LoopCheck = 0;	
 800151a:	4a10      	ldr	r2, [pc, #64]	; (800155c <Ap_StrCmd_Echo+0x70>)
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 800151c:	2000      	movs	r0, #0
 800151e:	7008      	strb	r0, [r1, #0]
	Ap_StrCmd_DlyCheck  = 0;
 8001520:	7018      	strb	r0, [r3, #0]
	Ap_StrCmd_LoopCheck = 0;	
 8001522:	7010      	strb	r0, [r2, #0]
		Ap_StrCmd_EchoEnable = FALSE;
		Ap_StrCmd_Printf("%cEcho off\n", AP_STRCMD_FRAME_PRINT);	
	}

	Ap_StrCmd_CmdClear();
}
 8001524:	b006      	add	sp, #24
 8001526:	bd10      	pop	{r4, pc}

	sscanf(arg, "%s %s", CmdMain, Arg1);

	if( strncmp( Arg1, "ON", 2 ) == 0 )
	{
		Ap_StrCmd_EchoEnable = TRUE;
 8001528:	4b07      	ldr	r3, [pc, #28]	; (8001548 <Ap_StrCmd_Echo+0x5c>)
 800152a:	2201      	movs	r2, #1
 800152c:	701a      	strb	r2, [r3, #0]
		Ap_StrCmd_Printf("%cEcho on\n", AP_STRCMD_FRAME_PRINT);
 800152e:	480c      	ldr	r0, [pc, #48]	; (8001560 <Ap_StrCmd_Echo+0x74>)
 8001530:	212a      	movs	r1, #42	; 0x2a
 8001532:	4a07      	ldr	r2, [pc, #28]	; (8001550 <Ap_StrCmd_Echo+0x64>)
 8001534:	4790      	blx	r2
 8001536:	e7ee      	b.n	8001516 <Ap_StrCmd_Echo+0x2a>
 8001538:	0800e27c 	.word	0x0800e27c
 800153c:	08005985 	.word	0x08005985
 8001540:	0800e284 	.word	0x0800e284
 8001544:	08005c21 	.word	0x08005c21
 8001548:	20000a00 	.word	0x20000a00
 800154c:	0800e294 	.word	0x0800e294
 8001550:	080014bd 	.word	0x080014bd
 8001554:	20000ed2 	.word	0x20000ed2
 8001558:	20000f10 	.word	0x20000f10
 800155c:	20000f20 	.word	0x20000f20
 8001560:	0800e288 	.word	0x0800e288

08001564 <Ap_StrCmd_ShowInfo>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_ShowInfo( u8 OpCode,  void *arg )
{
 8001564:	b538      	push	{r3, r4, r5, lr}
	OpCode = OpCode;
	arg = arg;

	Ap_StrCmd_Printf( "%c----------------------------------------- \r\n", AP_STRCMD_FRAME_PRINT );
 8001566:	f24e 25a0 	movw	r5, #58016	; 0xe2a0
 800156a:	f6c0 0500 	movt	r5, #2048	; 0x800
 800156e:	f241 44bd 	movw	r4, #5309	; 0x14bd
 8001572:	f6c0 0400 	movt	r4, #2048	; 0x800
 8001576:	4628      	mov	r0, r5
 8001578:	212a      	movs	r1, #42	; 0x2a
 800157a:	47a0      	blx	r4
	Ap_StrCmd_Printf( "%c             Ap_StrCmd v0.1               \r\n", AP_STRCMD_FRAME_PRINT );
 800157c:	f24e 20d0 	movw	r0, #58064	; 0xe2d0
 8001580:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001584:	212a      	movs	r1, #42	; 0x2a
 8001586:	47a0      	blx	r4
	Ap_StrCmd_Printf( "%c                                          \r\n", AP_STRCMD_FRAME_PRINT );
 8001588:	f24e 3000 	movw	r0, #58112	; 0xe300
 800158c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001590:	212a      	movs	r1, #42	; 0x2a
 8001592:	47a0      	blx	r4
	Ap_StrCmd_Printf( "%c        made by : Cho Han Cheol           \r\n", AP_STRCMD_FRAME_PRINT );	
 8001594:	f24e 3030 	movw	r0, #58160	; 0xe330
 8001598:	212a      	movs	r1, #42	; 0x2a
 800159a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800159e:	47a0      	blx	r4
	Ap_StrCmd_Printf( "%c----------------------------------------- \r\n", AP_STRCMD_FRAME_PRINT );
 80015a0:	4628      	mov	r0, r5
 80015a2:	212a      	movs	r1, #42	; 0x2a
 80015a4:	47a0      	blx	r4
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 80015a6:	f640 60d2 	movw	r0, #3794	; 0xed2
	Ap_StrCmd_DlyCheck  = 0;
 80015aa:	f640 7110 	movw	r1, #3856	; 0xf10
	Ap_StrCmd_LoopCheck = 0;	
 80015ae:	f640 7320 	movw	r3, #3872	; 0xf20
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 80015b2:	2200      	movs	r2, #0
 80015b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
	Ap_StrCmd_DlyCheck  = 0;
 80015b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
	Ap_StrCmd_LoopCheck = 0;	
 80015bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_CmdClear( void )
{
	Ap_StrCmd_CmdCheck  = 0;
 80015c0:	7002      	strb	r2, [r0, #0]
	Ap_StrCmd_DlyCheck  = 0;
 80015c2:	700a      	strb	r2, [r1, #0]
	Ap_StrCmd_LoopCheck = 0;	
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	bd38      	pop	{r3, r4, r5, pc}

080015c8 <Ap_StrCmd_ExeFunc>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s16 Ap_StrCmd_ExeFunc( void )
{
 80015c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015cc:	b093      	sub	sp, #76	; 0x4c
	u16 j;

	AP_STRCMD_CMD_OBJ CmdMsg;
	
	
	Disable_ISR();
 80015ce:	b672      	cpsid	i
	Ap_StrCmd_Q_Pop( AP_STRCMD_Q_RX_CH, &CmdMsg );
 80015d0:	f10d 0b0c 	add.w	fp, sp, #12
 80015d4:	4659      	mov	r1, fp
 80015d6:	2000      	movs	r0, #0
 80015d8:	4b4d      	ldr	r3, [pc, #308]	; (8001710 <Ap_StrCmd_ExeFunc+0x148>)
 80015da:	4798      	blx	r3
	Enable_ISR();
 80015dc:	b662      	cpsie	i
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u16 Ap_StrCmd_GetSize( void )
{
	return Ap_StrCmd_Size;
 80015de:	484d      	ldr	r0, [pc, #308]	; (8001714 <Ap_StrCmd_ExeFunc+0x14c>)
 80015e0:	f8b0 9000 	ldrh.w	r9, [r0]
 80015e4:	fa1f f189 	uxth.w	r1, r9
 80015e8:	9101      	str	r1, [sp, #4]
	Ap_StrCmd_Q_Pop( AP_STRCMD_Q_RX_CH, &CmdMsg );
	Enable_ISR();
	
	CmdSize = Ap_StrCmd_GetSize();
	
	for( i=0; i<CmdSize; i++ )
 80015ea:	2900      	cmp	r1, #0
 80015ec:	d07d      	beq.n	80016ea <Ap_StrCmd_ExeFunc+0x122>
 80015ee:	4a4a      	ldr	r2, [pc, #296]	; (8001718 <Ap_StrCmd_ExeFunc+0x150>)
 80015f0:	4d4a      	ldr	r5, [pc, #296]	; (800171c <Ap_StrCmd_ExeFunc+0x154>)
 80015f2:	f04f 0a00 	mov.w	sl, #0
 80015f6:	6814      	ldr	r4, [r2, #0]
 80015f8:	462e      	mov	r6, r5
 80015fa:	4657      	mov	r7, sl
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 80015fc:	f04f 082c 	mov.w	r8, #44	; 0x2c
 8001600:	7833      	ldrb	r3, [r6, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d07d      	beq.n	8001702 <Ap_StrCmd_ExeFunc+0x13a>
 8001606:	fb08 f00a 	mul.w	r0, r8, sl
 800160a:	2300      	movs	r3, #0

		Size++;
 800160c:	1c59      	adds	r1, r3, #1
 800160e:	b28b      	uxth	r3, r1
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 8001610:	18c2      	adds	r2, r0, r3
 8001612:	5ca9      	ldrb	r1, [r5, r2]
 8001614:	4699      	mov	r9, r3
 8001616:	2900      	cmp	r1, #0
 8001618:	d1f8      	bne.n	800160c <Ap_StrCmd_ExeFunc+0x44>
	CmdSize = Ap_StrCmd_GetSize();
	
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
 800161a:	f645 33c1 	movw	r3, #23489	; 0x5bc1
 800161e:	4658      	mov	r0, fp
 8001620:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001624:	4798      	blx	r3
 8001626:	b280      	uxth	r0, r0
		
		for( j=0; j<CmdBufStrSize; j++ )
 8001628:	2800      	cmp	r0, #0
 800162a:	d049      	beq.n	80016c0 <Ap_StrCmd_ExeFunc+0xf8>
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 800162c:	f89b 1000 	ldrb.w	r1, [fp]
     TITLE   : Ap_StrCmd_ExeFunc
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s16 Ap_StrCmd_ExeFunc( void )
 8001630:	1e42      	subs	r2, r0, #1
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 8001632:	1863      	adds	r3, r4, r1
 8001634:	f893 e001 	ldrb.w	lr, [r3, #1]
     TITLE   : Ap_StrCmd_ExeFunc
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s16 Ap_StrCmd_ExeFunc( void )
 8001638:	b290      	uxth	r0, r2
 800163a:	f10d 020d 	add.w	r2, sp, #13
 800163e:	ea6f 030b 	mvn.w	r3, fp
 8001642:	1810      	adds	r0, r2, r0
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 8001644:	f00e 0c03 	and.w	ip, lr, #3
 8001648:	181a      	adds	r2, r3, r0
 800164a:	f1bc 0f02 	cmp.w	ip, #2
 800164e:	f002 0201 	and.w	r2, r2, #1
 8001652:	f10d 030d 	add.w	r3, sp, #13
 8001656:	d050      	beq.n	80016fa <Ap_StrCmd_ExeFunc+0x132>
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
 8001658:	4283      	cmp	r3, r0
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 800165a:	f803 1c01 	strb.w	r1, [r3, #-1]
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
 800165e:	d02f      	beq.n	80016c0 <Ap_StrCmd_ExeFunc+0xf8>
 8001660:	b172      	cbz	r2, 8001680 <Ap_StrCmd_ExeFunc+0xb8>
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 8001662:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001666:	eb04 0e01 	add.w	lr, r4, r1
 800166a:	f89e 2001 	ldrb.w	r2, [lr, #1]
 800166e:	f002 0c03 	and.w	ip, r2, #3
 8001672:	f1bc 0f02 	cmp.w	ip, #2
 8001676:	d042      	beq.n	80016fe <Ap_StrCmd_ExeFunc+0x136>
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
 8001678:	4283      	cmp	r3, r0
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 800167a:	f803 1c01 	strb.w	r1, [r3, #-1]
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
 800167e:	d01f      	beq.n	80016c0 <Ap_StrCmd_ExeFunc+0xf8>
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 8001680:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001684:	18a1      	adds	r1, r4, r2
 8001686:	f891 e001 	ldrb.w	lr, [r1, #1]
 800168a:	4611      	mov	r1, r2
 800168c:	f00e 0c03 	and.w	ip, lr, #3
 8001690:	f1bc 0f02 	cmp.w	ip, #2
 8001694:	bf08      	it	eq
 8001696:	f1a2 0120 	subeq.w	r1, r2, #32
 800169a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800169e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80016a2:	18a1      	adds	r1, r4, r2
 80016a4:	f891 e001 	ldrb.w	lr, [r1, #1]
 80016a8:	4611      	mov	r1, r2
 80016aa:	f00e 0c03 	and.w	ip, lr, #3
 80016ae:	f1bc 0f02 	cmp.w	ip, #2
 80016b2:	d1e1      	bne.n	8001678 <Ap_StrCmd_ExeFunc+0xb0>
 80016b4:	f1a2 0120 	sub.w	r1, r2, #32
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
 80016b8:	4283      	cmp	r3, r0
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 80016ba:	f803 1c01 	strb.w	r1, [r3, #-1]
	for( i=0; i<CmdSize; i++ )
	{
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
 80016be:	d1df      	bne.n	8001680 <Ap_StrCmd_ExeFunc+0xb8>
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
		}
		
		CmdCheck = strncmp( Ap_StrCmd_Dic_Ptr[i].NameStr, (char *)CmdMsg.Str, CmdStrSize );
 80016c0:	f645 4321 	movw	r3, #23585	; 0x5c21
 80016c4:	4659      	mov	r1, fp
 80016c6:	fb08 500a 	mla	r0, r8, sl, r5
 80016ca:	464a      	mov	r2, r9
 80016cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016d0:	4798      	blx	r3
		
		
		if( CmdCheck == 0 && Ap_StrCmd_Dic_Ptr[i].Func_Ptr != NULL )
 80016d2:	b201      	sxth	r1, r0
 80016d4:	b909      	cbnz	r1, 80016da <Ap_StrCmd_ExeFunc+0x112>
 80016d6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80016d8:	b9aa      	cbnz	r2, 8001706 <Ap_StrCmd_ExeFunc+0x13e>
 80016da:	f10a 0a01 	add.w	sl, sl, #1
	Ap_StrCmd_Q_Pop( AP_STRCMD_Q_RX_CH, &CmdMsg );
	Enable_ISR();
	
	CmdSize = Ap_StrCmd_GetSize();
	
	for( i=0; i<CmdSize; i++ )
 80016de:	9801      	ldr	r0, [sp, #4]
 80016e0:	fa1f f78a 	uxth.w	r7, sl
 80016e4:	362c      	adds	r6, #44	; 0x2c
 80016e6:	42b8      	cmp	r0, r7
 80016e8:	d88a      	bhi.n	8001600 <Ap_StrCmd_ExeFunc+0x38>
			return true;
		}
	}
	
	
	Ap_StrCmd_SendResp( 0xFF, "\n" );
 80016ea:	20ff      	movs	r0, #255	; 0xff
 80016ec:	490c      	ldr	r1, [pc, #48]	; (8001720 <Ap_StrCmd_ExeFunc+0x158>)
 80016ee:	4b0d      	ldr	r3, [pc, #52]	; (8001724 <Ap_StrCmd_ExeFunc+0x15c>)
 80016f0:	4798      	blx	r3

	return false;
 80016f2:	2000      	movs	r0, #0
}
 80016f4:	b013      	add	sp, #76	; 0x4c
 80016f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		CmdStrSize = Ap_StrCmd_StrLen( Ap_StrCmd_Dic_Ptr[i].NameStr );
		CmdBufStrSize = strlen( (char *)CmdMsg.Str );
		
		for( j=0; j<CmdBufStrSize; j++ )
		{
			CmdMsg.Str[j] = toupper( CmdMsg.Str[j] );
 80016fa:	3920      	subs	r1, #32
 80016fc:	e7ac      	b.n	8001658 <Ap_StrCmd_ExeFunc+0x90>
 80016fe:	3920      	subs	r1, #32
 8001700:	e7ba      	b.n	8001678 <Ap_StrCmd_ExeFunc+0xb0>
{
	u16 Size = 0;

	while(1)
	{
		if( Dest[Size] == 0 ) break;
 8001702:	4699      	mov	r9, r3
 8001704:	e789      	b.n	800161a <Ap_StrCmd_ExeFunc+0x52>
		CmdCheck = strncmp( Ap_StrCmd_Dic_Ptr[i].NameStr, (char *)CmdMsg.Str, CmdStrSize );
		
		
		if( CmdCheck == 0 && Ap_StrCmd_Dic_Ptr[i].Func_Ptr != NULL )
		{		
			AP_STRCMD_DIC_FUNC_EXEC(i, CmdMsg.Str); 			
 8001706:	b2f8      	uxtb	r0, r7
 8001708:	4659      	mov	r1, fp
 800170a:	4790      	blx	r2
			return true;
 800170c:	2001      	movs	r0, #1
 800170e:	e7f1      	b.n	80016f4 <Ap_StrCmd_ExeFunc+0x12c>
 8001710:	0800184d 	.word	0x0800184d
 8001714:	20000f18 	.word	0x20000f18
 8001718:	200000e4 	.word	0x200000e4
 800171c:	20000b24 	.word	0x20000b24
 8001720:	0800e278 	.word	0x0800e278
 8001724:	08001375 	.word	0x08001375

08001728 <Ap_StrCmd_ExeCmd>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u8 Ap_StrCmd_ExeCmd( void )
{
 8001728:	b508      	push	{r3, lr}
	u8 Ret = FALSE;

	if( Ap_StrCmd_Q_SIZE(AP_STRCMD_Q_RX_CH) )
 800172a:	2000      	movs	r0, #0
 800172c:	4b03      	ldr	r3, [pc, #12]	; (800173c <Ap_StrCmd_ExeCmd+0x14>)
 800172e:	4798      	blx	r3
 8001730:	b110      	cbz	r0, 8001738 <Ap_StrCmd_ExeCmd+0x10>
	{
		Ap_StrCmd_ExeFunc();
 8001732:	4803      	ldr	r0, [pc, #12]	; (8001740 <Ap_StrCmd_ExeCmd+0x18>)
 8001734:	4780      	blx	r0
		Ret = TRUE;
 8001736:	2001      	movs	r0, #1
	}

	return Ret; 
}
 8001738:	bd08      	pop	{r3, pc}
 800173a:	bf00      	nop
 800173c:	0800175d 	.word	0x0800175d
 8001740:	080015c9 	.word	0x080015c9

08001744 <Ap_StrCmd_Q_Init>:
{
	u8 i;
	
	for( i=0; i<AP_STRCMD_Q_CH_MAX; i++ )
	{
		Ap_StrCmd_Q_Start[i] = Ap_StrCmd_Q_End[i] = 0;
 8001744:	f241 0290 	movw	r2, #4240	; 0x1090
 8001748:	f640 7324 	movw	r3, #3876	; 0xf24
 800174c:	2100      	movs	r1, #0
 800174e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001756:	8011      	strh	r1, [r2, #0]
 8001758:	8019      	strh	r1, [r3, #0]
 800175a:	4770      	bx	lr

0800175c <Ap_StrCmd_Q_SIZE>:
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u32 Ap_StrCmd_Q_SIZE( u8 Ch )
{
	return (Ap_StrCmd_Q_Start[Ch] - Ap_StrCmd_Q_End[Ch] + AP_STRCMD_BUFFER_MAX) % AP_STRCMD_BUFFER_MAX;
 800175c:	f640 7224 	movw	r2, #3876	; 0xf24
 8001760:	f241 0390 	movw	r3, #4240	; 0x1090
 8001764:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800176c:	f932 1010 	ldrsh.w	r1, [r2, r0, lsl #1]
 8001770:	f933 2010 	ldrsh.w	r2, [r3, r0, lsl #1]
 8001774:	f246 6067 	movw	r0, #26215	; 0x6667
 8001778:	1a8b      	subs	r3, r1, r2
 800177a:	1d59      	adds	r1, r3, #5
 800177c:	f2c6 6066 	movt	r0, #26214	; 0x6666
 8001780:	fb80 2001 	smull	r2, r0, r0, r1
 8001784:	17ca      	asrs	r2, r1, #31
 8001786:	ebc2 0360 	rsb	r3, r2, r0, asr #1
 800178a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
}
 800178e:	1a08      	subs	r0, r1, r0
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop

08001794 <Ap_StrCmd_Q_Push>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
 8001794:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u32 Ap_StrCmd_Q_SIZE( u8 Ch )
{
	return (Ap_StrCmd_Q_Start[Ch] - Ap_StrCmd_Q_End[Ch] + AP_STRCMD_BUFFER_MAX) % AP_STRCMD_BUFFER_MAX;
 8001798:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8001848 <Ap_StrCmd_Q_Push+0xb4>
 800179c:	4b28      	ldr	r3, [pc, #160]	; (8001840 <Ap_StrCmd_Q_Push+0xac>)
 800179e:	f839 a010 	ldrh.w	sl, [r9, r0, lsl #1]
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
 80017a2:	4684      	mov	ip, r0
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u32 Ap_StrCmd_Q_SIZE( u8 Ch )
{
	return (Ap_StrCmd_Q_Start[Ch] - Ap_StrCmd_Q_End[Ch] + AP_STRCMD_BUFFER_MAX) % AP_STRCMD_BUFFER_MAX;
 80017a4:	f933 0010 	ldrsh.w	r0, [r3, r0, lsl #1]
 80017a8:	fa0f f28a 	sxth.w	r2, sl
 80017ac:	1a14      	subs	r4, r2, r0
 80017ae:	f246 6867 	movw	r8, #26215	; 0x6667
 80017b2:	1d66      	adds	r6, r4, #5
 80017b4:	f2c6 6866 	movt	r8, #26214	; 0x6666
 80017b8:	fb88 0406 	smull	r0, r4, r8, r6
 80017bc:	17f3      	asrs	r3, r6, #31
 80017be:	ebc3 0064 	rsb	r0, r3, r4, asr #1
 80017c2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80017c6:	1af0      	subs	r0, r6, r3
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
 80017c8:	2804      	cmp	r0, #4
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
 80017ca:	460e      	mov	r6, r1
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
 80017cc:	d036      	beq.n	800183c <Ap_StrCmd_Q_Push+0xa8>
	
	Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_Start[Ch]++] = *Push_Ptr;
 80017ce:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80017d2:	fb01 f70c 	mul.w	r7, r1, ip
 80017d6:	ebc2 1502 	rsb	r5, r2, r2, lsl #4
 80017da:	eb07 0485 	add.w	r4, r7, r5, lsl #2
 80017de:	4f19      	ldr	r7, [pc, #100]	; (8001844 <Ap_StrCmd_Q_Push+0xb0>)
 80017e0:	6830      	ldr	r0, [r6, #0]
 80017e2:	6871      	ldr	r1, [r6, #4]
 80017e4:	68b2      	ldr	r2, [r6, #8]
 80017e6:	68f3      	ldr	r3, [r6, #12]
 80017e8:	193c      	adds	r4, r7, r4
 80017ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ec:	4637      	mov	r7, r6
 80017ee:	f857 0f10 	ldr.w	r0, [r7, #16]!
 80017f2:	4625      	mov	r5, r4
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f10a 0a01 	add.w	sl, sl, #1
 80017fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001800:	f857 0f10 	ldr.w	r0, [r7, #16]!
	Ap_StrCmd_Q_Start[Ch] %= AP_STRCMD_BUFFER_MAX;
 8001804:	fa0f fa8a 	sxth.w	sl, sl
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
	
	Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_Start[Ch]++] = *Push_Ptr;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	3420      	adds	r4, #32
 8001810:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	Ap_StrCmd_Q_Start[Ch] %= AP_STRCMD_BUFFER_MAX;
 8001812:	fb88 380a 	smull	r3, r8, r8, sl
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
	
	Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_Start[Ch]++] = *Push_Ptr;
 8001816:	f856 0f30 	ldr.w	r0, [r6, #48]!
	Ap_StrCmd_Q_Start[Ch] %= AP_STRCMD_BUFFER_MAX;
 800181a:	ea4f 72ea 	mov.w	r2, sl, asr #31
 800181e:	ebc2 0368 	rsb	r3, r2, r8, asr #1
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
	
	Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_Start[Ch]++] = *Push_Ptr;
 8001822:	6871      	ldr	r1, [r6, #4]
 8001824:	68b2      	ldr	r2, [r6, #8]
	Ap_StrCmd_Q_Start[Ch] %= AP_STRCMD_BUFFER_MAX;
 8001826:	eb03 0883 	add.w	r8, r3, r3, lsl #2
 800182a:	ebc8 0a0a 	rsb	sl, r8, sl
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
	
	Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_Start[Ch]++] = *Push_Ptr;
 800182e:	c407      	stmia	r4!, {r0, r1, r2}
	Ap_StrCmd_Q_Start[Ch] %= AP_STRCMD_BUFFER_MAX;
 8001830:	f829 a01c 	strh.w	sl, [r9, ip, lsl #1]
	
	return TRUE;
 8001834:	2001      	movs	r0, #1
}                                                  
 8001836:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800183a:	4770      	bx	lr
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Push( u8 Ch, AP_STRCMD_DATA_PTR_TYPE  *Push_Ptr )
{
        
	if (Ap_StrCmd_Q_SIZE(Ch) == (AP_STRCMD_BUFFER_MAX-1)) return FALSE;
 800183c:	2000      	movs	r0, #0
 800183e:	e7fa      	b.n	8001836 <Ap_StrCmd_Q_Push+0xa2>
 8001840:	20001090 	.word	0x20001090
 8001844:	20000f28 	.word	0x20000f28
 8001848:	20000f24 	.word	0x20000f24

0800184c <Ap_StrCmd_Q_Pop>:
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u32 Ap_StrCmd_Q_SIZE( u8 Ch )
{
	return (Ap_StrCmd_Q_Start[Ch] - Ap_StrCmd_Q_End[Ch] + AP_STRCMD_BUFFER_MAX) % AP_STRCMD_BUFFER_MAX;
 800184c:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 80018f4 <Ap_StrCmd_Q_Pop+0xa8>
 8001850:	4b26      	ldr	r3, [pc, #152]	; (80018ec <Ap_StrCmd_Q_Pop+0xa0>)
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Pop( u8 Ch, AP_STRCMD_DATA_PTR_TYPE *Pop_Ptr )
{
 8001852:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u32 Ap_StrCmd_Q_SIZE( u8 Ch )
{
	return (Ap_StrCmd_Q_Start[Ch] - Ap_StrCmd_Q_End[Ch] + AP_STRCMD_BUFFER_MAX) % AP_STRCMD_BUFFER_MAX;
 8001856:	f83c 8010 	ldrh.w	r8, [ip, r0, lsl #1]
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Pop( u8 Ch, AP_STRCMD_DATA_PTR_TYPE *Pop_Ptr )
{
 800185a:	4606      	mov	r6, r0
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
u32 Ap_StrCmd_Q_SIZE( u8 Ch )
{
	return (Ap_StrCmd_Q_Start[Ch] - Ap_StrCmd_Q_End[Ch] + AP_STRCMD_BUFFER_MAX) % AP_STRCMD_BUFFER_MAX;
 800185c:	f933 0010 	ldrsh.w	r0, [r3, r0, lsl #1]
 8001860:	fa0f f288 	sxth.w	r2, r8
 8001864:	1a84      	subs	r4, r0, r2
 8001866:	f246 6067 	movw	r0, #26215	; 0x6667
 800186a:	1d63      	adds	r3, r4, #5
 800186c:	f2c6 6066 	movt	r0, #26214	; 0x6666
 8001870:	fb80 4003 	smull	r4, r0, r0, r3
 8001874:	17dc      	asrs	r4, r3, #31
 8001876:	ebc4 0060 	rsb	r0, r4, r0, asr #1
 800187a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Pop( u8 Ch, AP_STRCMD_DATA_PTR_TYPE *Pop_Ptr )
{
	if (Ap_StrCmd_Q_SIZE(Ch) == 0) return FALSE;
 800187e:	1a1b      	subs	r3, r3, r0
 8001880:	d02f      	beq.n	80018e2 <Ap_StrCmd_Q_Pop+0x96>
	
	*Pop_Ptr = Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_End[Ch]++];
 8001882:	f44f 75b4 	mov.w	r5, #360	; 0x168
 8001886:	fb05 f706 	mul.w	r7, r5, r6
 800188a:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800188e:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <Ap_StrCmd_Q_Pop+0xa4>)
 8001890:	eb07 0482 	add.w	r4, r7, r2, lsl #2
 8001894:	191f      	adds	r7, r3, r4
 8001896:	460d      	mov	r5, r1
 8001898:	f107 0930 	add.w	r9, r7, #48	; 0x30
 800189c:	463c      	mov	r4, r7
 800189e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018a0:	6028      	str	r0, [r5, #0]
 80018a2:	6069      	str	r1, [r5, #4]
 80018a4:	60aa      	str	r2, [r5, #8]
 80018a6:	60eb      	str	r3, [r5, #12]
 80018a8:	3510      	adds	r5, #16
 80018aa:	454c      	cmp	r4, r9
 80018ac:	4627      	mov	r7, r4
 80018ae:	d1f5      	bne.n	800189c <Ap_StrCmd_Q_Pop+0x50>
 80018b0:	f108 0801 	add.w	r8, r8, #1
	
	Ap_StrCmd_Q_End[Ch] %= AP_STRCMD_BUFFER_MAX;
 80018b4:	f246 6167 	movw	r1, #26215	; 0x6667
 80018b8:	fa0f f088 	sxth.w	r0, r8
 80018bc:	f2c6 6166 	movt	r1, #26214	; 0x6666
 80018c0:	fb81 2300 	smull	r2, r3, r1, r0
 80018c4:	ea4f 72e0 	mov.w	r2, r0, asr #31
 80018c8:	ebc2 0163 	rsb	r1, r2, r3, asr #1
 80018cc:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80018d0:	ebc3 0800 	rsb	r8, r3, r0
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Pop( u8 Ch, AP_STRCMD_DATA_PTR_TYPE *Pop_Ptr )
{
	if (Ap_StrCmd_Q_SIZE(Ch) == 0) return FALSE;
	
	*Pop_Ptr = Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_End[Ch]++];
 80018d4:	cf07      	ldmia	r7!, {r0, r1, r2}
	
	Ap_StrCmd_Q_End[Ch] %= AP_STRCMD_BUFFER_MAX;

    return AP_STRCMD_POP_SUCCESS;
 80018d6:	2302      	movs	r3, #2
---------------------------------------------------------------------------*/
s8 Ap_StrCmd_Q_Pop( u8 Ch, AP_STRCMD_DATA_PTR_TYPE *Pop_Ptr )
{
	if (Ap_StrCmd_Q_SIZE(Ch) == 0) return FALSE;
	
	*Pop_Ptr = Ap_StrCmd_Q_Buffer[Ch][Ap_StrCmd_Q_End[Ch]++];
 80018d8:	6028      	str	r0, [r5, #0]
 80018da:	6069      	str	r1, [r5, #4]
 80018dc:	60aa      	str	r2, [r5, #8]
	
	Ap_StrCmd_Q_End[Ch] %= AP_STRCMD_BUFFER_MAX;
 80018de:	f82c 8016 	strh.w	r8, [ip, r6, lsl #1]

    return AP_STRCMD_POP_SUCCESS;
}
 80018e2:	b258      	sxtb	r0, r3
 80018e4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	20000f24 	.word	0x20000f24
 80018f0:	20000f28 	.word	0x20000f28
 80018f4:	20001090 	.word	0x20001090

080018f8 <Ap_StrCmd_List>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_List( void )
{
 80018f8:	b508      	push	{r3, lr}
	Ap_StrCmd_AddCmd( "MOVE", "Robot Move",		  Ap_StrCmd_MOVE );
 80018fa:	f24e 3060 	movw	r0, #58208	; 0xe360
 80018fe:	f241 1319 	movw	r3, #4377	; 0x1119
 8001902:	f24e 3168 	movw	r1, #58216	; 0xe368
 8001906:	f641 1221 	movw	r2, #6433	; 0x1921
 800190a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800190e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001912:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001916:	f6c0 0000 	movt	r0, #2048	; 0x800
 800191a:	4798      	blx	r3
 800191c:	bd08      	pop	{r3, pc}
 800191e:	bf00      	nop

08001920 <Ap_StrCmd_MOVE>:
     WORK    : 
     ARG     : void
     RET     : void   
---------------------------------------------------------------------------*/
void Ap_StrCmd_MOVE( u8 OpCode,  void *arg )
{
 8001920:	b570      	push	{r4, r5, r6, lr}
 8001922:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
	char *argv[128];
	u16  argc;

	//sscanf((char *)arg, "%s %s %d %d", CmdMain, CmdSub, &LeftSpeed, &RightSpeed);

	argc = Lb_Util_PaseArgs( (char *)arg, argv );
 8001926:	4608      	mov	r0, r1
 8001928:	4b11      	ldr	r3, [pc, #68]	; (8001970 <Ap_StrCmd_MOVE+0x50>)
 800192a:	4669      	mov	r1, sp
 800192c:	4798      	blx	r3


	if( strcmp( argv[1], "PWM" ) == 0 )
 800192e:	9801      	ldr	r0, [sp, #4]
 8001930:	4910      	ldr	r1, [pc, #64]	; (8001974 <Ap_StrCmd_MOVE+0x54>)
 8001932:	4a11      	ldr	r2, [pc, #68]	; (8001978 <Ap_StrCmd_MOVE+0x58>)
 8001934:	4790      	blx	r2
 8001936:	4604      	mov	r4, r0
 8001938:	b130      	cbz	r0, 8001948 <Ap_StrCmd_MOVE+0x28>
 800193a:	4d10      	ldr	r5, [pc, #64]	; (800197c <Ap_StrCmd_MOVE+0x5c>)

		Ap_StrCmd_SendResp( ErrCode, "%d %d\n", LeftSpeed, RightSpeed );
	}
	else
	{
		ErrCode = 0xFF;
 800193c:	20ff      	movs	r0, #255	; 0xff
	}

	Ap_StrCmd_SendResp( ErrCode, "\n" );
 800193e:	4910      	ldr	r1, [pc, #64]	; (8001980 <Ap_StrCmd_MOVE+0x60>)
 8001940:	47a8      	blx	r5
}
 8001942:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
 8001946:	bd70      	pop	{r4, r5, r6, pc}


	if( strcmp( argv[1], "PWM" ) == 0 )
	{
		
		LeftSpeed  = Lb_Util_atoi(argv[2]);
 8001948:	4e0e      	ldr	r6, [pc, #56]	; (8001984 <Ap_StrCmd_MOVE+0x64>)
 800194a:	9802      	ldr	r0, [sp, #8]
 800194c:	47b0      	blx	r6
 800194e:	4605      	mov	r5, r0
		RightSpeed = Lb_Util_atoi(argv[3]); 
 8001950:	9803      	ldr	r0, [sp, #12]
 8001952:	47b0      	blx	r6


		Hw_DcMotor_Handle( LeftSpeed, RightSpeed );
 8001954:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <Ap_StrCmd_MOVE+0x68>)
 8001956:	b201      	sxth	r1, r0

	if( strcmp( argv[1], "PWM" ) == 0 )
	{
		
		LeftSpeed  = Lb_Util_atoi(argv[2]);
		RightSpeed = Lb_Util_atoi(argv[3]); 
 8001958:	4606      	mov	r6, r0


		Hw_DcMotor_Handle( LeftSpeed, RightSpeed );
 800195a:	b228      	sxth	r0, r5
 800195c:	4798      	blx	r3

		Ap_StrCmd_SendResp( ErrCode, "%d %d\n", LeftSpeed, RightSpeed );
 800195e:	4620      	mov	r0, r4
 8001960:	462a      	mov	r2, r5
 8001962:	490a      	ldr	r1, [pc, #40]	; (800198c <Ap_StrCmd_MOVE+0x6c>)
 8001964:	4633      	mov	r3, r6
 8001966:	4d05      	ldr	r5, [pc, #20]	; (800197c <Ap_StrCmd_MOVE+0x5c>)
 8001968:	47a8      	blx	r5
	int  LeftSpeed;
	int  RightSpeed;

	int  Cnt = -1;

	u8	 ErrCode = ERR_NONE;
 800196a:	4620      	mov	r0, r4
 800196c:	e7e7      	b.n	800193e <Ap_StrCmd_MOVE+0x1e>
 800196e:	bf00      	nop
 8001970:	08001991 	.word	0x08001991
 8001974:	0800e374 	.word	0x0800e374
 8001978:	080059e5 	.word	0x080059e5
 800197c:	08001375 	.word	0x08001375
 8001980:	0800e278 	.word	0x0800e278
 8001984:	080019c5 	.word	0x080019c5
 8001988:	080037bd 	.word	0x080037bd
 800198c:	0800e378 	.word	0x0800e378

08001990 <Lb_Util_PaseArgs>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_PaseArgs(char *cmdline, char **argv)
{
 8001990:	b570      	push	{r4, r5, r6, lr}
	char *tok;
	int argc = 0;

	argv[argc] = NULL;
 8001992:	2400      	movs	r4, #0
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_PaseArgs(char *cmdline, char **argv)
{
 8001994:	460d      	mov	r5, r1
	char *tok;
	int argc = 0;

	argv[argc] = NULL;
 8001996:	600c      	str	r4, [r1, #0]

	for (tok = strtok(cmdline, delim); tok; tok = strtok(NULL, delim))
 8001998:	4e08      	ldr	r6, [pc, #32]	; (80019bc <Lb_Util_PaseArgs+0x2c>)
 800199a:	4909      	ldr	r1, [pc, #36]	; (80019c0 <Lb_Util_PaseArgs+0x30>)
 800199c:	47b0      	blx	r6
 800199e:	b150      	cbz	r0, 80019b6 <Lb_Util_PaseArgs+0x26>
     TITLE   : Lb_Util_PaseArgs
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_PaseArgs(char *cmdline, char **argv)
 80019a0:	3d04      	subs	r5, #4

	argv[argc] = NULL;

	for (tok = strtok(cmdline, delim); tok; tok = strtok(NULL, delim))
	{
		argv[argc++] = tok;
 80019a2:	f845 0f04 	str.w	r0, [r5, #4]!
	char *tok;
	int argc = 0;

	argv[argc] = NULL;

	for (tok = strtok(cmdline, delim); tok; tok = strtok(NULL, delim))
 80019a6:	4906      	ldr	r1, [pc, #24]	; (80019c0 <Lb_Util_PaseArgs+0x30>)
 80019a8:	2000      	movs	r0, #0
 80019aa:	47b0      	blx	r6
	{
		argv[argc++] = tok;
 80019ac:	3401      	adds	r4, #1
	char *tok;
	int argc = 0;

	argv[argc] = NULL;

	for (tok = strtok(cmdline, delim); tok; tok = strtok(NULL, delim))
 80019ae:	2800      	cmp	r0, #0
 80019b0:	d1f7      	bne.n	80019a2 <Lb_Util_PaseArgs+0x12>
	{
		argv[argc++] = tok;
	}

	return argc;
}
 80019b2:	4620      	mov	r0, r4
 80019b4:	bd70      	pop	{r4, r5, r6, pc}
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_PaseArgs(char *cmdline, char **argv)
{
	char *tok;
	int argc = 0;
 80019b6:	4604      	mov	r4, r0
 80019b8:	e7fb      	b.n	80019b2 <Lb_Util_PaseArgs+0x22>
 80019ba:	bf00      	nop
 80019bc:	08005d41 	.word	0x08005d41
 80019c0:	0800e380 	.word	0x0800e380

080019c4 <Lb_Util_atoi>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_atoi(char *str)
{
 80019c4:	b410      	push	{r4}
	int i = 0, j = 0;
 
    if (*str == '-' || isdigit(*str)) 
 80019c6:	7803      	ldrb	r3, [r0, #0]
 80019c8:	2b2d      	cmp	r3, #45	; 0x2d
 80019ca:	d016      	beq.n	80019fa <Lb_Util_atoi+0x36>
 80019cc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80019d0:	2a09      	cmp	r2, #9
 80019d2:	d810      	bhi.n	80019f6 <Lb_Util_atoi+0x32>
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_atoi(char *str)
{
	int i = 0, j = 0;
 80019d4:	2400      	movs	r4, #0
 80019d6:	4602      	mov	r2, r0
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int Lb_Util_atoi(char *str)
{
 80019d8:	2000      	movs	r0, #0
    {
		if(*str == '-') j = 1, str++;

		while(isdigit(*str))
		{
			i = i * 10 + (*(str)) - 48;
 80019da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80019de:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 
    if (*str == '-' || isdigit(*str)) 
    {
		if(*str == '-') j = 1, str++;

		while(isdigit(*str))
 80019e2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
		{
			i = i * 10 + (*(str)) - 48;
 80019e6:	3830      	subs	r0, #48	; 0x30
 
    if (*str == '-' || isdigit(*str)) 
    {
		if(*str == '-') j = 1, str++;

		while(isdigit(*str))
 80019e8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80019ec:	2909      	cmp	r1, #9
 80019ee:	d9f4      	bls.n	80019da <Lb_Util_atoi+0x16>
		{
			i = i * 10 + (*(str)) - 48;
			str++;
		}
		if (j == 1) return -i;
 80019f0:	b954      	cbnz	r4, 8001a08 <Lb_Util_atoi+0x44>
		else 		return i;
	}
	else
		return 0;
}
 80019f2:	bc10      	pop	{r4}
 80019f4:	4770      	bx	lr
		}
		if (j == 1) return -i;
		else 		return i;
	}
	else
		return 0;
 80019f6:	2000      	movs	r0, #0
 80019f8:	e7fb      	b.n	80019f2 <Lb_Util_atoi+0x2e>
 
    if (*str == '-' || isdigit(*str)) 
    {
		if(*str == '-') j = 1, str++;

		while(isdigit(*str))
 80019fa:	7843      	ldrb	r3, [r0, #1]
{
	int i = 0, j = 0;
 
    if (*str == '-' || isdigit(*str)) 
    {
		if(*str == '-') j = 1, str++;
 80019fc:	3001      	adds	r0, #1

		while(isdigit(*str))
 80019fe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8001a02:	2909      	cmp	r1, #9
 8001a04:	d902      	bls.n	8001a0c <Lb_Util_atoi+0x48>
 8001a06:	2000      	movs	r0, #0
		{
			i = i * 10 + (*(str)) - 48;
			str++;
		}
		if (j == 1) return -i;
 8001a08:	4240      	negs	r0, r0
 8001a0a:	e7f2      	b.n	80019f2 <Lb_Util_atoi+0x2e>
{
	int i = 0, j = 0;
 
    if (*str == '-' || isdigit(*str)) 
    {
		if(*str == '-') j = 1, str++;
 8001a0c:	2401      	movs	r4, #1
 8001a0e:	e7e2      	b.n	80019d6 <Lb_Util_atoi+0x12>

08001a10 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __asm volatile ("MRS %0, msp\n\t" 
 8001a10:	f3ef 8008 	mrs	r0, MSP
 8001a14:	4600      	mov	r0, r0
 8001a16:	4770      	bx	lr

08001a18 <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
//caddr_t _sbrk(int incr) {
 void *_sbrk(int incr) { 
 8001a18:	b570      	push	{r4, r5, r6, lr}

    extern char _ebss; // Defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
 8001a1a:	4d0b      	ldr	r5, [pc, #44]	; (8001a48 <_sbrk+0x30>)
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
//caddr_t _sbrk(int incr) {
 void *_sbrk(int incr) { 
 8001a1c:	4606      	mov	r6, r0

    extern char _ebss; // Defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
 8001a1e:	682c      	ldr	r4, [r5, #0]
 8001a20:	b17c      	cbz	r4, 8001a42 <_sbrk+0x2a>
        heap_end = &_ebss;
    }
    prev_heap_end = heap_end;

char * stack = (char*) __get_MSP();
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <_sbrk+0x34>)
 8001a24:	4798      	blx	r3
     if (heap_end + incr >  stack)
 8001a26:	19a1      	adds	r1, r4, r6
 8001a28:	4281      	cmp	r1, r0
 8001a2a:	d802      	bhi.n	8001a32 <_sbrk+0x1a>
         //return  (caddr_t) -1;
         return (void *)-1;
         //abort ();
     }

    heap_end += incr;
 8001a2c:	6029      	str	r1, [r5, #0]
    //return (caddr_t) prev_heap_end;
    return (void *) prev_heap_end;

}
 8001a2e:	4620      	mov	r0, r4
 8001a30:	bd70      	pop	{r4, r5, r6, pc}

char * stack = (char*) __get_MSP();
     if (heap_end + incr >  stack)
     {
         //_write (STDERR_FILENO, "Heap and stack collision\n", 25);
         errno = ENOMEM;
 8001a32:	4807      	ldr	r0, [pc, #28]	; (8001a50 <_sbrk+0x38>)
 8001a34:	4780      	blx	r0
         //return  (caddr_t) -1;
         return (void *)-1;
 8001a36:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff

char * stack = (char*) __get_MSP();
     if (heap_end + incr >  stack)
     {
         //_write (STDERR_FILENO, "Heap and stack collision\n", 25);
         errno = ENOMEM;
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	6002      	str	r2, [r0, #0]

    heap_end += incr;
    //return (caddr_t) prev_heap_end;
    return (void *) prev_heap_end;

}
 8001a3e:	4620      	mov	r0, r4
 8001a40:	bd70      	pop	{r4, r5, r6, pc}
    extern char _ebss; // Defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
        heap_end = &_ebss;
 8001a42:	4c04      	ldr	r4, [pc, #16]	; (8001a54 <_sbrk+0x3c>)
 8001a44:	602c      	str	r4, [r5, #0]
 8001a46:	e7ec      	b.n	8001a22 <_sbrk+0xa>
 8001a48:	20000a04 	.word	0x20000a04
 8001a4c:	08001a11 	.word	0x08001a11
 8001a50:	08005979 	.word	0x08005979
 8001a54:	20001d5c 	.word	0x20001d5c

08001a58 <print_byte_out>:




void print_byte_out(unsigned int c)
{
 8001a58:	b538      	push	{r3, r4, r5, lr}
	if( StrPrintMode == LB_PRINT_OUT_UART )
 8001a5a:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <print_byte_out+0x28>)




void print_byte_out(unsigned int c)
{
 8001a5c:	4605      	mov	r5, r0
	if( StrPrintMode == LB_PRINT_OUT_UART )
 8001a5e:	7819      	ldrb	r1, [r3, #0]
 8001a60:	b151      	cbz	r1, 8001a78 <print_byte_out+0x20>
	{
		print_byte(c);
	}
	else
	{
		pStrPrintBuf[ StrPrintBufIndex++ ] = c; 
 8001a62:	4a08      	ldr	r2, [pc, #32]	; (8001a84 <print_byte_out+0x2c>)
 8001a64:	4908      	ldr	r1, [pc, #32]	; (8001a88 <print_byte_out+0x30>)
 8001a66:	6814      	ldr	r4, [r2, #0]
 8001a68:	6808      	ldr	r0, [r1, #0]
 8001a6a:	1c63      	adds	r3, r4, #1
 8001a6c:	5505      	strb	r5, [r0, r4]
		pStrPrintBuf[ StrPrintBufIndex   ] = 0; 
 8001a6e:	6809      	ldr	r1, [r1, #0]
	{
		print_byte(c);
	}
	else
	{
		pStrPrintBuf[ StrPrintBufIndex++ ] = c; 
 8001a70:	6013      	str	r3, [r2, #0]
		pStrPrintBuf[ StrPrintBufIndex   ] = 0; 
 8001a72:	2200      	movs	r2, #0
 8001a74:	54ca      	strb	r2, [r1, r3]
 8001a76:	bd38      	pop	{r3, r4, r5, pc}

void print_byte_out(unsigned int c)
{
	if( StrPrintMode == LB_PRINT_OUT_UART )
	{
		print_byte(c);
 8001a78:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <print_byte_out+0x34>)
 8001a7a:	4798      	blx	r3
 8001a7c:	bd38      	pop	{r3, r4, r5, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000a0c 	.word	0x20000a0c
 8001a84:	20000a08 	.word	0x20000a08
 8001a88:	20001098 	.word	0x20001098
 8001a8c:	08002f01 	.word	0x08002f01

08001a90 <PrintString>:
        }
        return;
}

void PrintString(char *fmt, char *s)
{
 8001a90:	b538      	push	{r3, r4, r5, lr}
        if (!fmt || !s) return;
 8001a92:	b148      	cbz	r0, 8001aa8 <PrintString+0x18>
 8001a94:	b141      	cbz	r1, 8001aa8 <PrintString+0x18>
        while (*s) print_byte_out(*s++);
 8001a96:	7808      	ldrb	r0, [r1, #0]
 8001a98:	b130      	cbz	r0, 8001aa8 <PrintString+0x18>
 8001a9a:	4d04      	ldr	r5, [pc, #16]	; (8001aac <PrintString+0x1c>)
 8001a9c:	460c      	mov	r4, r1
 8001a9e:	47a8      	blx	r5
 8001aa0:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001aa4:	2800      	cmp	r0, #0
 8001aa6:	d1fa      	bne.n	8001a9e <PrintString+0xe>
 8001aa8:	bd38      	pop	{r3, r4, r5, pc}
 8001aaa:	bf00      	nop
 8001aac:	08001a59 	.word	0x08001a59

08001ab0 <DecToLong>:
//  : 10  s   retval   .
//  : s      :   .
//        retval :    .
//  : return : 1 : success                0 : failure.
//  :
int DecToLong(char *s, long *retval){
 8001ab0:	b430      	push	{r4, r5}
        long remainder;
        if (!s || !s[0]) return false;
 8001ab2:	b1c8      	cbz	r0, 8001ae8 <DecToLong+0x38>
 8001ab4:	7803      	ldrb	r3, [r0, #0]
 8001ab6:	b1cb      	cbz	r3, 8001aec <DecToLong+0x3c>


        for (*retval=0; *s; s++){
 8001ab8:	2300      	movs	r3, #0
 8001aba:	600b      	str	r3, [r1, #0]
 8001abc:	7802      	ldrb	r2, [r0, #0]
 8001abe:	b192      	cbz	r2, 8001ae6 <DecToLong+0x36>
                if (*s < '0' || *s > '9') return false;
 8001ac0:	3a30      	subs	r2, #48	; 0x30
 8001ac2:	b2d4      	uxtb	r4, r2
 8001ac4:	2c09      	cmp	r4, #9
 8001ac6:	d902      	bls.n	8001ace <DecToLong+0x1e>
 8001ac8:	e012      	b.n	8001af0 <DecToLong+0x40>
 8001aca:	2d09      	cmp	r5, #9
 8001acc:	d810      	bhi.n	8001af0 <DecToLong+0x40>
                remainder = *s - '0';
                *retval = *retval * 10 + remainder;
 8001ace:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 8001ad2:	eb02 0344 	add.w	r3, r2, r4, lsl #1
 8001ad6:	600b      	str	r3, [r1, #0]
int DecToLong(char *s, long *retval){
        long remainder;
        if (!s || !s[0]) return false;


        for (*retval=0; *s; s++){
 8001ad8:	f810 4f01 	ldrb.w	r4, [r0, #1]!
                if (*s < '0' || *s > '9') return false;
 8001adc:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8001ae0:	b2d5      	uxtb	r5, r2
int DecToLong(char *s, long *retval){
        long remainder;
        if (!s || !s[0]) return false;


        for (*retval=0; *s; s++){
 8001ae2:	2c00      	cmp	r4, #0
 8001ae4:	d1f1      	bne.n	8001aca <DecToLong+0x1a>
                remainder = *s - '0';
                *retval = *retval * 10 + remainder;
        }


        return true;
 8001ae6:	2001      	movs	r0, #1
}        // DecToLong.
 8001ae8:	bc30      	pop	{r4, r5}
 8001aea:	4770      	bx	lr
//        retval :    .
//  : return : 1 : success                0 : failure.
//  :
int DecToLong(char *s, long *retval){
        long remainder;
        if (!s || !s[0]) return false;
 8001aec:	4618      	mov	r0, r3
 8001aee:	e7fb      	b.n	8001ae8 <DecToLong+0x38>


        for (*retval=0; *s; s++){
                if (*s < '0' || *s > '9') return false;
 8001af0:	2000      	movs	r0, #0
 8001af2:	e7f9      	b.n	8001ae8 <DecToLong+0x38>

08001af4 <PrintDec>:
        return;
}


void PrintDec(char *fmt, int l)
{
 8001af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001af8:	4682      	mov	sl, r0
		l = -l;	
	}


	// fmt "%08lx" '0', '8', 'l' .
	for (i=0; (c=s[i]) != 0; i++)
 8001afa:	7800      	ldrb	r0, [r0, #0]
void PrintDec(char *fmt, int l)
{
	int        i, j;
	char        c, *s=fmt, tol[10];
	bool        flag0=false, flagl=false;	// "%08lx" '0', 'l'  .
	long        flagcnt=0;              	// "%08lx" "8"  long.
 8001afc:	2300      	movs	r3, #0
        return;
}


void PrintDec(char *fmt, int l)
{
 8001afe:	b084      	sub	sp, #16
	long        flagcnt=0;              	// "%08lx" "8"  long.
	bool        leading_zero=true;			// long data   .
	long        divisor, result, remainder;
	char        sign = 0;

	if( l < 0 )
 8001b00:	f1b1 0800 	subs.w	r8, r1, #0
void PrintDec(char *fmt, int l)
{
	int        i, j;
	char        c, *s=fmt, tol[10];
	bool        flag0=false, flagl=false;	// "%08lx" '0', 'l'  .
	long        flagcnt=0;              	// "%08lx" "8"  long.
 8001b04:	9300      	str	r3, [sp, #0]
	char        sign = 0;

	if( l < 0 )
	{
		sign = 1;
		l = -l;	
 8001b06:	bfba      	itte	lt
 8001b08:	f1c8 0800 	rsblt	r8, r8, #0
	long        divisor, result, remainder;
	char        sign = 0;

	if( l < 0 )
	{
		sign = 1;
 8001b0c:	f04f 0901 	movlt.w	r9, #1
	char        c, *s=fmt, tol[10];
	bool        flag0=false, flagl=false;	// "%08lx" '0', 'l'  .
	long        flagcnt=0;              	// "%08lx" "8"  long.
	bool        leading_zero=true;			// long data   .
	long        divisor, result, remainder;
	char        sign = 0;
 8001b10:	4699      	movge	r9, r3
		l = -l;	
	}


	// fmt "%08lx" '0', '8', 'l' .
	for (i=0; (c=s[i]) != 0; i++)
 8001b12:	2800      	cmp	r0, #0
 8001b14:	f000 8140 	beq.w	8001d98 <PrintDec+0x2a4>

void PrintDec(char *fmt, int l)
{
	int        i, j;
	char        c, *s=fmt, tol[10];
	bool        flag0=false, flagl=false;	// "%08lx" '0', 'l'  .
 8001b18:	2500      	movs	r5, #0


	// fmt "%08lx" '0', '8', 'l' .
	for (i=0; (c=s[i]) != 0; i++)
	{
		if (c=='d') break;
 8001b1a:	2864      	cmp	r0, #100	; 0x64
 8001b1c:	d029      	beq.n	8001b72 <PrintDec+0x7e>
			{
				tol[j] = s[i++];
			}
			tol[j] = '\0';
			i--;
			DecToLong(tol, &flagcnt);
 8001b1e:	4ea1      	ldr	r6, [pc, #644]	; (8001da4 <PrintDec+0x2b0>)


	// fmt "%08lx" '0', '8', 'l' .
	for (i=0; (c=s[i]) != 0; i++)
	{
		if (c=='d') break;
 8001b20:	462c      	mov	r4, r5
		{
			for (j=0; s[i]>='0' && s[i]<='9'; j++)
			{
				tol[j] = s[i++];
			}
			tol[j] = '\0';
 8001b22:	462f      	mov	r7, r5

	// fmt "%08lx" '0', '8', 'l' .
	for (i=0; (c=s[i]) != 0; i++)
	{
		if (c=='d') break;
		else if (c>='1' && c<='9')
 8001b24:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
 8001b28:	2a08      	cmp	r2, #8
 8001b2a:	f200 808e 	bhi.w	8001c4a <PrintDec+0x156>
		{
			for (j=0; s[i]>='0' && s[i]<='9'; j++)
 8001b2e:	f81a 2004 	ldrb.w	r2, [sl, r4]
 8001b32:	eb0a 0104 	add.w	r1, sl, r4
 8001b36:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
 8001b3a:	2809      	cmp	r0, #9
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	a801      	add	r0, sp, #4
 8001b42:	d809      	bhi.n	8001b58 <PrintDec+0x64>
			{
				tol[j] = s[i++];
 8001b44:	54c2      	strb	r2, [r0, r3]
	for (i=0; (c=s[i]) != 0; i++)
	{
		if (c=='d') break;
		else if (c>='1' && c<='9')
		{
			for (j=0; s[i]>='0' && s[i]<='9'; j++)
 8001b46:	f811 2f01 	ldrb.w	r2, [r1, #1]!
			{
				tol[j] = s[i++];
 8001b4a:	3401      	adds	r4, #1
	for (i=0; (c=s[i]) != 0; i++)
	{
		if (c=='d') break;
		else if (c>='1' && c<='9')
		{
			for (j=0; s[i]>='0' && s[i]<='9'; j++)
 8001b4c:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8001b50:	3301      	adds	r3, #1
 8001b52:	f1be 0f09 	cmp.w	lr, #9
 8001b56:	d9f5      	bls.n	8001b44 <PrintDec+0x50>
			{
				tol[j] = s[i++];
			}
			tol[j] = '\0';
 8001b58:	a904      	add	r1, sp, #16
 8001b5a:	18ca      	adds	r2, r1, r3
			i--;
			DecToLong(tol, &flagcnt);
 8001b5c:	4669      	mov	r1, sp
		{
			for (j=0; s[i]>='0' && s[i]<='9'; j++)
			{
				tol[j] = s[i++];
			}
			tol[j] = '\0';
 8001b5e:	f802 7c0c 	strb.w	r7, [r2, #-12]
			i--;
 8001b62:	3c01      	subs	r4, #1
			DecToLong(tol, &flagcnt);
 8001b64:	47b0      	blx	r6
		l = -l;	
	}


	// fmt "%08lx" '0', '8', 'l' .
	for (i=0; (c=s[i]) != 0; i++)
 8001b66:	3401      	adds	r4, #1
 8001b68:	f81a 0004 	ldrb.w	r0, [sl, r4]
 8001b6c:	b108      	cbz	r0, 8001b72 <PrintDec+0x7e>
	{
		if (c=='d') break;
 8001b6e:	2864      	cmp	r0, #100	; 0x64
 8001b70:	d1d8      	bne.n	8001b24 <PrintDec+0x30>
		else if (c=='0') flag0=true;
		else if (c=='l') flagl=true;
		else continue;
	}

	if( sign == 1 ) print_byte_out('-');
 8001b72:	f1b9 0f00 	cmp.w	r9, #0
 8001b76:	f040 810b 	bne.w	8001d90 <PrintDec+0x29c>
 8001b7a:	4e8b      	ldr	r6, [pc, #556]	; (8001da8 <PrintDec+0x2b4>)


	//  flag  .
	if (flagcnt)
 8001b7c:	9800      	ldr	r0, [sp, #0]
 8001b7e:	2800      	cmp	r0, #0
 8001b80:	d067      	beq.n	8001c52 <PrintDec+0x15e>
	{
                if (flagcnt>9) flagcnt=9;
 8001b82:	2809      	cmp	r0, #9
 8001b84:	f300 80ff 	bgt.w	8001d86 <PrintDec+0x292>
}

int Power(int num, int cnt)
{
        long retval=num;
        cnt--;
 8001b88:	1e44      	subs	r4, r0, #1


        while (cnt--){
 8001b8a:	1e81      	subs	r1, r0, #2
 8001b8c:	1ec7      	subs	r7, r0, #3
 8001b8e:	2c00      	cmp	r4, #0
 8001b90:	f000 8104 	beq.w	8001d9c <PrintDec+0x2a8>
 8001b94:	f001 0401 	and.w	r4, r1, #1
                retval *= num;
 8001b98:	2364      	movs	r3, #100	; 0x64
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001b9a:	1e4a      	subs	r2, r1, #1
 8001b9c:	b171      	cbz	r1, 8001bbc <PrintDec+0xc8>
 8001b9e:	b124      	cbz	r4, 8001baa <PrintDec+0xb6>
 8001ba0:	3a01      	subs	r2, #1
 8001ba2:	1c51      	adds	r1, r2, #1
                retval *= num;
 8001ba4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001ba8:	d008      	beq.n	8001bbc <PrintDec+0xc8>
                retval *= num;
 8001baa:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 8001bae:	00e1      	lsls	r1, r4, #3
 8001bb0:	eb01 0344 	add.w	r3, r1, r4, lsl #1
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bb4:	3a02      	subs	r2, #2
                retval *= num;
 8001bb6:	005b      	lsls	r3, r3, #1
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bb8:	1c51      	adds	r1, r2, #1
 8001bba:	d1f6      	bne.n	8001baa <PrintDec+0xb6>

	//  flag  .
	if (flagcnt)
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.
 8001bbc:	fb98 f2f3 	sdiv	r2, r8, r3
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bc0:	2802      	cmp	r0, #2

	//  flag  .
	if (flagcnt)
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.
 8001bc2:	fb03 8812 	mls	r8, r3, r2, r8
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bc6:	f000 80eb 	beq.w	8001da0 <PrintDec+0x2ac>
 8001bca:	f007 0001 	and.w	r0, r7, #1
                retval *= num;
 8001bce:	2464      	movs	r4, #100	; 0x64
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bd0:	1e79      	subs	r1, r7, #1
 8001bd2:	b177      	cbz	r7, 8001bf2 <PrintDec+0xfe>
 8001bd4:	b120      	cbz	r0, 8001be0 <PrintDec+0xec>
 8001bd6:	3901      	subs	r1, #1
 8001bd8:	1c48      	adds	r0, r1, #1
                retval *= num;
 8001bda:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bde:	d008      	beq.n	8001bf2 <PrintDec+0xfe>
                retval *= num;
 8001be0:	eb04 0784 	add.w	r7, r4, r4, lsl #2
 8001be4:	00fc      	lsls	r4, r7, #3
 8001be6:	eb04 0347 	add.w	r3, r4, r7, lsl #1
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bea:	3902      	subs	r1, #2
                retval *= num;
 8001bec:	005c      	lsls	r4, r3, #1
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001bee:	1c4f      	adds	r7, r1, #1
 8001bf0:	d1f6      	bne.n	8001be0 <PrintDec+0xec>
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.


                for (divisor=Power(10, flagcnt-1); divisor>0; divisor/=10){
 8001bf2:	f246 6767 	movw	r7, #26215	; 0x6667
        return;
}

int Power(int num, int cnt)
{
        long retval=num;
 8001bf6:	f04f 0901 	mov.w	r9, #1
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.


                for (divisor=Power(10, flagcnt-1); divisor>0; divisor/=10){
 8001bfa:	f2c6 6766 	movt	r7, #26214	; 0x6666
 8001bfe:	e00f      	b.n	8001c20 <PrintDec+0x12c>
                        result = remainder/divisor;
                        remainder %= divisor;


                        if (result!=0 || divisor==1) leading_zero = false;
 8001c00:	2c01      	cmp	r4, #1
 8001c02:	d015      	beq.n	8001c30 <PrintDec+0x13c>


                        if (leading_zero==true){
 8001c04:	f1b9 0f00 	cmp.w	r9, #0
 8001c08:	d012      	beq.n	8001c30 <PrintDec+0x13c>
                                if (flag0)        print_byte_out('0');
 8001c0a:	2030      	movs	r0, #48	; 0x30
 8001c0c:	b905      	cbnz	r5, 8001c10 <PrintDec+0x11c>
                                else                print_byte_out(' ');
 8001c0e:	2020      	movs	r0, #32
 8001c10:	47b0      	blx	r6
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.


                for (divisor=Power(10, flagcnt-1); divisor>0; divisor/=10){
 8001c12:	fb87 2004 	smull	r2, r0, r7, r4
 8001c16:	17e1      	asrs	r1, r4, #31
 8001c18:	ebc1 04a0 	rsb	r4, r1, r0, asr #2
 8001c1c:	2c00      	cmp	r4, #0
 8001c1e:	dd11      	ble.n	8001c44 <PrintDec+0x150>
                        result = remainder/divisor;
 8001c20:	fb98 f2f4 	sdiv	r2, r8, r4

                        if (leading_zero==true){
                                if (flag0)        print_byte_out('0');
                                else                print_byte_out(' ');
                        }
                        else print_byte_out((char)(result)+'0');
 8001c24:	b2d0      	uxtb	r0, r2
 8001c26:	3030      	adds	r0, #48	; 0x30
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.


                for (divisor=Power(10, flagcnt-1); divisor>0; divisor/=10){
                        result = remainder/divisor;
                        remainder %= divisor;
 8001c28:	fb04 8812 	mls	r8, r4, r2, r8


                        if (result!=0 || divisor==1) leading_zero = false;
 8001c2c:	2a00      	cmp	r2, #0
 8001c2e:	d0e7      	beq.n	8001c00 <PrintDec+0x10c>

                        if (leading_zero==true){
                                if (flag0)        print_byte_out('0');
                                else                print_byte_out(' ');
                        }
                        else print_byte_out((char)(result)+'0');
 8001c30:	47b0      	blx	r6
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.


                for (divisor=Power(10, flagcnt-1); divisor>0; divisor/=10){
 8001c32:	fb87 2004 	smull	r2, r0, r7, r4
 8001c36:	17e1      	asrs	r1, r4, #31
 8001c38:	ebc1 04a0 	rsb	r4, r1, r0, asr #2
 8001c3c:	2c00      	cmp	r4, #0

                        if (leading_zero==true){
                                if (flag0)        print_byte_out('0');
                                else                print_byte_out(' ');
                        }
                        else print_byte_out((char)(result)+'0');
 8001c3e:	f04f 0900 	mov.w	r9, #0
	{
                if (flagcnt>9) flagcnt=9;
                remainder = l%(Power(10, flagcnt));        // flagcnt   . 199 flagcnt==2, 99.


                for (divisor=Power(10, flagcnt-1); divisor>0; divisor/=10){
 8001c42:	dced      	bgt.n	8001c20 <PrintDec+0x12c>
                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
                }
        }
        return;
}
 8001c44:	b004      	add	sp, #16
 8001c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			}
			tol[j] = '\0';
			i--;
			DecToLong(tol, &flagcnt);
		}
		else if (c=='0') flag0=true;
 8001c4a:	2830      	cmp	r0, #48	; 0x30
 8001c4c:	bf08      	it	eq
 8001c4e:	2501      	moveq	r5, #1
 8001c50:	e789      	b.n	8001b66 <PrintDec+0x72>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001c52:	f642 73a1 	movw	r3, #12193	; 0x2fa1
 8001c56:	f2c4 43b8 	movt	r3, #17592	; 0x44b8
 8001c5a:	fb83 2408 	smull	r2, r4, r3, r8
 8001c5e:	ea4f 71e8 	mov.w	r1, r8, asr #31
                        remainder %= divisor;
 8001c62:	f44f 424a 	mov.w	r2, #51712	; 0xca00
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001c66:	ebc1 7024 	rsb	r0, r1, r4, asr #28
                        remainder %= divisor;
 8001c6a:	f6c3 329a 	movt	r2, #15258	; 0x3b9a
 8001c6e:	fb02 8810 	mls	r8, r2, r0, r8


                        if (result!=0 || divisor==1) leading_zero = false;
 8001c72:	2800      	cmp	r0, #0
 8001c74:	f000 809a 	beq.w	8001dac <PrintDec+0x2b8>
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001c78:	b2c0      	uxtb	r0, r0
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001c7a:	f643 3489 	movw	r4, #15241	; 0x3b89
                        remainder %= divisor;


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001c7e:	3030      	adds	r0, #48	; 0x30
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001c80:	f2c5 54e6 	movt	r4, #21990	; 0x55e6
                        remainder %= divisor;


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001c84:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001c86:	fb84 2008 	smull	r2, r0, r4, r8
 8001c8a:	ea4f 71e8 	mov.w	r1, r8, asr #31
                        remainder %= divisor;
 8001c8e:	f44f 4261 	mov.w	r2, #57600	; 0xe100
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001c92:	ebc1 6060 	rsb	r0, r1, r0, asr #25
                        remainder %= divisor;
 8001c96:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
 8001c9a:	fb02 8410 	mls	r4, r2, r0, r8


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001c9e:	3030      	adds	r0, #48	; 0x30
 8001ca0:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001ca2:	f64c 236b 	movw	r3, #51819	; 0xca6b
 8001ca6:	f6c6 335f 	movt	r3, #27487	; 0x6b5f
 8001caa:	fb83 2004 	smull	r2, r0, r3, r4
 8001cae:	17e1      	asrs	r1, r4, #31
                        remainder %= divisor;
 8001cb0:	f249 6280 	movw	r2, #38528	; 0x9680
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001cb4:	ebc1 50a0 	rsb	r0, r1, r0, asr #22
                        remainder %= divisor;
 8001cb8:	f2c0 0298 	movt	r2, #152	; 0x98
 8001cbc:	fb02 4410 	mls	r4, r2, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001cc0:	3030      	adds	r0, #48	; 0x30
 8001cc2:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001cc4:	f64d 6383 	movw	r3, #56963	; 0xde83
 8001cc8:	f2c4 331b 	movt	r3, #17179	; 0x431b
 8001ccc:	fb83 2004 	smull	r2, r0, r3, r4
 8001cd0:	17e1      	asrs	r1, r4, #31
                        remainder %= divisor;
 8001cd2:	f244 2240 	movw	r2, #16960	; 0x4240
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001cd6:	ebc1 40a0 	rsb	r0, r1, r0, asr #18
                        remainder %= divisor;
 8001cda:	f2c0 020f 	movt	r2, #15
 8001cde:	fb02 4410 	mls	r4, r2, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001ce2:	3030      	adds	r0, #48	; 0x30
 8001ce4:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001ce6:	f24b 5389 	movw	r3, #46473	; 0xb589
 8001cea:	f2c1 43f8 	movt	r3, #5368	; 0x14f8
 8001cee:	fb83 2004 	smull	r2, r0, r3, r4
 8001cf2:	17e1      	asrs	r1, r4, #31
                        remainder %= divisor;
 8001cf4:	f248 62a0 	movw	r2, #34464	; 0x86a0
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001cf8:	ebc1 3060 	rsb	r0, r1, r0, asr #13
                        remainder %= divisor;
 8001cfc:	f2c0 0201 	movt	r2, #1
 8001d00:	fb02 4410 	mls	r4, r2, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001d04:	3030      	adds	r0, #48	; 0x30
 8001d06:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001d08:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8001d0c:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8001d10:	fb83 2004 	smull	r2, r0, r3, r4
 8001d14:	17e1      	asrs	r1, r4, #31
 8001d16:	ebc1 3020 	rsb	r0, r1, r0, asr #12
                        remainder %= divisor;
 8001d1a:	f242 7210 	movw	r2, #10000	; 0x2710
 8001d1e:	fb02 4410 	mls	r4, r2, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001d22:	3030      	adds	r0, #48	; 0x30
 8001d24:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001d26:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8001d2a:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8001d2e:	fb83 2004 	smull	r2, r0, r3, r4
 8001d32:	17e1      	asrs	r1, r4, #31
 8001d34:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
                        remainder %= divisor;
 8001d38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d3c:	fb02 4410 	mls	r4, r2, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001d40:	3030      	adds	r0, #48	; 0x30
 8001d42:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001d44:	f248 531f 	movw	r3, #34079	; 0x851f
 8001d48:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001d4c:	fb83 2004 	smull	r2, r0, r3, r4
 8001d50:	17e1      	asrs	r1, r4, #31
 8001d52:	ebc1 1060 	rsb	r0, r1, r0, asr #5
                        remainder %= divisor;
 8001d56:	2264      	movs	r2, #100	; 0x64
 8001d58:	fb02 4410 	mls	r4, r2, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001d5c:	3030      	adds	r0, #48	; 0x30
 8001d5e:	47b0      	blx	r6
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001d60:	f246 6367 	movw	r3, #26215	; 0x6667
 8001d64:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8001d68:	fb83 2004 	smull	r2, r0, r3, r4
 8001d6c:	17e1      	asrs	r1, r4, #31
 8001d6e:	ebc1 00a0 	rsb	r0, r1, r0, asr #2
                        remainder %= divisor;
 8001d72:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8001d76:	eba4 0442 	sub.w	r4, r4, r2, lsl #1


                        if (result!=0 || divisor==1) leading_zero = false;
                        if (leading_zero==false) print_byte_out((char)(result)+'0');
 8001d7a:	3030      	adds	r0, #48	; 0x30
 8001d7c:	47b0      	blx	r6
 8001d7e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8001d82:	47b0      	blx	r6
 8001d84:	e75e      	b.n	8001c44 <PrintDec+0x150>


	//  flag  .
	if (flagcnt)
	{
                if (flagcnt>9) flagcnt=9;
 8001d86:	2009      	movs	r0, #9
 8001d88:	9000      	str	r0, [sp, #0]
 8001d8a:	2706      	movs	r7, #6
{
        long retval=num;
        cnt--;


        while (cnt--){
 8001d8c:	2107      	movs	r1, #7
 8001d8e:	e701      	b.n	8001b94 <PrintDec+0xa0>
		else if (c=='0') flag0=true;
		else if (c=='l') flagl=true;
		else continue;
	}

	if( sign == 1 ) print_byte_out('-');
 8001d90:	202d      	movs	r0, #45	; 0x2d
 8001d92:	4e05      	ldr	r6, [pc, #20]	; (8001da8 <PrintDec+0x2b4>)
 8001d94:	47b0      	blx	r6
 8001d96:	e6f1      	b.n	8001b7c <PrintDec+0x88>

void PrintDec(char *fmt, int l)
{
	int        i, j;
	char        c, *s=fmt, tol[10];
	bool        flag0=false, flagl=false;	// "%08lx" '0', 'l'  .
 8001d98:	4605      	mov	r5, r0
 8001d9a:	e6ea      	b.n	8001b72 <PrintDec+0x7e>
        return;
}

int Power(int num, int cnt)
{
        long retval=num;
 8001d9c:	230a      	movs	r3, #10
 8001d9e:	e70d      	b.n	8001bbc <PrintDec+0xc8>
 8001da0:	240a      	movs	r4, #10
 8001da2:	e726      	b.n	8001bf2 <PrintDec+0xfe>
 8001da4:	08001ab1 	.word	0x08001ab1
 8001da8:	08001a59 	.word	0x08001a59
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001dac:	f643 3389 	movw	r3, #15241	; 0x3b89
 8001db0:	f2c5 53e6 	movt	r3, #21990	; 0x55e6
 8001db4:	fb83 2108 	smull	r2, r1, r3, r8
                        remainder %= divisor;
 8001db8:	f44f 4461 	mov.w	r4, #57600	; 0xe100
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001dbc:	ea4f 72e8 	mov.w	r2, r8, asr #31
 8001dc0:	ebc2 6061 	rsb	r0, r2, r1, asr #25
                        remainder %= divisor;
 8001dc4:	f2c0 54f5 	movt	r4, #1525	; 0x5f5
 8001dc8:	fb04 8410 	mls	r4, r4, r0, r8


                        if (result!=0 || divisor==1) leading_zero = false;
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	f47f af66 	bne.w	8001c9e <PrintDec+0x1aa>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001dd2:	f64c 206b 	movw	r0, #51819	; 0xca6b
 8001dd6:	f6c6 305f 	movt	r0, #27487	; 0x6b5f
 8001dda:	fb80 2104 	smull	r2, r1, r0, r4
                        remainder %= divisor;
 8001dde:	f249 6380 	movw	r3, #38528	; 0x9680
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001de2:	17e2      	asrs	r2, r4, #31
 8001de4:	ebc2 50a1 	rsb	r0, r2, r1, asr #22
                        remainder %= divisor;
 8001de8:	f2c0 0398 	movt	r3, #152	; 0x98
 8001dec:	fb03 4410 	mls	r4, r3, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
 8001df0:	2800      	cmp	r0, #0
 8001df2:	f47f af65 	bne.w	8001cc0 <PrintDec+0x1cc>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001df6:	f64d 6083 	movw	r0, #56963	; 0xde83
 8001dfa:	f2c4 301b 	movt	r0, #17179	; 0x431b
 8001dfe:	fb80 2104 	smull	r2, r1, r0, r4
                        remainder %= divisor;
 8001e02:	f244 2340 	movw	r3, #16960	; 0x4240
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e06:	17e2      	asrs	r2, r4, #31
 8001e08:	ebc2 40a1 	rsb	r0, r2, r1, asr #18
                        remainder %= divisor;
 8001e0c:	f2c0 030f 	movt	r3, #15
 8001e10:	fb03 4410 	mls	r4, r3, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
 8001e14:	2800      	cmp	r0, #0
 8001e16:	f47f af64 	bne.w	8001ce2 <PrintDec+0x1ee>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e1a:	f24b 5089 	movw	r0, #46473	; 0xb589
 8001e1e:	f2c1 40f8 	movt	r0, #5368	; 0x14f8
 8001e22:	fb80 2104 	smull	r2, r1, r0, r4
                        remainder %= divisor;
 8001e26:	f248 63a0 	movw	r3, #34464	; 0x86a0
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e2a:	17e2      	asrs	r2, r4, #31
 8001e2c:	ebc2 3061 	rsb	r0, r2, r1, asr #13
                        remainder %= divisor;
 8001e30:	f2c0 0301 	movt	r3, #1
 8001e34:	fb03 4410 	mls	r4, r3, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
 8001e38:	2800      	cmp	r0, #0
 8001e3a:	f47f af63 	bne.w	8001d04 <PrintDec+0x210>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e3e:	f648 30ad 	movw	r0, #35757	; 0x8bad
 8001e42:	f6c6 00db 	movt	r0, #26843	; 0x68db
 8001e46:	fb80 2104 	smull	r2, r1, r0, r4
 8001e4a:	17e2      	asrs	r2, r4, #31
 8001e4c:	ebc2 3021 	rsb	r0, r2, r1, asr #12
                        remainder %= divisor;
 8001e50:	f242 7310 	movw	r3, #10000	; 0x2710
 8001e54:	fb03 4410 	mls	r4, r3, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	f47f af62 	bne.w	8001d22 <PrintDec+0x22e>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e5e:	f644 50d3 	movw	r0, #19923	; 0x4dd3
 8001e62:	f2c1 0062 	movt	r0, #4194	; 0x1062
 8001e66:	fb80 2104 	smull	r2, r1, r0, r4
 8001e6a:	17e2      	asrs	r2, r4, #31
 8001e6c:	ebc2 10a1 	rsb	r0, r2, r1, asr #6
                        remainder %= divisor;
 8001e70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e74:	fb03 4410 	mls	r4, r3, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	f47f af61 	bne.w	8001d40 <PrintDec+0x24c>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e7e:	f248 501f 	movw	r0, #34079	; 0x851f
 8001e82:	f2c5 10eb 	movt	r0, #20971	; 0x51eb
 8001e86:	fb80 2104 	smull	r2, r1, r0, r4
 8001e8a:	17e2      	asrs	r2, r4, #31
 8001e8c:	ebc2 1061 	rsb	r0, r2, r1, asr #5
                        remainder %= divisor;
 8001e90:	2364      	movs	r3, #100	; 0x64
 8001e92:	fb03 4410 	mls	r4, r3, r0, r4


                        if (result!=0 || divisor==1) leading_zero = false;
 8001e96:	2800      	cmp	r0, #0
 8001e98:	f47f af60 	bne.w	8001d5c <PrintDec+0x268>
        } else {
                remainder = l;


                for (divisor=1000000000; divisor>0; divisor/=10){
                        result = remainder/divisor;
 8001e9c:	f246 6067 	movw	r0, #26215	; 0x6667
 8001ea0:	f2c6 6066 	movt	r0, #26214	; 0x6666
 8001ea4:	fb80 2104 	smull	r2, r1, r0, r4
 8001ea8:	17e2      	asrs	r2, r4, #31
 8001eaa:	ebc2 00a1 	rsb	r0, r2, r1, asr #2
                        remainder %= divisor;
 8001eae:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8001eb2:	eba4 0443 	sub.w	r4, r4, r3, lsl #1


                        if (result!=0 || divisor==1) leading_zero = false;
 8001eb6:	2800      	cmp	r0, #0
 8001eb8:	f43f af61 	beq.w	8001d7e <PrintDec+0x28a>
 8001ebc:	e75d      	b.n	8001d7a <PrintDec+0x286>
 8001ebe:	bf00      	nop

08001ec0 <PrintHex>:
                }
        }
        return;
}

void PrintHex(char *fmt, int l){
 8001ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
        char        uHex, lHex;
        int                cnt;                                                // "%5x"  5   .


        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
 8001ec4:	7803      	ldrb	r3, [r0, #0]
                }
        }
        return;
}

void PrintHex(char *fmt, int l){
 8001ec6:	b087      	sub	sp, #28
        int                i, j;
        char        c, *s=fmt, tol[10];
        bool        flag0=false, flagl=false;        // flags.
        long        flagcnt=0;
 8001ec8:	2600      	movs	r6, #0
                }
        }
        return;
}

void PrintHex(char *fmt, int l){
 8001eca:	4681      	mov	r9, r0
 8001ecc:	9101      	str	r1, [sp, #4]
        int                i, j;
        char        c, *s=fmt, tol[10];
        bool        flag0=false, flagl=false;        // flags.
        long        flagcnt=0;
 8001ece:	9602      	str	r6, [sp, #8]
        char        uHex, lHex;
        int                cnt;                                                // "%5x"  5   .


        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80b7 	beq.w	8002044 <PrintHex+0x184>
                if (c=='x') break;
 8001ed6:	2b78      	cmp	r3, #120	; 0x78
 8001ed8:	f000 80b4 	beq.w	8002044 <PrintHex+0x184>
                        for (j=0; s[i]>='0' && s[i]<='9'; j++){
                                tol[j] = s[i++];
                        }
                        tol[j] = '\0';
                        i--;
                        DecToLong(tol, &flagcnt);
 8001edc:	4fb4      	ldr	r7, [pc, #720]	; (80021b0 <PrintHex+0x2f0>)
        int                cnt;                                                // "%5x"  5   .


        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
                if (c=='x') break;
 8001ede:	4634      	mov	r4, r6
                else if (c>='1' && c<='9'){
                        for (j=0; s[i]>='0' && s[i]<='9'; j++){
                                tol[j] = s[i++];
                        }
                        tol[j] = '\0';
 8001ee0:	46b0      	mov	r8, r6


        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
                if (c=='x') break;
                else if (c>='1' && c<='9'){
 8001ee2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8001ee6:	2a08      	cmp	r2, #8
 8001ee8:	f200 80a8 	bhi.w	800203c <PrintHex+0x17c>
                        for (j=0; s[i]>='0' && s[i]<='9'; j++){
 8001eec:	f819 2004 	ldrb.w	r2, [r9, r4]
 8001ef0:	eb09 0104 	add.w	r1, r9, r4
 8001ef4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8001ef8:	2b09      	cmp	r3, #9
 8001efa:	a803      	add	r0, sp, #12
 8001efc:	f04f 0300 	mov.w	r3, #0
 8001f00:	d808      	bhi.n	8001f14 <PrintHex+0x54>
                                tol[j] = s[i++];
 8001f02:	54c2      	strb	r2, [r0, r3]

        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
                if (c=='x') break;
                else if (c>='1' && c<='9'){
                        for (j=0; s[i]>='0' && s[i]<='9'; j++){
 8001f04:	f811 2f01 	ldrb.w	r2, [r1, #1]!
                                tol[j] = s[i++];
 8001f08:	3401      	adds	r4, #1

        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
                if (c=='x') break;
                else if (c>='1' && c<='9'){
                        for (j=0; s[i]>='0' && s[i]<='9'; j++){
 8001f0a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8001f0e:	3301      	adds	r3, #1
 8001f10:	2d09      	cmp	r5, #9
 8001f12:	d9f6      	bls.n	8001f02 <PrintHex+0x42>
                                tol[j] = s[i++];
                        }
                        tol[j] = '\0';
 8001f14:	a906      	add	r1, sp, #24
 8001f16:	18ca      	adds	r2, r1, r3
                        i--;
                        DecToLong(tol, &flagcnt);
 8001f18:	a902      	add	r1, sp, #8
                if (c=='x') break;
                else if (c>='1' && c<='9'){
                        for (j=0; s[i]>='0' && s[i]<='9'; j++){
                                tol[j] = s[i++];
                        }
                        tol[j] = '\0';
 8001f1a:	f802 8c0c 	strb.w	r8, [r2, #-12]
                        i--;
 8001f1e:	3c01      	subs	r4, #1
                        DecToLong(tol, &flagcnt);
 8001f20:	47b8      	blx	r7
        char        uHex, lHex;
        int                cnt;                                                // "%5x"  5   .


        // fmt "%08lx" '0', '8', 'l' .
        for (i=0; (c=s[i]) != 0; i++){
 8001f22:	3401      	adds	r4, #1
 8001f24:	f819 3004 	ldrb.w	r3, [r9, r4]
 8001f28:	b10b      	cbz	r3, 8001f2e <PrintHex+0x6e>
                if (c=='x') break;
 8001f2a:	2b78      	cmp	r3, #120	; 0x78
 8001f2c:	d1d9      	bne.n	8001ee2 <PrintHex+0x22>
 8001f2e:	9901      	ldr	r1, [sp, #4]
 8001f30:	9b02      	ldr	r3, [sp, #8]
 8001f32:	ba0a      	rev	r2, r1
                else continue;
        }


        s = (char *)(&l);
        l = SWAP32(l);                // little, big endian .(big    )
 8001f34:	9201      	str	r2, [sp, #4]
        
        //  flag  .
        if (flagcnt){
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 8087 	beq.w	800204a <PrintHex+0x18a>
                if (flagcnt&0x01){        // flagcnt  , upper , lower .
 8001f3c:	07d8      	lsls	r0, r3, #31
 8001f3e:	f100 810f 	bmi.w	8002160 <PrintHex+0x2a0>
void PrintHex(char *fmt, int l){
        int                i, j;
        char        c, *s=fmt, tol[10];
        bool        flag0=false, flagl=false;        // flags.
        long        flagcnt=0;
        bool        leading_zero=true;
 8001f42:	2101      	movs	r1, #1
                        flagcnt--;
                }


                // byte data Hex .
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
 8001f44:	f1c3 0208 	rsb	r2, r3, #8
 8001f48:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
 8001f4c:	105a      	asrs	r2, r3, #1
 8001f4e:	2a03      	cmp	r2, #3
 8001f50:	f300 80c9 	bgt.w	80020e6 <PrintHex+0x226>
                }
        }
        return;
}

void PrintHex(char *fmt, int l){
 8001f54:	ac01      	add	r4, sp, #4
 8001f56:	18a5      	adds	r5, r4, r2
                }


                // byte data Hex .
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
                        c = s[i];
 8001f58:	462c      	mov	r4, r5
 8001f5a:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001f5e:	43ef      	mvns	r7, r5
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8001f60:	0903      	lsrs	r3, r0, #4
 8001f62:	f007 0901 	and.w	r9, r7, #1
                }
        }
        return;
}

void PrintHex(char *fmt, int l){
 8001f66:	f10d 0808 	add.w	r8, sp, #8
 8001f6a:	4d92      	ldr	r5, [pc, #584]	; (80021b4 <PrintHex+0x2f4>)
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
                        c = s[i];
                                
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8001f6c:	f000 070f 	and.w	r7, r0, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8001f70:	f000 8131 	beq.w	80021d6 <PrintHex+0x316>
                        if (uHex<10) uHex+='0';
 8001f74:	2b09      	cmp	r3, #9
 8001f76:	f240 816e 	bls.w	8002256 <PrintHex+0x396>
                        else         uHex+='A'-10;
 8001f7a:	f103 0037 	add.w	r0, r3, #55	; 0x37
                        // upper 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(uHex);
 8001f7e:	47a8      	blx	r5
 8001f80:	2100      	movs	r1, #0
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
 8001f82:	2f00      	cmp	r7, #0
 8001f84:	f000 8130 	beq.w	80021e8 <PrintHex+0x328>
                        if (lHex<10) lHex+='0';
 8001f88:	2f09      	cmp	r7, #9
 8001f8a:	f240 8152 	bls.w	8002232 <PrintHex+0x372>
                        else         lHex+='A'-10;
 8001f8e:	f107 0037 	add.w	r0, r7, #55	; 0x37
                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(lHex);
 8001f92:	47a8      	blx	r5
 8001f94:	2100      	movs	r1, #0
                        flagcnt--;
                }


                // byte data Hex .
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
 8001f96:	4544      	cmp	r4, r8
 8001f98:	f000 80a5 	beq.w	80020e6 <PrintHex+0x226>
 8001f9c:	f1b9 0f00 	cmp.w	r9, #0
 8001fa0:	d017      	beq.n	8001fd2 <PrintHex+0x112>
                        c = s[i];
 8001fa2:	f814 0b01 	ldrb.w	r0, [r4], #1
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8001fa6:	0903      	lsrs	r3, r0, #4
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
                        c = s[i];
                                
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8001fa8:	f000 070f 	and.w	r7, r0, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8001fac:	d031      	beq.n	8002012 <PrintHex+0x152>
                        if (uHex<10) uHex+='0';
 8001fae:	2b09      	cmp	r3, #9
 8001fb0:	f240 8142 	bls.w	8002238 <PrintHex+0x378>
                        else         uHex+='A'-10;
 8001fb4:	f103 0037 	add.w	r0, r3, #55	; 0x37
                        // upper 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(uHex);
 8001fb8:	47a8      	blx	r5
 8001fba:	2200      	movs	r2, #0
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
 8001fbc:	b3a7      	cbz	r7, 8002028 <PrintHex+0x168>
                        if (lHex<10) lHex+='0';
 8001fbe:	2f09      	cmp	r7, #9
 8001fc0:	f240 813d 	bls.w	800223e <PrintHex+0x37e>
                        else         lHex+='A'-10;
 8001fc4:	f107 0037 	add.w	r0, r7, #55	; 0x37
                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(lHex);
 8001fc8:	47a8      	blx	r5
 8001fca:	2100      	movs	r1, #0
                        flagcnt--;
                }


                // byte data Hex .
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
 8001fcc:	4544      	cmp	r4, r8
 8001fce:	f000 808a 	beq.w	80020e6 <PrintHex+0x226>
                        c = s[i];
 8001fd2:	f814 3b01 	ldrb.w	r3, [r4], #1
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8001fd6:	091a      	lsrs	r2, r3, #4
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
                        c = s[i];
                                
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8001fd8:	f003 070f 	and.w	r7, r3, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8001fdc:	f000 80d4 	beq.w	8002188 <PrintHex+0x2c8>
                        if (uHex<10) uHex+='0';
 8001fe0:	2a09      	cmp	r2, #9
                        else         uHex+='A'-10;
 8001fe2:	bf88      	it	hi
 8001fe4:	f102 0037 	addhi.w	r0, r2, #55	; 0x37


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 8001fe8:	f240 812c 	bls.w	8002244 <PrintHex+0x384>
                        // upper 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(uHex);
 8001fec:	47a8      	blx	r5
 8001fee:	2100      	movs	r1, #0
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
 8001ff0:	2f00      	cmp	r7, #0
 8001ff2:	f000 80d2 	beq.w	800219a <PrintHex+0x2da>
                        if (lHex<10) lHex+='0';
 8001ff6:	2f09      	cmp	r7, #9
                        else         lHex+='A'-10;
 8001ff8:	bf88      	it	hi
 8001ffa:	f107 0037 	addhi.w	r0, r7, #55	; 0x37
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
                        if (lHex<10) lHex+='0';
 8001ffe:	f240 8124 	bls.w	800224a <PrintHex+0x38a>
                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(lHex);
 8002002:	47a8      	blx	r5
                }


                // byte data Hex .
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
                        c = s[i];
 8002004:	f814 0b01 	ldrb.w	r0, [r4], #1
                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(lHex);
 8002008:	2100      	movs	r1, #0
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 800200a:	0903      	lsrs	r3, r0, #4
                for (cnt=0, i=(8-flagcnt)/2; i<4; i++){
                        c = s[i];
                                
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 800200c:	f000 070f 	and.w	r7, r0, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
 8002010:	d1cd      	bne.n	8001fae <PrintHex+0xee>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;


                        // upper 4 bits .
                        if (leading_zero){
 8002012:	2900      	cmp	r1, #0
 8002014:	f000 8110 	beq.w	8002238 <PrintHex+0x378>
                                if (flag0) print_byte_out('0');
 8002018:	2e00      	cmp	r6, #0
 800201a:	f040 80cd 	bne.w	80021b8 <PrintHex+0x2f8>
                                else       print_byte_out(' ');
 800201e:	2020      	movs	r0, #32
 8002020:	47a8      	blx	r5
 8002022:	2201      	movs	r2, #1
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
 8002024:	2f00      	cmp	r7, #0
 8002026:	d1ca      	bne.n	8001fbe <PrintHex+0xfe>
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;


                        // lower 4 bits .
                        if (leading_zero){
 8002028:	2a00      	cmp	r2, #0
 800202a:	f000 8108 	beq.w	800223e <PrintHex+0x37e>
                                if (flag0) print_byte_out('0');
 800202e:	2e00      	cmp	r6, #0
 8002030:	f040 80ba 	bne.w	80021a8 <PrintHex+0x2e8>
                                else       print_byte_out(' ');
 8002034:	2020      	movs	r0, #32
 8002036:	47a8      	blx	r5
 8002038:	2101      	movs	r1, #1
 800203a:	e7c7      	b.n	8001fcc <PrintHex+0x10c>
                        }
                        tol[j] = '\0';
                        i--;
                        DecToLong(tol, &flagcnt);
                }
                else if (c=='0') flag0=true;
 800203c:	2b30      	cmp	r3, #48	; 0x30
 800203e:	bf08      	it	eq
 8002040:	2601      	moveq	r6, #1
 8002042:	e76e      	b.n	8001f22 <PrintHex+0x62>
 8002044:	9c01      	ldr	r4, [sp, #4]
 8002046:	ba25      	rev	r5, r4
                else continue;
        }


        s = (char *)(&l);
        l = SWAP32(l);                // little, big endian .(big    )
 8002048:	9501      	str	r5, [sp, #4]
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 800204a:	f89d 3004 	ldrb.w	r3, [sp, #4]
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 800204e:	091a      	lsrs	r2, r3, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8002050:	f003 040f 	and.w	r4, r3, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 8002054:	d04a      	beq.n	80020ec <PrintHex+0x22c>
                        if (uHex<10) uHex+='0';
 8002056:	2a09      	cmp	r2, #9
 8002058:	f240 80fa 	bls.w	8002250 <PrintHex+0x390>
                        else         uHex+='A'-10;
 800205c:	f102 0037 	add.w	r0, r2, #55	; 0x37
                        if (!leading_zero) print_byte_out(uHex);
 8002060:	4d54      	ldr	r5, [pc, #336]	; (80021b4 <PrintHex+0x2f4>)
 8002062:	47a8      	blx	r5
 8002064:	2100      	movs	r1, #0
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 8002066:	2c00      	cmp	r4, #0
 8002068:	d144      	bne.n	80020f4 <PrintHex+0x234>
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 800206a:	2201      	movs	r2, #1
 800206c:	2900      	cmp	r1, #0
 800206e:	f000 80fb 	beq.w	8002268 <PrintHex+0x3a8>
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 8002072:	f89d 3005 	ldrb.w	r3, [sp, #5]
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 8002076:	0919      	lsrs	r1, r3, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8002078:	f003 040f 	and.w	r4, r3, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 800207c:	d047      	beq.n	800210e <PrintHex+0x24e>
                        if (uHex<10) uHex+='0';
 800207e:	2909      	cmp	r1, #9
 8002080:	f240 80ec 	bls.w	800225c <PrintHex+0x39c>
                        else         uHex+='A'-10;
 8002084:	f101 0037 	add.w	r0, r1, #55	; 0x37
                        if (!leading_zero) print_byte_out(uHex);
 8002088:	47a8      	blx	r5
 800208a:	2300      	movs	r3, #0
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 800208c:	2c00      	cmp	r4, #0
 800208e:	d144      	bne.n	800211a <PrintHex+0x25a>
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 8002090:	2201      	movs	r2, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 80e5 	beq.w	8002262 <PrintHex+0x3a2>
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 8002098:	f89d 1006 	ldrb.w	r1, [sp, #6]
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 800209c:	090b      	lsrs	r3, r1, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 800209e:	f001 040f 	and.w	r4, r1, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 80020a2:	d047      	beq.n	8002134 <PrintHex+0x274>
                        if (uHex<10) uHex+='0';
 80020a4:	2b09      	cmp	r3, #9
 80020a6:	f240 80be 	bls.w	8002226 <PrintHex+0x366>
                        else         uHex+='A'-10;
 80020aa:	f103 0037 	add.w	r0, r3, #55	; 0x37
                        if (!leading_zero) print_byte_out(uHex);
 80020ae:	47a8      	blx	r5
 80020b0:	2100      	movs	r1, #0
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 80020b2:	2c00      	cmp	r4, #0
 80020b4:	d143      	bne.n	800213e <PrintHex+0x27e>
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 80020b6:	2201      	movs	r2, #1
 80020b8:	2900      	cmp	r1, #0
 80020ba:	f000 80b7 	beq.w	800222c <PrintHex+0x36c>
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 80020be:	f89d 3007 	ldrb.w	r3, [sp, #7]
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 80020c2:	0919      	lsrs	r1, r3, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 80020c4:	f003 040f 	and.w	r4, r3, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 80020c8:	d045      	beq.n	8002156 <PrintHex+0x296>
                        if (uHex<10) uHex+='0';
 80020ca:	2909      	cmp	r1, #9
                        else         uHex+='A'-10;
 80020cc:	bf88      	it	hi
 80020ce:	f101 0037 	addhi.w	r0, r1, #55	; 0x37
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 80020d2:	d942      	bls.n	800215a <PrintHex+0x29a>
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
 80020d4:	47a8      	blx	r5
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 80020d6:	2c00      	cmp	r4, #0
 80020d8:	d07a      	beq.n	80021d0 <PrintHex+0x310>
                        if (lHex<10) lHex+='0';
 80020da:	2c09      	cmp	r4, #9
                        else         lHex+='A'-10;
 80020dc:	bf88      	it	hi
 80020de:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
 80020e2:	d975      	bls.n	80021d0 <PrintHex+0x310>
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 80020e4:	47a8      	blx	r5
                }
        }
        return;
}
 80020e6:	b007      	add	sp, #28
 80020e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 80020ec:	2101      	movs	r1, #1
 80020ee:	4d31      	ldr	r5, [pc, #196]	; (80021b4 <PrintHex+0x2f4>)
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 80020f0:	2c00      	cmp	r4, #0
 80020f2:	d0ba      	beq.n	800206a <PrintHex+0x1aa>
                        if (lHex<10) lHex+='0';
 80020f4:	2c09      	cmp	r4, #9
 80020f6:	f240 80b7 	bls.w	8002268 <PrintHex+0x3a8>
                        else         lHex+='A'-10;
 80020fa:	f104 0037 	add.w	r0, r4, #55	; 0x37
                        if (!leading_zero) print_byte_out(lHex);
 80020fe:	47a8      	blx	r5
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 8002100:	f89d 3005 	ldrb.w	r3, [sp, #5]
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 8002104:	2200      	movs	r2, #0
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 8002106:	0919      	lsrs	r1, r3, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8002108:	f003 040f 	and.w	r4, r3, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 800210c:	d1b7      	bne.n	800207e <PrintHex+0x1be>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
 800210e:	2a00      	cmp	r2, #0
 8002110:	f000 80a4 	beq.w	800225c <PrintHex+0x39c>
 8002114:	2301      	movs	r3, #1
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 8002116:	2c00      	cmp	r4, #0
 8002118:	d0ba      	beq.n	8002090 <PrintHex+0x1d0>
                        if (lHex<10) lHex+='0';
 800211a:	2c09      	cmp	r4, #9
 800211c:	f240 80a1 	bls.w	8002262 <PrintHex+0x3a2>
                        else         lHex+='A'-10;
 8002120:	f104 0037 	add.w	r0, r4, #55	; 0x37
                        if (!leading_zero) print_byte_out(lHex);
 8002124:	47a8      	blx	r5
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 8002126:	f89d 1006 	ldrb.w	r1, [sp, #6]
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 800212a:	2200      	movs	r2, #0
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 800212c:	090b      	lsrs	r3, r1, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 800212e:	f001 040f 	and.w	r4, r1, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 8002132:	d1b7      	bne.n	80020a4 <PrintHex+0x1e4>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
 8002134:	2a00      	cmp	r2, #0
 8002136:	d076      	beq.n	8002226 <PrintHex+0x366>
 8002138:	2101      	movs	r1, #1
                        
                        if (lHex!=0 || i==3) leading_zero = false;
 800213a:	2c00      	cmp	r4, #0
 800213c:	d0bb      	beq.n	80020b6 <PrintHex+0x1f6>
                        if (lHex<10) lHex+='0';
 800213e:	2c09      	cmp	r4, #9
 8002140:	d974      	bls.n	800222c <PrintHex+0x36c>
                        else         lHex+='A'-10;
 8002142:	f104 0037 	add.w	r0, r4, #55	; 0x37
                        if (!leading_zero) print_byte_out(lHex);
 8002146:	47a8      	blx	r5
                        else print_byte_out(lHex);
                }
        }
        else {
                for (i=0; i<4; i++){
                        c = s[i];
 8002148:	f89d 3007 	ldrb.w	r3, [sp, #7]
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;
                        if (!leading_zero) print_byte_out(lHex);
 800214c:	2200      	movs	r2, #0
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 800214e:	0919      	lsrs	r1, r3, #4
                for (i=0; i<4; i++){
                        c = s[i];
        
                        // get upper 4 bits and lower 4 bits.
                        uHex = ((c>>4)&0x0f);
                        lHex = ((c>>0)&0x0f);
 8002150:	f003 040f 	and.w	r4, r3, #15


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
 8002154:	d1b9      	bne.n	80020ca <PrintHex+0x20a>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
 8002156:	2a00      	cmp	r2, #0
 8002158:	d1bd      	bne.n	80020d6 <PrintHex+0x216>
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 800215a:	f101 0030 	add.w	r0, r1, #48	; 0x30
 800215e:	e7b9      	b.n	80020d4 <PrintHex+0x214>
        l = SWAP32(l);                // little, big endian .(big    )
        
        //  flag  .
        if (flagcnt){
                if (flagcnt&0x01){        // flagcnt  , upper , lower .
                        c = s[(8-(flagcnt+1))/2]; //         .
 8002160:	43d8      	mvns	r0, r3
 8002162:	3008      	adds	r0, #8
 8002164:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8002168:	aa06      	add	r2, sp, #24
 800216a:	eb02 0163 	add.w	r1, r2, r3, asr #1
                        
                        // lower 4 bits  ascii code.
                        lHex = ((c>>0)&0x0f);
 800216e:	f811 0c14 	ldrb.w	r0, [r1, #-20]
                        if (lHex!=0) leading_zero=false;
 8002172:	f010 030f 	ands.w	r3, r0, #15
 8002176:	d045      	beq.n	8002204 <PrintHex+0x344>
                        if (lHex<10) lHex+='0';
 8002178:	2b09      	cmp	r3, #9
 800217a:	d951      	bls.n	8002220 <PrintHex+0x360>
                        else         lHex+='A'-10;
 800217c:	f103 0037 	add.w	r0, r3, #55	; 0x37
                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(lHex);
 8002180:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <PrintHex+0x2f4>)
 8002182:	4798      	blx	r3
 8002184:	2100      	movs	r1, #0
 8002186:	e042      	b.n	800220e <PrintHex+0x34e>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;


                        // upper 4 bits .
                        if (leading_zero){
 8002188:	2900      	cmp	r1, #0
 800218a:	d05b      	beq.n	8002244 <PrintHex+0x384>
                                if (flag0) print_byte_out('0');
 800218c:	b1e6      	cbz	r6, 80021c8 <PrintHex+0x308>
 800218e:	2030      	movs	r0, #48	; 0x30
 8002190:	47a8      	blx	r5
 8002192:	2101      	movs	r1, #1
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
 8002194:	2f00      	cmp	r7, #0
 8002196:	f47f af2e 	bne.w	8001ff6 <PrintHex+0x136>
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;


                        // lower 4 bits .
                        if (leading_zero){
 800219a:	2900      	cmp	r1, #0
 800219c:	d055      	beq.n	800224a <PrintHex+0x38a>
                                if (flag0) print_byte_out('0');
 800219e:	b17e      	cbz	r6, 80021c0 <PrintHex+0x300>
 80021a0:	2030      	movs	r0, #48	; 0x30
 80021a2:	47a8      	blx	r5
 80021a4:	2101      	movs	r1, #1
 80021a6:	e6fc      	b.n	8001fa2 <PrintHex+0xe2>
 80021a8:	2030      	movs	r0, #48	; 0x30
 80021aa:	47a8      	blx	r5
 80021ac:	2101      	movs	r1, #1
 80021ae:	e70d      	b.n	8001fcc <PrintHex+0x10c>
 80021b0:	08001ab1 	.word	0x08001ab1
 80021b4:	08001a59 	.word	0x08001a59
                        else         uHex+='A'-10;


                        // upper 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
 80021b8:	2030      	movs	r0, #48	; 0x30
 80021ba:	47a8      	blx	r5
 80021bc:	2201      	movs	r2, #1
 80021be:	e6fd      	b.n	8001fbc <PrintHex+0xfc>


                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
 80021c0:	2020      	movs	r0, #32
 80021c2:	47a8      	blx	r5
 80021c4:	2101      	movs	r1, #1
 80021c6:	e6ec      	b.n	8001fa2 <PrintHex+0xe2>


                        // upper 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
 80021c8:	2020      	movs	r0, #32
 80021ca:	47a8      	blx	r5
 80021cc:	2101      	movs	r1, #1
 80021ce:	e70f      	b.n	8001ff0 <PrintHex+0x130>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
 80021d0:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80021d4:	e786      	b.n	80020e4 <PrintHex+0x224>
                        if (uHex<10) uHex+='0';
                        else         uHex+='A'-10;


                        // upper 4 bits .
                        if (leading_zero){
 80021d6:	2900      	cmp	r1, #0
 80021d8:	d03d      	beq.n	8002256 <PrintHex+0x396>
                                if (flag0) print_byte_out('0');
 80021da:	b17e      	cbz	r6, 80021fc <PrintHex+0x33c>
 80021dc:	2030      	movs	r0, #48	; 0x30
 80021de:	47a8      	blx	r5
 80021e0:	2101      	movs	r1, #1
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
 80021e2:	2f00      	cmp	r7, #0
 80021e4:	f47f aed0 	bne.w	8001f88 <PrintHex+0xc8>
                        if (lHex<10) lHex+='0';
                        else         lHex+='A'-10;


                        // lower 4 bits .
                        if (leading_zero){
 80021e8:	b319      	cbz	r1, 8002232 <PrintHex+0x372>
                                if (flag0) print_byte_out('0');
 80021ea:	b11e      	cbz	r6, 80021f4 <PrintHex+0x334>
 80021ec:	2030      	movs	r0, #48	; 0x30
 80021ee:	47a8      	blx	r5
 80021f0:	2101      	movs	r1, #1
 80021f2:	e6d0      	b.n	8001f96 <PrintHex+0xd6>
                                else       print_byte_out(' ');
 80021f4:	2020      	movs	r0, #32
 80021f6:	47a8      	blx	r5
 80021f8:	2101      	movs	r1, #1
 80021fa:	e6cc      	b.n	8001f96 <PrintHex+0xd6>


                        // upper 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
 80021fc:	2020      	movs	r0, #32
 80021fe:	47a8      	blx	r5
 8002200:	2101      	movs	r1, #1
 8002202:	e6be      	b.n	8001f82 <PrintHex+0xc2>
                        else         lHex+='A'-10;


                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
 8002204:	b13e      	cbz	r6, 8002216 <PrintHex+0x356>
 8002206:	491a      	ldr	r1, [pc, #104]	; (8002270 <PrintHex+0x3b0>)
 8002208:	2030      	movs	r0, #48	; 0x30
 800220a:	4788      	blx	r1
 800220c:	2101      	movs	r1, #1
                                else       print_byte_out(' ');
                        }
                        else print_byte_out(lHex);
                        
                        flagcnt--;
 800220e:	9802      	ldr	r0, [sp, #8]
 8002210:	1e43      	subs	r3, r0, #1
 8002212:	9302      	str	r3, [sp, #8]
 8002214:	e696      	b.n	8001f44 <PrintHex+0x84>


                        // lower 4 bits .
                        if (leading_zero){
                                if (flag0) print_byte_out('0');
                                else       print_byte_out(' ');
 8002216:	2020      	movs	r0, #32
 8002218:	4a15      	ldr	r2, [pc, #84]	; (8002270 <PrintHex+0x3b0>)
 800221a:	4790      	blx	r2
 800221c:	2101      	movs	r1, #1
 800221e:	e7f6      	b.n	800220e <PrintHex+0x34e>
                        c = s[(8-(flagcnt+1))/2]; //         .
                        
                        // lower 4 bits  ascii code.
                        lHex = ((c>>0)&0x0f);
                        if (lHex!=0) leading_zero=false;
                        if (lHex<10) lHex+='0';
 8002220:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8002224:	e7ac      	b.n	8002180 <PrintHex+0x2c0>
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 8002226:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800222a:	e740      	b.n	80020ae <PrintHex+0x1ee>
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
 800222c:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002230:	e789      	b.n	8002146 <PrintHex+0x286>
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
                        if (lHex<10) lHex+='0';
 8002232:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002236:	e6ac      	b.n	8001f92 <PrintHex+0xd2>


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 8002238:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800223c:	e6bc      	b.n	8001fb8 <PrintHex+0xf8>
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
                        if (lHex<10) lHex+='0';
 800223e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002242:	e6c1      	b.n	8001fc8 <PrintHex+0x108>


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 8002244:	f102 0030 	add.w	r0, r2, #48	; 0x30
 8002248:	e6d0      	b.n	8001fec <PrintHex+0x12c>
                        }
                        else print_byte_out(uHex);
                        
                        // lower 4 bits ascii code.
                        if (lHex!=0) leading_zero = false;
                        if (lHex<10) lHex+='0';
 800224a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800224e:	e6d8      	b.n	8002002 <PrintHex+0x142>
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 8002250:	f102 0030 	add.w	r0, r2, #48	; 0x30
 8002254:	e704      	b.n	8002060 <PrintHex+0x1a0>


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        // upper 4 bits ascii code.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 8002256:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800225a:	e690      	b.n	8001f7e <PrintHex+0xbe>
                        lHex = ((c>>0)&0x0f);


                        // upper 4 bits and lower 4 bits to '0'~'9', 'A'~'F'.
                        if (uHex!=0) leading_zero = false;
                        if (uHex<10) uHex+='0';
 800225c:	f101 0030 	add.w	r0, r1, #48	; 0x30
 8002260:	e712      	b.n	8002088 <PrintHex+0x1c8>
                        else         uHex+='A'-10;
                        if (!leading_zero) print_byte_out(uHex);
                        
                        if (lHex!=0 || i==3) leading_zero = false;
                        if (lHex<10) lHex+='0';
 8002262:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002266:	e75d      	b.n	8002124 <PrintHex+0x264>
 8002268:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800226c:	e747      	b.n	80020fe <PrintHex+0x23e>
 800226e:	bf00      	nop
 8002270:	08001a59 	.word	0x08001a59

08002274 <Lb_printf>:
//  : fmt : printf()  "%s", "%c", "%d", "%x"  .
//              %d, %x  "%08x", "%8x"      0   .
//  : .
//  : .
void Lb_printf(char *fmt, ...)
{
 8002274:	b40f      	push	{r0, r1, r2, r3}
 8002276:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800227a:	b085      	sub	sp, #20
	int		i;
	va_list args;
	char	*s=fmt;
 800227c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
	char	format[10];        // fmt  "%08lx", "08l"  .
        
	va_start(args, fmt);
	
	StrPrintMode = LB_PRINT_OUT_UART;
 8002280:	4bac      	ldr	r3, [pc, #688]	; (8002534 <Lb_printf+0x2c0>)
 8002282:	2200      	movs	r2, #0
//  : .
void Lb_printf(char *fmt, ...)
{
	int		i;
	va_list args;
	char	*s=fmt;
 8002284:	f859 4b04 	ldr.w	r4, [r9], #4



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002288:	4dab      	ldr	r5, [pc, #684]	; (8002538 <Lb_printf+0x2c4>)
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
 800228a:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 8002544 <Lb_printf+0x2d0>
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
					break;
				case 's' :
					PrintString(format, va_arg(args, char *));
 800228e:	4fab      	ldr	r7, [pc, #684]	; (800253c <Lb_printf+0x2c8>)
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
 8002290:	4eab      	ldr	r6, [pc, #684]	; (8002540 <Lb_printf+0x2cc>)
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
        
	va_start(args, fmt);
	
	StrPrintMode = LB_PRINT_OUT_UART;
 8002292:	701a      	strb	r2, [r3, #0]
	
	while (*s)
 8002294:	7820      	ldrb	r0, [r4, #0]
 8002296:	2800      	cmp	r0, #0
 8002298:	f000 80be 	beq.w	8002418 <Lb_printf+0x1a4>
	{
		if (*s=='%')
 800229c:	2825      	cmp	r0, #37	; 0x25
 800229e:	f040 80c0 	bne.w	8002422 <Lb_printf+0x1ae>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022a2:	7862      	ldrb	r2, [r4, #1]
	
	while (*s)
	{
		if (*s=='%')
		{
			s++;
 80022a4:	1c63      	adds	r3, r4, #1
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022a6:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 80022aa:	2901      	cmp	r1, #1
	{
		if (*s=='%')
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
 80022ac:	f88d 0004 	strb.w	r0, [sp, #4]
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022b0:	f240 80d6 	bls.w	8002460 <Lb_printf+0x1ec>
 80022b4:	2a78      	cmp	r2, #120	; 0x78
 80022b6:	f000 80dd 	beq.w	8002474 <Lb_printf+0x200>
 80022ba:	2a73      	cmp	r2, #115	; 0x73
 80022bc:	f000 80dd 	beq.w	800247a <Lb_printf+0x206>
 80022c0:	2a25      	cmp	r2, #37	; 0x25
 80022c2:	f000 80dd 	beq.w	8002480 <Lb_printf+0x20c>
 80022c6:	78a1      	ldrb	r1, [r4, #2]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80022c8:	f88d 2005 	strb.w	r2, [sp, #5]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022cc:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80022d0:	1ca3      	adds	r3, r4, #2
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022d2:	2a01      	cmp	r2, #1
 80022d4:	f240 80d6 	bls.w	8002484 <Lb_printf+0x210>
 80022d8:	2978      	cmp	r1, #120	; 0x78
 80022da:	f000 80d6 	beq.w	800248a <Lb_printf+0x216>
 80022de:	2973      	cmp	r1, #115	; 0x73
 80022e0:	f000 80d6 	beq.w	8002490 <Lb_printf+0x21c>
 80022e4:	2925      	cmp	r1, #37	; 0x25
 80022e6:	f000 80d6 	beq.w	8002496 <Lb_printf+0x222>
 80022ea:	78e2      	ldrb	r2, [r4, #3]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80022ec:	f88d 1006 	strb.w	r1, [sp, #6]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022f0:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80022f4:	1ce3      	adds	r3, r4, #3
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80022f6:	2901      	cmp	r1, #1
 80022f8:	f240 80cf 	bls.w	800249a <Lb_printf+0x226>
 80022fc:	2a78      	cmp	r2, #120	; 0x78
 80022fe:	f000 80cf 	beq.w	80024a0 <Lb_printf+0x22c>
 8002302:	2a73      	cmp	r2, #115	; 0x73
 8002304:	f000 80cf 	beq.w	80024a6 <Lb_printf+0x232>
 8002308:	2a25      	cmp	r2, #37	; 0x25
 800230a:	f000 80cf 	beq.w	80024ac <Lb_printf+0x238>
 800230e:	7921      	ldrb	r1, [r4, #4]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002310:	f88d 2007 	strb.w	r2, [sp, #7]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002314:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002318:	1d23      	adds	r3, r4, #4
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800231a:	2a01      	cmp	r2, #1
 800231c:	f240 80c8 	bls.w	80024b0 <Lb_printf+0x23c>
 8002320:	2978      	cmp	r1, #120	; 0x78
 8002322:	f000 80c8 	beq.w	80024b6 <Lb_printf+0x242>
 8002326:	2973      	cmp	r1, #115	; 0x73
 8002328:	f000 80c8 	beq.w	80024bc <Lb_printf+0x248>
 800232c:	2925      	cmp	r1, #37	; 0x25
 800232e:	f000 80c8 	beq.w	80024c2 <Lb_printf+0x24e>
 8002332:	7962      	ldrb	r2, [r4, #5]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002334:	f88d 1008 	strb.w	r1, [sp, #8]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002338:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800233c:	1d63      	adds	r3, r4, #5
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800233e:	2901      	cmp	r1, #1
 8002340:	f240 80c1 	bls.w	80024c6 <Lb_printf+0x252>
 8002344:	2a78      	cmp	r2, #120	; 0x78
 8002346:	f000 80c1 	beq.w	80024cc <Lb_printf+0x258>
 800234a:	2a73      	cmp	r2, #115	; 0x73
 800234c:	f000 80c1 	beq.w	80024d2 <Lb_printf+0x25e>
 8002350:	2a25      	cmp	r2, #37	; 0x25
 8002352:	f000 80c1 	beq.w	80024d8 <Lb_printf+0x264>
 8002356:	79a1      	ldrb	r1, [r4, #6]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002358:	f88d 2009 	strb.w	r2, [sp, #9]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800235c:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002360:	1da3      	adds	r3, r4, #6
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002362:	2a01      	cmp	r2, #1
 8002364:	f240 80ba 	bls.w	80024dc <Lb_printf+0x268>
 8002368:	2978      	cmp	r1, #120	; 0x78
 800236a:	f000 80ba 	beq.w	80024e2 <Lb_printf+0x26e>
 800236e:	2973      	cmp	r1, #115	; 0x73
 8002370:	f000 80ba 	beq.w	80024e8 <Lb_printf+0x274>
 8002374:	2925      	cmp	r1, #37	; 0x25
 8002376:	f000 80ba 	beq.w	80024ee <Lb_printf+0x27a>
 800237a:	79e2      	ldrb	r2, [r4, #7]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800237c:	f88d 100a 	strb.w	r1, [sp, #10]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002380:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002384:	1de3      	adds	r3, r4, #7
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002386:	2901      	cmp	r1, #1
 8002388:	f240 80b3 	bls.w	80024f2 <Lb_printf+0x27e>
 800238c:	2a78      	cmp	r2, #120	; 0x78
 800238e:	f000 80b3 	beq.w	80024f8 <Lb_printf+0x284>
 8002392:	2a73      	cmp	r2, #115	; 0x73
 8002394:	f000 80b3 	beq.w	80024fe <Lb_printf+0x28a>
 8002398:	2a25      	cmp	r2, #37	; 0x25
 800239a:	f000 80b3 	beq.w	8002504 <Lb_printf+0x290>
 800239e:	7a21      	ldrb	r1, [r4, #8]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80023a0:	f88d 200b 	strb.w	r2, [sp, #11]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80023a4:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
 80023a8:	2a01      	cmp	r2, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80023aa:	f104 0308 	add.w	r3, r4, #8
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80023ae:	f240 80ab 	bls.w	8002508 <Lb_printf+0x294>
 80023b2:	2978      	cmp	r1, #120	; 0x78
 80023b4:	f000 80ab 	beq.w	800250e <Lb_printf+0x29a>
 80023b8:	2973      	cmp	r1, #115	; 0x73
 80023ba:	f000 80ab 	beq.w	8002514 <Lb_printf+0x2a0>
 80023be:	2925      	cmp	r1, #37	; 0x25
 80023c0:	f000 80ab 	beq.w	800251a <Lb_printf+0x2a6>
 80023c4:	7a62      	ldrb	r2, [r4, #9]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80023c6:	f88d 100c 	strb.w	r1, [sp, #12]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80023ca:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 80023ce:	2901      	cmp	r1, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80023d0:	f104 0309 	add.w	r3, r4, #9
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80023d4:	f240 80a3 	bls.w	800251e <Lb_printf+0x2aa>
 80023d8:	2a78      	cmp	r2, #120	; 0x78
 80023da:	f000 80a3 	beq.w	8002524 <Lb_printf+0x2b0>
 80023de:	2a73      	cmp	r2, #115	; 0x73
 80023e0:	f000 80a3 	beq.w	800252a <Lb_printf+0x2b6>
 80023e4:	2a25      	cmp	r2, #37	; 0x25
 80023e6:	f000 80a3 	beq.w	8002530 <Lb_printf+0x2bc>
 80023ea:	7aa0      	ldrb	r0, [r4, #10]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80023ec:	f88d 200d 	strb.w	r2, [sp, #13]
 80023f0:	f104 030a 	add.w	r3, r4, #10
				}
			}
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
 80023f4:	1c5c      	adds	r4, r3, #1
 80023f6:	2864      	cmp	r0, #100	; 0x64
 80023f8:	d02b      	beq.n	8002452 <Lb_printf+0x1de>
 80023fa:	d815      	bhi.n	8002428 <Lb_printf+0x1b4>
 80023fc:	2825      	cmp	r0, #37	; 0x25
 80023fe:	d01f      	beq.n	8002440 <Lb_printf+0x1cc>
 8002400:	2863      	cmp	r0, #99	; 0x63
 8002402:	f47f af47 	bne.w	8002294 <Lb_printf+0x20>



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002406:	f899 0000 	ldrb.w	r0, [r9]
 800240a:	47a8      	blx	r5
        
	va_start(args, fmt);
	
	StrPrintMode = LB_PRINT_OUT_UART;
	
	while (*s)
 800240c:	7820      	ldrb	r0, [r4, #0]
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
 800240e:	f109 0904 	add.w	r9, r9, #4
        
	va_start(args, fmt);
	
	StrPrintMode = LB_PRINT_OUT_UART;
	
	while (*s)
 8002412:	2800      	cmp	r0, #0
 8002414:	f47f af42 	bne.w	800229c <Lb_printf+0x28>
			s++;
		}
	}
	va_end(args);
	return;
}
 8002418:	b005      	add	sp, #20
 800241a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800241e:	b004      	add	sp, #16
 8002420:	4770      	bx	lr



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002422:	47a8      	blx	r5
            }
		}
		else 
		{
			PrintChar("%c", *s);
			s++;
 8002424:	3401      	adds	r4, #1
 8002426:	e735      	b.n	8002294 <Lb_printf+0x20>
					format[i++] = *s++;
				}
			}
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
 8002428:	2873      	cmp	r0, #115	; 0x73
 800242a:	d00b      	beq.n	8002444 <Lb_printf+0x1d0>
 800242c:	2878      	cmp	r0, #120	; 0x78
 800242e:	f47f af31 	bne.w	8002294 <Lb_printf+0x20>
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
 8002432:	f8d9 1000 	ldr.w	r1, [r9]
 8002436:	a801      	add	r0, sp, #4
 8002438:	f109 0904 	add.w	r9, r9, #4
 800243c:	47b0      	blx	r6
					break;
 800243e:	e729      	b.n	8002294 <Lb_printf+0x20>



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002440:	47a8      	blx	r5
 8002442:	e727      	b.n	8002294 <Lb_printf+0x20>
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
					break;
				case 's' :
					PrintString(format, va_arg(args, char *));
 8002444:	f8d9 1000 	ldr.w	r1, [r9]
 8002448:	a801      	add	r0, sp, #4
 800244a:	f109 0904 	add.w	r9, r9, #4
 800244e:	47b8      	blx	r7
 					break;
 8002450:	e720      	b.n	8002294 <Lb_printf+0x20>
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
 8002452:	f8d9 1000 	ldr.w	r1, [r9]
 8002456:	a801      	add	r0, sp, #4
 8002458:	f109 0904 	add.w	r9, r9, #4
 800245c:	47c0      	blx	r8
					break;
 800245e:	e719      	b.n	8002294 <Lb_printf+0x20>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002460:	4610      	mov	r0, r2
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002462:	2401      	movs	r4, #1
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
				{
					format[i++] = *s;
 8002464:	aa04      	add	r2, sp, #16
 8002466:	1914      	adds	r4, r2, r4
					format[i] = '\0';
 8002468:	2100      	movs	r1, #0
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
				{
					format[i++] = *s;
 800246a:	f804 0c0c 	strb.w	r0, [r4, #-12]
					format[i] = '\0';
 800246e:	f804 1c0b 	strb.w	r1, [r4, #-11]
                	break;
 8002472:	e7bf      	b.n	80023f4 <Lb_printf+0x180>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002474:	2401      	movs	r4, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002476:	2078      	movs	r0, #120	; 0x78
 8002478:	e7f4      	b.n	8002464 <Lb_printf+0x1f0>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 800247a:	2401      	movs	r4, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800247c:	2073      	movs	r0, #115	; 0x73
 800247e:	e7f1      	b.n	8002464 <Lb_printf+0x1f0>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002480:	2401      	movs	r4, #1
 8002482:	e7ef      	b.n	8002464 <Lb_printf+0x1f0>
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002484:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002486:	2402      	movs	r4, #2
 8002488:	e7ec      	b.n	8002464 <Lb_printf+0x1f0>
 800248a:	2402      	movs	r4, #2
 800248c:	2078      	movs	r0, #120	; 0x78
 800248e:	e7e9      	b.n	8002464 <Lb_printf+0x1f0>
 8002490:	2402      	movs	r4, #2
 8002492:	2073      	movs	r0, #115	; 0x73
 8002494:	e7e6      	b.n	8002464 <Lb_printf+0x1f0>
 8002496:	2402      	movs	r4, #2
 8002498:	e7e4      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800249a:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800249c:	2403      	movs	r4, #3
 800249e:	e7e1      	b.n	8002464 <Lb_printf+0x1f0>
 80024a0:	2403      	movs	r4, #3
 80024a2:	2078      	movs	r0, #120	; 0x78
 80024a4:	e7de      	b.n	8002464 <Lb_printf+0x1f0>
 80024a6:	2403      	movs	r4, #3
 80024a8:	2073      	movs	r0, #115	; 0x73
 80024aa:	e7db      	b.n	8002464 <Lb_printf+0x1f0>
 80024ac:	2403      	movs	r4, #3
 80024ae:	e7d9      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80024b0:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80024b2:	2404      	movs	r4, #4
 80024b4:	e7d6      	b.n	8002464 <Lb_printf+0x1f0>
 80024b6:	2404      	movs	r4, #4
 80024b8:	2078      	movs	r0, #120	; 0x78
 80024ba:	e7d3      	b.n	8002464 <Lb_printf+0x1f0>
 80024bc:	2404      	movs	r4, #4
 80024be:	2073      	movs	r0, #115	; 0x73
 80024c0:	e7d0      	b.n	8002464 <Lb_printf+0x1f0>
 80024c2:	2404      	movs	r4, #4
 80024c4:	e7ce      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80024c6:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80024c8:	2405      	movs	r4, #5
 80024ca:	e7cb      	b.n	8002464 <Lb_printf+0x1f0>
 80024cc:	2405      	movs	r4, #5
 80024ce:	2078      	movs	r0, #120	; 0x78
 80024d0:	e7c8      	b.n	8002464 <Lb_printf+0x1f0>
 80024d2:	2405      	movs	r4, #5
 80024d4:	2073      	movs	r0, #115	; 0x73
 80024d6:	e7c5      	b.n	8002464 <Lb_printf+0x1f0>
 80024d8:	2405      	movs	r4, #5
 80024da:	e7c3      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80024dc:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80024de:	2406      	movs	r4, #6
 80024e0:	e7c0      	b.n	8002464 <Lb_printf+0x1f0>
 80024e2:	2406      	movs	r4, #6
 80024e4:	2078      	movs	r0, #120	; 0x78
 80024e6:	e7bd      	b.n	8002464 <Lb_printf+0x1f0>
 80024e8:	2406      	movs	r4, #6
 80024ea:	2073      	movs	r0, #115	; 0x73
 80024ec:	e7ba      	b.n	8002464 <Lb_printf+0x1f0>
 80024ee:	2406      	movs	r4, #6
 80024f0:	e7b8      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80024f2:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80024f4:	2407      	movs	r4, #7
 80024f6:	e7b5      	b.n	8002464 <Lb_printf+0x1f0>
 80024f8:	2407      	movs	r4, #7
 80024fa:	2078      	movs	r0, #120	; 0x78
 80024fc:	e7b2      	b.n	8002464 <Lb_printf+0x1f0>
 80024fe:	2407      	movs	r4, #7
 8002500:	2073      	movs	r0, #115	; 0x73
 8002502:	e7af      	b.n	8002464 <Lb_printf+0x1f0>
 8002504:	2407      	movs	r4, #7
 8002506:	e7ad      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002508:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800250a:	2408      	movs	r4, #8
 800250c:	e7aa      	b.n	8002464 <Lb_printf+0x1f0>
 800250e:	2408      	movs	r4, #8
 8002510:	2078      	movs	r0, #120	; 0x78
 8002512:	e7a7      	b.n	8002464 <Lb_printf+0x1f0>
 8002514:	2408      	movs	r4, #8
 8002516:	2073      	movs	r0, #115	; 0x73
 8002518:	e7a4      	b.n	8002464 <Lb_printf+0x1f0>
 800251a:	2408      	movs	r4, #8
 800251c:	e7a2      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800251e:	4610      	mov	r0, r2
 8002520:	2409      	movs	r4, #9
 8002522:	e79f      	b.n	8002464 <Lb_printf+0x1f0>
 8002524:	2409      	movs	r4, #9
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002526:	2078      	movs	r0, #120	; 0x78
 8002528:	e79c      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800252a:	2409      	movs	r4, #9
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800252c:	2073      	movs	r0, #115	; 0x73
 800252e:	e799      	b.n	8002464 <Lb_printf+0x1f0>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002530:	2409      	movs	r4, #9
 8002532:	e797      	b.n	8002464 <Lb_printf+0x1f0>
 8002534:	20000a0c 	.word	0x20000a0c
 8002538:	08001a59 	.word	0x08001a59
 800253c:	08001a91 	.word	0x08001a91
 8002540:	08001ec1 	.word	0x08001ec1
 8002544:	08001af5 	.word	0x08001af5

08002548 <Lb_sprintf>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Lb_sprintf( char *pStr, char *fmt, ... )
{
 8002548:	b40e      	push	{r1, r2, r3}
 800254a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	va_list args;
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
	pStrPrintBuf = pStr;
 800254e:	49b1      	ldr	r1, [pc, #708]	; (8002814 <Lb_sprintf+0x2cc>)
	StrPrintBufIndex = 0;
 8002550:	4db1      	ldr	r5, [pc, #708]	; (8002818 <Lb_sprintf+0x2d0>)
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Lb_sprintf( char *pStr, char *fmt, ... )
{
 8002552:	b084      	sub	sp, #16
	int		i;
	char	*s=fmt;
 8002554:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
	char	format[10];        // fmt  "%08lx", "08l"  .
	va_list args;
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
 8002558:	4bb0      	ldr	r3, [pc, #704]	; (800281c <Lb_sprintf+0x2d4>)
	pStrPrintBuf = pStr;
 800255a:	6008      	str	r0, [r1, #0]
	StrPrintBufIndex = 0;
 800255c:	2000      	movs	r0, #0
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	va_list args;
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
 800255e:	2201      	movs	r2, #1
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
 8002560:	6028      	str	r0, [r5, #0]
     RET     : void
---------------------------------------------------------------------------*/
void Lb_sprintf( char *pStr, char *fmt, ... )
{
	int		i;
	char	*s=fmt;
 8002562:	f859 4b04 	ldr.w	r4, [r9], #4



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002566:	4dae      	ldr	r5, [pc, #696]	; (8002820 <Lb_sprintf+0x2d8>)
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
 8002568:	f8df 82c0 	ldr.w	r8, [pc, #704]	; 800282c <Lb_sprintf+0x2e4>
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
					break;
				case 's' :
					PrintString(format, va_arg(args, char *));
 800256c:	4fad      	ldr	r7, [pc, #692]	; (8002824 <Lb_sprintf+0x2dc>)
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
 800256e:	4eae      	ldr	r6, [pc, #696]	; (8002828 <Lb_sprintf+0x2e0>)
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	va_list args;
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
 8002570:	701a      	strb	r2, [r3, #0]
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
	
	va_start(args, fmt);
	
	while (*s)
 8002572:	7820      	ldrb	r0, [r4, #0]
 8002574:	2800      	cmp	r0, #0
 8002576:	f000 80be 	beq.w	80026f6 <Lb_sprintf+0x1ae>
	{
		if (*s=='%')
 800257a:	2825      	cmp	r0, #37	; 0x25
 800257c:	f040 80c0 	bne.w	8002700 <Lb_sprintf+0x1b8>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002580:	7862      	ldrb	r2, [r4, #1]
	
	while (*s)
	{
		if (*s=='%')
		{
			s++;
 8002582:	1c63      	adds	r3, r4, #1
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002584:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 8002588:	2901      	cmp	r1, #1
	{
		if (*s=='%')
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
 800258a:	f88d 0004 	strb.w	r0, [sp, #4]
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800258e:	f240 80d6 	bls.w	800273e <Lb_sprintf+0x1f6>
 8002592:	2a78      	cmp	r2, #120	; 0x78
 8002594:	f000 80dd 	beq.w	8002752 <Lb_sprintf+0x20a>
 8002598:	2a73      	cmp	r2, #115	; 0x73
 800259a:	f000 80dd 	beq.w	8002758 <Lb_sprintf+0x210>
 800259e:	2a25      	cmp	r2, #37	; 0x25
 80025a0:	f000 80dd 	beq.w	800275e <Lb_sprintf+0x216>
 80025a4:	78a1      	ldrb	r1, [r4, #2]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80025a6:	f88d 2005 	strb.w	r2, [sp, #5]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80025aa:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80025ae:	1ca3      	adds	r3, r4, #2
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80025b0:	2a01      	cmp	r2, #1
 80025b2:	f240 80d6 	bls.w	8002762 <Lb_sprintf+0x21a>
 80025b6:	2978      	cmp	r1, #120	; 0x78
 80025b8:	f000 80d6 	beq.w	8002768 <Lb_sprintf+0x220>
 80025bc:	2973      	cmp	r1, #115	; 0x73
 80025be:	f000 80d6 	beq.w	800276e <Lb_sprintf+0x226>
 80025c2:	2925      	cmp	r1, #37	; 0x25
 80025c4:	f000 80d6 	beq.w	8002774 <Lb_sprintf+0x22c>
 80025c8:	78e2      	ldrb	r2, [r4, #3]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80025ca:	f88d 1006 	strb.w	r1, [sp, #6]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80025ce:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80025d2:	1ce3      	adds	r3, r4, #3
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80025d4:	2901      	cmp	r1, #1
 80025d6:	f240 80cf 	bls.w	8002778 <Lb_sprintf+0x230>
 80025da:	2a78      	cmp	r2, #120	; 0x78
 80025dc:	f000 80cf 	beq.w	800277e <Lb_sprintf+0x236>
 80025e0:	2a73      	cmp	r2, #115	; 0x73
 80025e2:	f000 80cf 	beq.w	8002784 <Lb_sprintf+0x23c>
 80025e6:	2a25      	cmp	r2, #37	; 0x25
 80025e8:	f000 80cf 	beq.w	800278a <Lb_sprintf+0x242>
 80025ec:	7921      	ldrb	r1, [r4, #4]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80025ee:	f88d 2007 	strb.w	r2, [sp, #7]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80025f2:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80025f6:	1d23      	adds	r3, r4, #4
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80025f8:	2a01      	cmp	r2, #1
 80025fa:	f240 80c8 	bls.w	800278e <Lb_sprintf+0x246>
 80025fe:	2978      	cmp	r1, #120	; 0x78
 8002600:	f000 80c8 	beq.w	8002794 <Lb_sprintf+0x24c>
 8002604:	2973      	cmp	r1, #115	; 0x73
 8002606:	f000 80c8 	beq.w	800279a <Lb_sprintf+0x252>
 800260a:	2925      	cmp	r1, #37	; 0x25
 800260c:	f000 80c8 	beq.w	80027a0 <Lb_sprintf+0x258>
 8002610:	7962      	ldrb	r2, [r4, #5]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002612:	f88d 1008 	strb.w	r1, [sp, #8]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002616:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800261a:	1d63      	adds	r3, r4, #5
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800261c:	2901      	cmp	r1, #1
 800261e:	f240 80c1 	bls.w	80027a4 <Lb_sprintf+0x25c>
 8002622:	2a78      	cmp	r2, #120	; 0x78
 8002624:	f000 80c1 	beq.w	80027aa <Lb_sprintf+0x262>
 8002628:	2a73      	cmp	r2, #115	; 0x73
 800262a:	f000 80c1 	beq.w	80027b0 <Lb_sprintf+0x268>
 800262e:	2a25      	cmp	r2, #37	; 0x25
 8002630:	f000 80c1 	beq.w	80027b6 <Lb_sprintf+0x26e>
 8002634:	79a1      	ldrb	r1, [r4, #6]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002636:	f88d 2009 	strb.w	r2, [sp, #9]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800263a:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800263e:	1da3      	adds	r3, r4, #6
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002640:	2a01      	cmp	r2, #1
 8002642:	f240 80ba 	bls.w	80027ba <Lb_sprintf+0x272>
 8002646:	2978      	cmp	r1, #120	; 0x78
 8002648:	f000 80ba 	beq.w	80027c0 <Lb_sprintf+0x278>
 800264c:	2973      	cmp	r1, #115	; 0x73
 800264e:	f000 80ba 	beq.w	80027c6 <Lb_sprintf+0x27e>
 8002652:	2925      	cmp	r1, #37	; 0x25
 8002654:	f000 80ba 	beq.w	80027cc <Lb_sprintf+0x284>
 8002658:	79e2      	ldrb	r2, [r4, #7]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800265a:	f88d 100a 	strb.w	r1, [sp, #10]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800265e:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002662:	1de3      	adds	r3, r4, #7
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002664:	2901      	cmp	r1, #1
 8002666:	f240 80b3 	bls.w	80027d0 <Lb_sprintf+0x288>
 800266a:	2a78      	cmp	r2, #120	; 0x78
 800266c:	f000 80b3 	beq.w	80027d6 <Lb_sprintf+0x28e>
 8002670:	2a73      	cmp	r2, #115	; 0x73
 8002672:	f000 80b3 	beq.w	80027dc <Lb_sprintf+0x294>
 8002676:	2a25      	cmp	r2, #37	; 0x25
 8002678:	f000 80b3 	beq.w	80027e2 <Lb_sprintf+0x29a>
 800267c:	7a21      	ldrb	r1, [r4, #8]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800267e:	f88d 200b 	strb.w	r2, [sp, #11]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002682:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
 8002686:	2a01      	cmp	r2, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002688:	f104 0308 	add.w	r3, r4, #8
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800268c:	f240 80ab 	bls.w	80027e6 <Lb_sprintf+0x29e>
 8002690:	2978      	cmp	r1, #120	; 0x78
 8002692:	f000 80ab 	beq.w	80027ec <Lb_sprintf+0x2a4>
 8002696:	2973      	cmp	r1, #115	; 0x73
 8002698:	f000 80ab 	beq.w	80027f2 <Lb_sprintf+0x2aa>
 800269c:	2925      	cmp	r1, #37	; 0x25
 800269e:	f000 80ab 	beq.w	80027f8 <Lb_sprintf+0x2b0>
 80026a2:	7a62      	ldrb	r2, [r4, #9]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80026a4:	f88d 100c 	strb.w	r1, [sp, #12]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80026a8:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 80026ac:	2901      	cmp	r1, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80026ae:	f104 0309 	add.w	r3, r4, #9
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80026b2:	f240 80a3 	bls.w	80027fc <Lb_sprintf+0x2b4>
 80026b6:	2a78      	cmp	r2, #120	; 0x78
 80026b8:	f000 80a3 	beq.w	8002802 <Lb_sprintf+0x2ba>
 80026bc:	2a73      	cmp	r2, #115	; 0x73
 80026be:	f000 80a3 	beq.w	8002808 <Lb_sprintf+0x2c0>
 80026c2:	2a25      	cmp	r2, #37	; 0x25
 80026c4:	f000 80a3 	beq.w	800280e <Lb_sprintf+0x2c6>
 80026c8:	7aa0      	ldrb	r0, [r4, #10]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80026ca:	f88d 200d 	strb.w	r2, [sp, #13]
 80026ce:	f104 030a 	add.w	r3, r4, #10
				}
			}
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
 80026d2:	1c5c      	adds	r4, r3, #1
 80026d4:	2864      	cmp	r0, #100	; 0x64
 80026d6:	d02b      	beq.n	8002730 <Lb_sprintf+0x1e8>
 80026d8:	d815      	bhi.n	8002706 <Lb_sprintf+0x1be>
 80026da:	2825      	cmp	r0, #37	; 0x25
 80026dc:	d01f      	beq.n	800271e <Lb_sprintf+0x1d6>
 80026de:	2863      	cmp	r0, #99	; 0x63
 80026e0:	f47f af47 	bne.w	8002572 <Lb_sprintf+0x2a>



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 80026e4:	f899 0000 	ldrb.w	r0, [r9]
 80026e8:	47a8      	blx	r5
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
	
	va_start(args, fmt);
	
	while (*s)
 80026ea:	7820      	ldrb	r0, [r4, #0]
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
 80026ec:	f109 0904 	add.w	r9, r9, #4
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
	
	va_start(args, fmt);
	
	while (*s)
 80026f0:	2800      	cmp	r0, #0
 80026f2:	f47f af42 	bne.w	800257a <Lb_sprintf+0x32>
	}
	
	va_end(args);
	
	return;
}
 80026f6:	b004      	add	sp, #16
 80026f8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80026fc:	b003      	add	sp, #12
 80026fe:	4770      	bx	lr



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002700:	47a8      	blx	r5
            }
		}
		else 
		{
			PrintChar("%c", *s);
			s++;
 8002702:	3401      	adds	r4, #1
 8002704:	e735      	b.n	8002572 <Lb_sprintf+0x2a>
					format[i++] = *s++;
				}
			}
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
 8002706:	2873      	cmp	r0, #115	; 0x73
 8002708:	d00b      	beq.n	8002722 <Lb_sprintf+0x1da>
 800270a:	2878      	cmp	r0, #120	; 0x78
 800270c:	f47f af31 	bne.w	8002572 <Lb_sprintf+0x2a>
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
 8002710:	f8d9 1000 	ldr.w	r1, [r9]
 8002714:	a801      	add	r0, sp, #4
 8002716:	f109 0904 	add.w	r9, r9, #4
 800271a:	47b0      	blx	r6
					break;
 800271c:	e729      	b.n	8002572 <Lb_sprintf+0x2a>



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 800271e:	47a8      	blx	r5
 8002720:	e727      	b.n	8002572 <Lb_sprintf+0x2a>
					break;
				case 'x' :
					PrintHex(format, va_arg(args, int));
					break;
				case 's' :
					PrintString(format, va_arg(args, char *));
 8002722:	f8d9 1000 	ldr.w	r1, [r9]
 8002726:	a801      	add	r0, sp, #4
 8002728:	f109 0904 	add.w	r9, r9, #4
 800272c:	47b8      	blx	r7
 					break;
 800272e:	e720      	b.n	8002572 <Lb_sprintf+0x2a>
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
 8002730:	f8d9 1000 	ldr.w	r1, [r9]
 8002734:	a801      	add	r0, sp, #4
 8002736:	f109 0904 	add.w	r9, r9, #4
 800273a:	47c0      	blx	r8
					break;
 800273c:	e719      	b.n	8002572 <Lb_sprintf+0x2a>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800273e:	4610      	mov	r0, r2
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002740:	2401      	movs	r4, #1
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
				{
					format[i++] = *s;
 8002742:	aa04      	add	r2, sp, #16
 8002744:	1914      	adds	r4, r2, r4
					format[i] = '\0';
 8002746:	2100      	movs	r1, #0
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
				{
					format[i++] = *s;
 8002748:	f804 0c0c 	strb.w	r0, [r4, #-12]
					format[i] = '\0';
 800274c:	f804 1c0b 	strb.w	r1, [r4, #-11]
                	break;
 8002750:	e7bf      	b.n	80026d2 <Lb_sprintf+0x18a>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002752:	2401      	movs	r4, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002754:	2078      	movs	r0, #120	; 0x78
 8002756:	e7f4      	b.n	8002742 <Lb_sprintf+0x1fa>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002758:	2401      	movs	r4, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800275a:	2073      	movs	r0, #115	; 0x73
 800275c:	e7f1      	b.n	8002742 <Lb_sprintf+0x1fa>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 800275e:	2401      	movs	r4, #1
 8002760:	e7ef      	b.n	8002742 <Lb_sprintf+0x1fa>
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002762:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002764:	2402      	movs	r4, #2
 8002766:	e7ec      	b.n	8002742 <Lb_sprintf+0x1fa>
 8002768:	2402      	movs	r4, #2
 800276a:	2078      	movs	r0, #120	; 0x78
 800276c:	e7e9      	b.n	8002742 <Lb_sprintf+0x1fa>
 800276e:	2402      	movs	r4, #2
 8002770:	2073      	movs	r0, #115	; 0x73
 8002772:	e7e6      	b.n	8002742 <Lb_sprintf+0x1fa>
 8002774:	2402      	movs	r4, #2
 8002776:	e7e4      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002778:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800277a:	2403      	movs	r4, #3
 800277c:	e7e1      	b.n	8002742 <Lb_sprintf+0x1fa>
 800277e:	2403      	movs	r4, #3
 8002780:	2078      	movs	r0, #120	; 0x78
 8002782:	e7de      	b.n	8002742 <Lb_sprintf+0x1fa>
 8002784:	2403      	movs	r4, #3
 8002786:	2073      	movs	r0, #115	; 0x73
 8002788:	e7db      	b.n	8002742 <Lb_sprintf+0x1fa>
 800278a:	2403      	movs	r4, #3
 800278c:	e7d9      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800278e:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002790:	2404      	movs	r4, #4
 8002792:	e7d6      	b.n	8002742 <Lb_sprintf+0x1fa>
 8002794:	2404      	movs	r4, #4
 8002796:	2078      	movs	r0, #120	; 0x78
 8002798:	e7d3      	b.n	8002742 <Lb_sprintf+0x1fa>
 800279a:	2404      	movs	r4, #4
 800279c:	2073      	movs	r0, #115	; 0x73
 800279e:	e7d0      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027a0:	2404      	movs	r4, #4
 80027a2:	e7ce      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80027a4:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80027a6:	2405      	movs	r4, #5
 80027a8:	e7cb      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027aa:	2405      	movs	r4, #5
 80027ac:	2078      	movs	r0, #120	; 0x78
 80027ae:	e7c8      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027b0:	2405      	movs	r4, #5
 80027b2:	2073      	movs	r0, #115	; 0x73
 80027b4:	e7c5      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027b6:	2405      	movs	r4, #5
 80027b8:	e7c3      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80027ba:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80027bc:	2406      	movs	r4, #6
 80027be:	e7c0      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027c0:	2406      	movs	r4, #6
 80027c2:	2078      	movs	r0, #120	; 0x78
 80027c4:	e7bd      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027c6:	2406      	movs	r4, #6
 80027c8:	2073      	movs	r0, #115	; 0x73
 80027ca:	e7ba      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027cc:	2406      	movs	r4, #6
 80027ce:	e7b8      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80027d0:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80027d2:	2407      	movs	r4, #7
 80027d4:	e7b5      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027d6:	2407      	movs	r4, #7
 80027d8:	2078      	movs	r0, #120	; 0x78
 80027da:	e7b2      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027dc:	2407      	movs	r4, #7
 80027de:	2073      	movs	r0, #115	; 0x73
 80027e0:	e7af      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027e2:	2407      	movs	r4, #7
 80027e4:	e7ad      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80027e6:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80027e8:	2408      	movs	r4, #8
 80027ea:	e7aa      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027ec:	2408      	movs	r4, #8
 80027ee:	2078      	movs	r0, #120	; 0x78
 80027f0:	e7a7      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027f2:	2408      	movs	r4, #8
 80027f4:	2073      	movs	r0, #115	; 0x73
 80027f6:	e7a4      	b.n	8002742 <Lb_sprintf+0x1fa>
 80027f8:	2408      	movs	r4, #8
 80027fa:	e7a2      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80027fc:	4610      	mov	r0, r2
 80027fe:	2409      	movs	r4, #9
 8002800:	e79f      	b.n	8002742 <Lb_sprintf+0x1fa>
 8002802:	2409      	movs	r4, #9
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002804:	2078      	movs	r0, #120	; 0x78
 8002806:	e79c      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002808:	2409      	movs	r4, #9
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800280a:	2073      	movs	r0, #115	; 0x73
 800280c:	e799      	b.n	8002742 <Lb_sprintf+0x1fa>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800280e:	2409      	movs	r4, #9
 8002810:	e797      	b.n	8002742 <Lb_sprintf+0x1fa>
 8002812:	bf00      	nop
 8002814:	20001098 	.word	0x20001098
 8002818:	20000a08 	.word	0x20000a08
 800281c:	20000a0c 	.word	0x20000a0c
 8002820:	08001a59 	.word	0x08001a59
 8002824:	08001a91 	.word	0x08001a91
 8002828:	08001ec1 	.word	0x08001ec1
 800282c:	08001af5 	.word	0x08001af5

08002830 <Lb_vsprintf>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Lb_vsprintf( char *pStr, char *fmt, Lb_va_list args )
{
 8002830:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
	pStrPrintBuf = pStr;
 8002834:	4cac      	ldr	r4, [pc, #688]	; (8002ae8 <Lb_vsprintf+0x2b8>)
	StrPrintBufIndex = 0;
 8002836:	4ead      	ldr	r6, [pc, #692]	; (8002aec <Lb_vsprintf+0x2bc>)
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
	pStrPrintBuf = pStr;
 8002838:	6020      	str	r0, [r4, #0]
{
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
 800283a:	4bad      	ldr	r3, [pc, #692]	; (8002af0 <Lb_vsprintf+0x2c0>)
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
 800283c:	2000      	movs	r0, #0
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Lb_vsprintf( char *pStr, char *fmt, Lb_va_list args )
{
 800283e:	4615      	mov	r5, r2
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
 8002840:	6030      	str	r0, [r6, #0]
{
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
 8002842:	2201      	movs	r2, #1



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002844:	4eab      	ldr	r6, [pc, #684]	; (8002af4 <Lb_vsprintf+0x2c4>)
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
 8002846:	f8df 92b4 	ldr.w	r9, [pc, #692]	; 8002afc <Lb_vsprintf+0x2cc>
					break;
				case 'X' :
				case 'x' :
					PrintHex(format, va_arg(args, int));
 800284a:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 8002b00 <Lb_vsprintf+0x2d0>
					break;
				case 's' :
					PrintString(format, va_arg(args, char *));
 800284e:	4faa      	ldr	r7, [pc, #680]	; (8002af8 <Lb_vsprintf+0x2c8>)
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Lb_vsprintf( char *pStr, char *fmt, Lb_va_list args )
{
 8002850:	b085      	sub	sp, #20
	int		i;
	char	*s=fmt;
	char	format[10];        // fmt  "%08lx", "08l"  .
	        	
	StrPrintMode = LB_PRINT_OUT_STR;
 8002852:	701a      	strb	r2, [r3, #0]
     RET     : void
---------------------------------------------------------------------------*/
void Lb_vsprintf( char *pStr, char *fmt, Lb_va_list args )
{
	int		i;
	char	*s=fmt;
 8002854:	460c      	mov	r4, r1
	StrPrintMode = LB_PRINT_OUT_STR;
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
	
	
	while (*s)
 8002856:	7820      	ldrb	r0, [r4, #0]
 8002858:	2800      	cmp	r0, #0
 800285a:	f000 80bc 	beq.w	80029d6 <Lb_vsprintf+0x1a6>
	{
		if (*s=='%')
 800285e:	2825      	cmp	r0, #37	; 0x25
 8002860:	f040 80bc 	bne.w	80029dc <Lb_vsprintf+0x1ac>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002864:	7862      	ldrb	r2, [r4, #1]
	
	while (*s)
	{
		if (*s=='%')
		{
			s++;
 8002866:	1c63      	adds	r3, r4, #1
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002868:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 800286c:	2901      	cmp	r1, #1
	{
		if (*s=='%')
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
 800286e:	f88d 0004 	strb.w	r0, [sp, #4]
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002872:	f240 80ce 	bls.w	8002a12 <Lb_vsprintf+0x1e2>
 8002876:	2a78      	cmp	r2, #120	; 0x78
 8002878:	f000 80d5 	beq.w	8002a26 <Lb_vsprintf+0x1f6>
 800287c:	2a73      	cmp	r2, #115	; 0x73
 800287e:	f000 80d5 	beq.w	8002a2c <Lb_vsprintf+0x1fc>
 8002882:	2a25      	cmp	r2, #37	; 0x25
 8002884:	f000 80d5 	beq.w	8002a32 <Lb_vsprintf+0x202>
 8002888:	78a1      	ldrb	r1, [r4, #2]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800288a:	f88d 2005 	strb.w	r2, [sp, #5]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800288e:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002892:	1ca3      	adds	r3, r4, #2
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002894:	2a01      	cmp	r2, #1
 8002896:	f240 80ce 	bls.w	8002a36 <Lb_vsprintf+0x206>
 800289a:	2978      	cmp	r1, #120	; 0x78
 800289c:	f000 80ce 	beq.w	8002a3c <Lb_vsprintf+0x20c>
 80028a0:	2973      	cmp	r1, #115	; 0x73
 80028a2:	f000 80ce 	beq.w	8002a42 <Lb_vsprintf+0x212>
 80028a6:	2925      	cmp	r1, #37	; 0x25
 80028a8:	f000 80ce 	beq.w	8002a48 <Lb_vsprintf+0x218>
 80028ac:	78e2      	ldrb	r2, [r4, #3]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80028ae:	f88d 1006 	strb.w	r1, [sp, #6]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80028b2:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80028b6:	1ce3      	adds	r3, r4, #3
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80028b8:	2901      	cmp	r1, #1
 80028ba:	f240 80c7 	bls.w	8002a4c <Lb_vsprintf+0x21c>
 80028be:	2a78      	cmp	r2, #120	; 0x78
 80028c0:	f000 80c7 	beq.w	8002a52 <Lb_vsprintf+0x222>
 80028c4:	2a73      	cmp	r2, #115	; 0x73
 80028c6:	f000 80c7 	beq.w	8002a58 <Lb_vsprintf+0x228>
 80028ca:	2a25      	cmp	r2, #37	; 0x25
 80028cc:	f000 80c7 	beq.w	8002a5e <Lb_vsprintf+0x22e>
 80028d0:	7921      	ldrb	r1, [r4, #4]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80028d2:	f88d 2007 	strb.w	r2, [sp, #7]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80028d6:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80028da:	1d23      	adds	r3, r4, #4
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80028dc:	2a01      	cmp	r2, #1
 80028de:	f240 80c0 	bls.w	8002a62 <Lb_vsprintf+0x232>
 80028e2:	2978      	cmp	r1, #120	; 0x78
 80028e4:	f000 80c0 	beq.w	8002a68 <Lb_vsprintf+0x238>
 80028e8:	2973      	cmp	r1, #115	; 0x73
 80028ea:	f000 80c0 	beq.w	8002a6e <Lb_vsprintf+0x23e>
 80028ee:	2925      	cmp	r1, #37	; 0x25
 80028f0:	f000 80c0 	beq.w	8002a74 <Lb_vsprintf+0x244>
 80028f4:	7962      	ldrb	r2, [r4, #5]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80028f6:	f88d 1008 	strb.w	r1, [sp, #8]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 80028fa:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80028fe:	1d63      	adds	r3, r4, #5
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002900:	2901      	cmp	r1, #1
 8002902:	f240 80b9 	bls.w	8002a78 <Lb_vsprintf+0x248>
 8002906:	2a78      	cmp	r2, #120	; 0x78
 8002908:	f000 80b9 	beq.w	8002a7e <Lb_vsprintf+0x24e>
 800290c:	2a73      	cmp	r2, #115	; 0x73
 800290e:	f000 80b9 	beq.w	8002a84 <Lb_vsprintf+0x254>
 8002912:	2a25      	cmp	r2, #37	; 0x25
 8002914:	f000 80b9 	beq.w	8002a8a <Lb_vsprintf+0x25a>
 8002918:	79a1      	ldrb	r1, [r4, #6]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800291a:	f88d 2009 	strb.w	r2, [sp, #9]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800291e:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002922:	1da3      	adds	r3, r4, #6
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002924:	2a01      	cmp	r2, #1
 8002926:	f240 80b2 	bls.w	8002a8e <Lb_vsprintf+0x25e>
 800292a:	2978      	cmp	r1, #120	; 0x78
 800292c:	f000 80b2 	beq.w	8002a94 <Lb_vsprintf+0x264>
 8002930:	2973      	cmp	r1, #115	; 0x73
 8002932:	f000 80b2 	beq.w	8002a9a <Lb_vsprintf+0x26a>
 8002936:	2925      	cmp	r1, #37	; 0x25
 8002938:	f000 80b2 	beq.w	8002aa0 <Lb_vsprintf+0x270>
 800293c:	79e2      	ldrb	r2, [r4, #7]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800293e:	f88d 100a 	strb.w	r1, [sp, #10]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002942:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002946:	1de3      	adds	r3, r4, #7
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002948:	2901      	cmp	r1, #1
 800294a:	f240 80ab 	bls.w	8002aa4 <Lb_vsprintf+0x274>
 800294e:	2a78      	cmp	r2, #120	; 0x78
 8002950:	f000 80ab 	beq.w	8002aaa <Lb_vsprintf+0x27a>
 8002954:	2a73      	cmp	r2, #115	; 0x73
 8002956:	f000 80ab 	beq.w	8002ab0 <Lb_vsprintf+0x280>
 800295a:	2a25      	cmp	r2, #37	; 0x25
 800295c:	f000 80ab 	beq.w	8002ab6 <Lb_vsprintf+0x286>
 8002960:	7a21      	ldrb	r1, [r4, #8]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002962:	f88d 200b 	strb.w	r2, [sp, #11]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002966:	f1a1 0263 	sub.w	r2, r1, #99	; 0x63
 800296a:	2a01      	cmp	r2, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 800296c:	f104 0308 	add.w	r3, r4, #8
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002970:	f240 80a3 	bls.w	8002aba <Lb_vsprintf+0x28a>
 8002974:	2978      	cmp	r1, #120	; 0x78
 8002976:	f000 80a3 	beq.w	8002ac0 <Lb_vsprintf+0x290>
 800297a:	2973      	cmp	r1, #115	; 0x73
 800297c:	f000 80a3 	beq.w	8002ac6 <Lb_vsprintf+0x296>
 8002980:	2925      	cmp	r1, #37	; 0x25
 8002982:	f000 80a3 	beq.w	8002acc <Lb_vsprintf+0x29c>
 8002986:	7a62      	ldrb	r2, [r4, #9]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002988:	f88d 100c 	strb.w	r1, [sp, #12]
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 800298c:	f1a2 0163 	sub.w	r1, r2, #99	; 0x63
 8002990:	2901      	cmp	r1, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002992:	f104 0309 	add.w	r3, r4, #9
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002996:	f240 809b 	bls.w	8002ad0 <Lb_vsprintf+0x2a0>
 800299a:	2a78      	cmp	r2, #120	; 0x78
 800299c:	f000 809b 	beq.w	8002ad6 <Lb_vsprintf+0x2a6>
 80029a0:	2a73      	cmp	r2, #115	; 0x73
 80029a2:	f000 809b 	beq.w	8002adc <Lb_vsprintf+0x2ac>
 80029a6:	2a25      	cmp	r2, #37	; 0x25
 80029a8:	f000 809b 	beq.w	8002ae2 <Lb_vsprintf+0x2b2>
 80029ac:	7aa0      	ldrb	r0, [r4, #10]
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 80029ae:	f88d 200d 	strb.w	r2, [sp, #13]
 80029b2:	f104 030a 	add.w	r3, r4, #10
				}
			}
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
 80029b6:	1c5c      	adds	r4, r3, #1
 80029b8:	2864      	cmp	r0, #100	; 0x64
 80029ba:	d025      	beq.n	8002a08 <Lb_vsprintf+0x1d8>
 80029bc:	d811      	bhi.n	80029e2 <Lb_vsprintf+0x1b2>
 80029be:	2858      	cmp	r0, #88	; 0x58
 80029c0:	d014      	beq.n	80029ec <Lb_vsprintf+0x1bc>
 80029c2:	2863      	cmp	r0, #99	; 0x63
 80029c4:	d01c      	beq.n	8002a00 <Lb_vsprintf+0x1d0>
 80029c6:	2825      	cmp	r0, #37	; 0x25
 80029c8:	f47f af45 	bne.w	8002856 <Lb_vsprintf+0x26>



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 80029cc:	47b0      	blx	r6
	StrPrintMode = LB_PRINT_OUT_STR;
	pStrPrintBuf = pStr;
	StrPrintBufIndex = 0;
	
	
	while (*s)
 80029ce:	7820      	ldrb	r0, [r4, #0]
 80029d0:	2800      	cmp	r0, #0
 80029d2:	f47f af44 	bne.w	800285e <Lb_vsprintf+0x2e>
			s++;
		}
	}
	
	return;
}
 80029d6:	b005      	add	sp, #20
 80029d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 80029dc:	47b0      	blx	r6
            }
		}
		else 
		{
			PrintChar("%c", *s);
			s++;
 80029de:	3401      	adds	r4, #1
 80029e0:	e739      	b.n	8002856 <Lb_vsprintf+0x26>
					format[i++] = *s++;
				}
			}
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
 80029e2:	2873      	cmp	r0, #115	; 0x73
 80029e4:	d007      	beq.n	80029f6 <Lb_vsprintf+0x1c6>
 80029e6:	2878      	cmp	r0, #120	; 0x78
 80029e8:	f47f af35 	bne.w	8002856 <Lb_vsprintf+0x26>
				case 'd' :
					PrintDec(format, va_arg(args, int));
					break;
				case 'X' :
				case 'x' :
					PrintHex(format, va_arg(args, int));
 80029ec:	6829      	ldr	r1, [r5, #0]
 80029ee:	a801      	add	r0, sp, #4
 80029f0:	3504      	adds	r5, #4
 80029f2:	47c0      	blx	r8
					break;
 80029f4:	e72f      	b.n	8002856 <Lb_vsprintf+0x26>
				case 's' :
					PrintString(format, va_arg(args, char *));
 80029f6:	6829      	ldr	r1, [r5, #0]
 80029f8:	a801      	add	r0, sp, #4
 80029fa:	3504      	adds	r5, #4
 80029fc:	47b8      	blx	r7
 					break;
 80029fe:	e72a      	b.n	8002856 <Lb_vsprintf+0x26>



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002a00:	7828      	ldrb	r0, [r5, #0]
			
			// "%s", "%c", "%d", "%x"    .
			switch (*s++)
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
 8002a02:	3504      	adds	r5, #4



void PrintChar(char *fmt, char c)
{
        print_byte_out(c);
 8002a04:	47b0      	blx	r6
 8002a06:	e726      	b.n	8002856 <Lb_vsprintf+0x26>
			{
				case 'c' :
					PrintChar(format, va_arg(args, int));
					break;
				case 'd' :
					PrintDec(format, va_arg(args, int));
 8002a08:	6829      	ldr	r1, [r5, #0]
 8002a0a:	a801      	add	r0, sp, #4
 8002a0c:	3504      	adds	r5, #4
 8002a0e:	47c8      	blx	r9
					break;
 8002a10:	e721      	b.n	8002856 <Lb_vsprintf+0x26>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002a12:	4610      	mov	r0, r2
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002a14:	2401      	movs	r4, #1
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
				{
					format[i++] = *s;
 8002a16:	aa04      	add	r2, sp, #16
 8002a18:	1914      	adds	r4, r2, r4
					format[i] = '\0';
 8002a1a:	2100      	movs	r1, #0
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
				{
					format[i++] = *s;
 8002a1c:	f804 0c0c 	strb.w	r0, [r4, #-12]
					format[i] = '\0';
 8002a20:	f804 1c0b 	strb.w	r1, [r4, #-11]
                	break;
 8002a24:	e7c7      	b.n	80029b6 <Lb_vsprintf+0x186>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002a26:	2401      	movs	r4, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a28:	2078      	movs	r0, #120	; 0x78
 8002a2a:	e7f4      	b.n	8002a16 <Lb_vsprintf+0x1e6>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002a2c:	2401      	movs	r4, #1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a2e:	2073      	movs	r0, #115	; 0x73
 8002a30:	e7f1      	b.n	8002a16 <Lb_vsprintf+0x1e6>
		{
			s++;
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
 8002a32:	2401      	movs	r4, #1
 8002a34:	e7ef      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002a36:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a38:	2402      	movs	r4, #2
 8002a3a:	e7ec      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a3c:	2402      	movs	r4, #2
 8002a3e:	2078      	movs	r0, #120	; 0x78
 8002a40:	e7e9      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a42:	2402      	movs	r4, #2
 8002a44:	2073      	movs	r0, #115	; 0x73
 8002a46:	e7e6      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a48:	2402      	movs	r4, #2
 8002a4a:	e7e4      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002a4c:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a4e:	2403      	movs	r4, #3
 8002a50:	e7e1      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a52:	2403      	movs	r4, #3
 8002a54:	2078      	movs	r0, #120	; 0x78
 8002a56:	e7de      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a58:	2403      	movs	r4, #3
 8002a5a:	2073      	movs	r0, #115	; 0x73
 8002a5c:	e7db      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a5e:	2403      	movs	r4, #3
 8002a60:	e7d9      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002a62:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a64:	2404      	movs	r4, #4
 8002a66:	e7d6      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a68:	2404      	movs	r4, #4
 8002a6a:	2078      	movs	r0, #120	; 0x78
 8002a6c:	e7d3      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a6e:	2404      	movs	r4, #4
 8002a70:	2073      	movs	r0, #115	; 0x73
 8002a72:	e7d0      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a74:	2404      	movs	r4, #4
 8002a76:	e7ce      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002a78:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a7a:	2405      	movs	r4, #5
 8002a7c:	e7cb      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a7e:	2405      	movs	r4, #5
 8002a80:	2078      	movs	r0, #120	; 0x78
 8002a82:	e7c8      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a84:	2405      	movs	r4, #5
 8002a86:	2073      	movs	r0, #115	; 0x73
 8002a88:	e7c5      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a8a:	2405      	movs	r4, #5
 8002a8c:	e7c3      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002a8e:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002a90:	2406      	movs	r4, #6
 8002a92:	e7c0      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a94:	2406      	movs	r4, #6
 8002a96:	2078      	movs	r0, #120	; 0x78
 8002a98:	e7bd      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002a9a:	2406      	movs	r4, #6
 8002a9c:	2073      	movs	r0, #115	; 0x73
 8002a9e:	e7ba      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002aa0:	2406      	movs	r4, #6
 8002aa2:	e7b8      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002aa4:	4610      	mov	r0, r2
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002aa6:	2407      	movs	r4, #7
 8002aa8:	e7b5      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002aaa:	2407      	movs	r4, #7
 8002aac:	2078      	movs	r0, #120	; 0x78
 8002aae:	e7b2      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002ab0:	2407      	movs	r4, #7
 8002ab2:	2073      	movs	r0, #115	; 0x73
 8002ab4:	e7af      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002ab6:	2407      	movs	r4, #7
 8002ab8:	e7ad      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002aba:	4608      	mov	r0, r1
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002abc:	2408      	movs	r4, #8
 8002abe:	e7aa      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002ac0:	2408      	movs	r4, #8
 8002ac2:	2078      	movs	r0, #120	; 0x78
 8002ac4:	e7a7      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002ac6:	2408      	movs	r4, #8
 8002ac8:	2073      	movs	r0, #115	; 0x73
 8002aca:	e7a4      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002acc:	2408      	movs	r4, #8
 8002ace:	e7a2      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002ad0:	4610      	mov	r0, r2
 8002ad2:	2409      	movs	r4, #9
 8002ad4:	e79f      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002ad6:	2409      	movs	r4, #9
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002ad8:	2078      	movs	r0, #120	; 0x78
 8002ada:	e79c      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002adc:	2409      	movs	r4, #9
					format[i] = '\0';
                	break;
				}
				else 
				{
					format[i++] = *s++;
 8002ade:	2073      	movs	r0, #115	; 0x73
 8002ae0:	e799      	b.n	8002a16 <Lb_vsprintf+0x1e6>
			// s "%08lx"  format .   .
			format[0] = '%';
			
			for (i=1; i<10;)
			{
				if (*s=='c' || *s=='d' || *s=='x' || *s=='s' || *s=='%')
 8002ae2:	2409      	movs	r4, #9
 8002ae4:	e797      	b.n	8002a16 <Lb_vsprintf+0x1e6>
 8002ae6:	bf00      	nop
 8002ae8:	20001098 	.word	0x20001098
 8002aec:	20000a08 	.word	0x20000a08
 8002af0:	20000a0c 	.word	0x20000a0c
 8002af4:	08001a59 	.word	0x08001a59
 8002af8:	08001a91 	.word	0x08001a91
 8002afc:	08001af5 	.word	0x08001af5
 8002b00:	08001ec1 	.word	0x08001ec1

08002b04 <Hw_StartUp_Init>:
     			    
     ARG     : 	void
     RET     : 	void
---------------------------------------------------------------------------*/
void Hw_StartUp_Init(void)
{
 8002b04:	4668      	mov	r0, sp
 8002b06:	f020 0107 	bic.w	r1, r0, #7
 8002b0a:	468d      	mov	sp, r1
 8002b0c:	b579      	push	{r0, r3, r4, r5, r6, lr}
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b0e:	492a      	ldr	r1, [pc, #168]	; (8002bb8 <zero_loop+0x62>)
 8002b10:	4b2a      	ldr	r3, [pc, #168]	; (8002bbc <zero_loop+0x66>)
 8002b12:	4299      	cmp	r1, r3
 8002b14:	d21b      	bcs.n	8002b4e <Hw_StartUp_Init+0x4a>
     WORK    :	 
     			    
     ARG     : 	void
     RET     : 	void
---------------------------------------------------------------------------*/
void Hw_StartUp_Init(void)
 8002b16:	1cda      	adds	r2, r3, #3
 8002b18:	1d0c      	adds	r4, r1, #4
 8002b1a:	1b15      	subs	r5, r2, r4
 8002b1c:	4828      	ldr	r0, [pc, #160]	; (8002bc0 <zero_loop+0x6a>)
 8002b1e:	f025 0203 	bic.w	r2, r5, #3
 8002b22:	1d16      	adds	r6, r2, #4
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
	{
		*(pulDest++) = *(pulSrc++);
 8002b24:	6805      	ldr	r5, [r0, #0]
 8002b26:	2304      	movs	r3, #4
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b28:	42b3      	cmp	r3, r6
	{
		*(pulDest++) = *(pulSrc++);
 8002b2a:	600d      	str	r5, [r1, #0]
 8002b2c:	f3c2 0280 	ubfx	r2, r2, #2, #1
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b30:	d00d      	beq.n	8002b4e <Hw_StartUp_Init+0x4a>
 8002b32:	b122      	cbz	r2, 8002b3e <Hw_StartUp_Init+0x3a>
	{
		*(pulDest++) = *(pulSrc++);
 8002b34:	6842      	ldr	r2, [r0, #4]
 8002b36:	2308      	movs	r3, #8
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b38:	42b3      	cmp	r3, r6
	{
		*(pulDest++) = *(pulSrc++);
 8002b3a:	6022      	str	r2, [r4, #0]
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b3c:	d007      	beq.n	8002b4e <Hw_StartUp_Init+0x4a>
	{
		*(pulDest++) = *(pulSrc++);
 8002b3e:	581d      	ldr	r5, [r3, r0]
 8002b40:	1d1a      	adds	r2, r3, #4
 8002b42:	505d      	str	r5, [r3, r1]
 8002b44:	5884      	ldr	r4, [r0, r2]
 8002b46:	3308      	adds	r3, #8
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b48:	42b3      	cmp	r3, r6
	{
		*(pulDest++) = *(pulSrc++);
 8002b4a:	508c      	str	r4, [r1, r2]
	//  
	
	// Copy the data segment initializers from flash to SRAM
	pulSrc = &_sidata;

	for(pulDest = &_sdata; pulDest < &_edata; )
 8002b4c:	d1f7      	bne.n	8002b3e <Hw_StartUp_Init+0x3a>
		*(pulDest++) = *(pulSrc++);
	}
  
	/* Zero fill the bss segment.  This is done with inline assembly since this
	   will clear the value of pulDest if it is not kept in a register. */
	__asm("  ldr     r0, =_sbss\n"
 8002b4e:	481e      	ldr	r0, [pc, #120]	; (8002bc8 <zero_loop+0x72>)
 8002b50:	491e      	ldr	r1, [pc, #120]	; (8002bcc <zero_loop+0x76>)
 8002b52:	f04f 0200 	mov.w	r2, #0

08002b56 <zero_loop>:
 8002b56:	4288      	cmp	r0, r1
 8002b58:	bfb8      	it	lt
 8002b5a:	f840 2b04 	strlt.w	r2, [r0], #4
 8002b5e:	f6ff affa 	blt.w	8002b56 <zero_loop>
	
    // HSI or HSE 
            
    //-- CR_HSEON_Set
    //
	REG_RCC_CR |= (1<<16);	
 8002b62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b66:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8002b6a:	6811      	ldr	r1, [r2, #0]
 8002b6c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8002b70:	f441 3080 	orr.w	r0, r1, #65536	; 0x10000
 8002b74:	6010      	str	r0, [r2, #0]
 8002b76:	e004      	b.n	8002b82 <zero_loop+0x2c>
		
	//--  clock    
	//
	do
	{	
		HSEStatus = REG_RCC_CR & (1<<17);	// HSE 
 8002b78:	6810      	ldr	r0, [r2, #0]
		TimeOutCnt++;		
	} while( (HSEStatus == 0) && (TimeOutCnt < 1280) );
 8002b7a:	0381      	lsls	r1, r0, #14
 8002b7c:	d405      	bmi.n	8002b8a <zero_loop+0x34>
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	d003      	beq.n	8002b8a <zero_loop+0x34>
		
	//--  clock    
	//
	do
	{	
		HSEStatus = REG_RCC_CR & (1<<17);	// HSE 
 8002b82:	6811      	ldr	r1, [r2, #0]
 8002b84:	3b01      	subs	r3, #1
		TimeOutCnt++;		
	} while( (HSEStatus == 0) && (TimeOutCnt < 1280) );
 8002b86:	0388      	lsls	r0, r1, #14
 8002b88:	d5f6      	bpl.n	8002b78 <zero_loop+0x22>
  

	//-- FLASH Access  
	//
	REG_FLASH_ACR |=  (1<<4);	// Prefetch buffer enable
 8002b8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b8e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8002b92:	680a      	ldr	r2, [r1, #0]
 8002b94:	f042 0010 	orr.w	r0, r2, #16
 8002b98:	6008      	str	r0, [r1, #0]
	REG_FLASH_ACR &= ~(3<<0);	// LATENCY Clear
 8002b9a:	680b      	ldr	r3, [r1, #0]
 8002b9c:	f023 0203 	bic.w	r2, r3, #3
 8002ba0:	600a      	str	r2, [r1, #0]
	REG_FLASH_ACR |=  (2<<0);	// LATENCY = two wait
 8002ba2:	6808      	ldr	r0, [r1, #0]
 8002ba4:	f040 0302 	orr.w	r3, r0, #2
 8002ba8:	600b      	str	r3, [r1, #0]


    main();
 8002baa:	4906      	ldr	r1, [pc, #24]	; (8002bc4 <zero_loop+0x6e>)
 8002bac:	4788      	blx	r1

}
 8002bae:	e8bd 4079 	ldmia.w	sp!, {r0, r3, r4, r5, r6, lr}
 8002bb2:	4685      	mov	sp, r0
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	200009ac 	.word	0x200009ac
 8002bc0:	0800e750 	.word	0x0800e750
 8002bc4:	08000fc5 	.word	0x08000fc5
 8002bc8:	20000a00 	.word	0x20000a00
 8002bcc:	20001d5c 	.word	0x20001d5c

08002bd0 <Hw_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Init( void )
{
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//-- PLL 
	//
	Hw_PLL_Init();
 8002bd2:	f642 731d 	movw	r3, #12061	; 0x2f1d
 8002bd6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002bda:	4798      	blx	r3
	
	
	//--   
	//
	Hw_ISR_Init();
 8002bdc:	f243 00b1 	movw	r0, #12465	; 0x30b1
 8002be0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002be4:	4780      	blx	r0
	
		
	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8002be6:	f640 0604 	movw	r6, #2052	; 0x804
	Hw_ISR_Init();
	
		
	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8002bea:	f44f 6e00 	mov.w	lr, #2048	; 0x800
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8002bee:	f243 47b3 	movw	r7, #13491	; 0x34b3
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8002bf2:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
 8002bf6:	f640 4404 	movw	r4, #3076	; 0xc04
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8002bfa:	f241 0104 	movw	r1, #4100	; 0x1004
 8002bfe:	f244 4044 	movw	r0, #17476	; 0x4444
	Hw_ISR_Init();
	
		
	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8002c02:	f2c4 0e01 	movt	lr, #16385	; 0x4001
 8002c06:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8002c0a:	f2c3 3044 	movt	r0, #13124	; 0x3344
 8002c0e:	f2c4 0101 	movt	r1, #16385	; 0x4001
	
		
	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8002c12:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8002c16:	f2c3 3733 	movt	r7, #13107	; 0x3333
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8002c1a:	f2c4 0501 	movt	r5, #16385	; 0x4001
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
 8002c1e:	f2c4 0401 	movt	r4, #16385	; 0x4001
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
	
	//Hw_DMA_Init();
	Hw_Uart_Init();
 8002c22:	f642 634d 	movw	r3, #11853	; 0x2e4d
	Hw_ISR_Init();
	
		
	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8002c26:	f8ce 2000 	str.w	r2, [lr]
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
	
	//Hw_DMA_Init();
	Hw_Uart_Init();
 8002c2a:	f6c0 0300 	movt	r3, #2048	; 0x800
	
		
	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8002c2e:	6037      	str	r7, [r6, #0]
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8002c30:	602a      	str	r2, [r5, #0]
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
 8002c32:	6022      	str	r2, [r4, #0]
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8002c34:	6008      	str	r0, [r1, #0]
	
	//Hw_DMA_Init();
	Hw_Uart_Init();
 8002c36:	4798      	blx	r3
	Hw_Timer_Init();
 8002c38:	f243 1101 	movw	r1, #12545	; 0x3101
 8002c3c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002c40:	4788      	blx	r1
	Hw_Adc_Init();
 8002c42:	f243 507d 	movw	r0, #13693	; 0x357d
 8002c46:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002c4a:	4780      	blx	r0
	Hw_VCom_Init();
 8002c4c:	f243 5229 	movw	r2, #13609	; 0x3529
 8002c50:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002c54:	4790      	blx	r2
	Hw_Led_Init();
 8002c56:	f642 73b1 	movw	r3, #12209	; 0x2fb1
 8002c5a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002c5e:	4798      	blx	r3
	Hw_Pwm_Init();
 8002c60:	f643 1139 	movw	r1, #14649	; 0x3939
 8002c64:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002c68:	4788      	blx	r1
	Hw_DcMotor_Init();
 8002c6a:	f243 60a1 	movw	r0, #13985	; 0x36a1
 8002c6e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002c72:	4780      	blx	r0
	Hw_Sonic_Init();
 8002c74:	f643 32d9 	movw	r2, #15321	; 0x3bd9
 8002c78:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002c7c:	4790      	blx	r2
 8002c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c80 <Hw_ISR_UART2_Handler>:


//-- UART2 ISR
//
void Hw_ISR_UART2_Handler(void)
{
 8002c80:	b500      	push	{lr}
	u8 UartData;
				
	UartData = REG_USART2_DR;
 8002c82:	f244 4304 	movw	r3, #17412	; 0x4404
 8002c86:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002c8a:	6818      	ldr	r0, [r3, #0]


//-- UART2 ISR
//
void Hw_ISR_UART2_Handler(void)
{
 8002c8c:	b083      	sub	sp, #12
	u8 UartData;
				
	UartData = REG_USART2_DR;
 8002c8e:	a902      	add	r1, sp, #8
 8002c90:	f801 0d01 	strb.w	r0, [r1, #-1]!
	

	Hw_Uart_Q_Push( 1, &UartData );
 8002c94:	4a05      	ldr	r2, [pc, #20]	; (8002cac <Hw_ISR_UART2_Handler+0x2c>)
 8002c96:	2001      	movs	r0, #1
 8002c98:	4790      	blx	r2

	if( Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr != NULL )
 8002c9a:	4905      	ldr	r1, [pc, #20]	; (8002cb0 <Hw_ISR_UART2_Handler+0x30>)
 8002c9c:	694b      	ldr	r3, [r1, #20]
 8002c9e:	b113      	cbz	r3, 8002ca6 <Hw_ISR_UART2_Handler+0x26>
	{
		(*Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr)(UartData);	
 8002ca0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002ca4:	4798      	blx	r3
	} 
}
 8002ca6:	b003      	add	sp, #12
 8002ca8:	bd00      	pop	{pc}
 8002caa:	bf00      	nop
 8002cac:	08003039 	.word	0x08003039
 8002cb0:	2000109c 	.word	0x2000109c

08002cb4 <Hw_ISR_UART1_Handler>:


//-- UART1 ISR
//
void Hw_ISR_UART1_Handler(void)
{
 8002cb4:	b500      	push	{lr}
	u8 UartData;
				
	UartData = REG_USART1_DR;
 8002cb6:	f643 0304 	movw	r3, #14340	; 0x3804
 8002cba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002cbe:	6818      	ldr	r0, [r3, #0]


//-- UART1 ISR
//
void Hw_ISR_UART1_Handler(void)
{
 8002cc0:	b083      	sub	sp, #12
	u8 UartData;
				
	UartData = REG_USART1_DR;
 8002cc2:	a902      	add	r1, sp, #8
 8002cc4:	f801 0d01 	strb.w	r0, [r1, #-1]!
	
	Hw_Uart_Q_Push( 0, &UartData );
 8002cc8:	4a05      	ldr	r2, [pc, #20]	; (8002ce0 <Hw_ISR_UART1_Handler+0x2c>)
 8002cca:	2000      	movs	r0, #0
 8002ccc:	4790      	blx	r2

	if( Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr != NULL )
 8002cce:	4905      	ldr	r1, [pc, #20]	; (8002ce4 <Hw_ISR_UART1_Handler+0x30>)
 8002cd0:	688b      	ldr	r3, [r1, #8]
 8002cd2:	b113      	cbz	r3, 8002cda <Hw_ISR_UART1_Handler+0x26>
	{
		(*Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr)(UartData);	
 8002cd4:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002cd8:	4798      	blx	r3
	} 
}
 8002cda:	b003      	add	sp, #12
 8002cdc:	bd00      	pop	{pc}
 8002cde:	bf00      	nop
 8002ce0:	08003039 	.word	0x08003039
 8002ce4:	2000109c 	.word	0x2000109c

08002ce8 <Hw_Uart_Putch.part.0>:
void Hw_Uart_Putch( u8 Ch,  char Uart_PutData )
{
	switch( Ch )
	{
		case HW_UART_COM1:
		    while( !(REG_USART1_SR & 0x80) );
 8002ce8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002cec:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002cf0:	6813      	ldr	r3, [r2, #0]
 8002cf2:	061b      	lsls	r3, r3, #24
 8002cf4:	d5fc      	bpl.n	8002cf0 <Hw_Uart_Putch.part.0+0x8>
    		REG_USART1_DR = Uart_PutData;
 8002cf6:	f643 0104 	movw	r1, #14340	; 0x3804
 8002cfa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8002cfe:	6008      	str	r0, [r1, #0]
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop

08002d04 <Hw_Uart_Open_COM1>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM1( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
 8002d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr = ISR_FuncPtr;
	
	
	//-- Clock Enable
	//
	SET_BIT( REG_RCC_APB2ENR, 14 );		// USART1 Clock Enable
 8002d08:	f241 0618 	movw	r6, #4120	; 0x1018
 8002d0c:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8002d10:	6835      	ldr	r5, [r6, #0]
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM1( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	

	Hw_Uart_Ch[HW_UART_COM1].Baud 		 = BaudData;
 8002d12:	f241 039c 	movw	r3, #4252	; 0x109c
 8002d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
	//
	
	
	//-- USART1 
	//	
	REG_USART1_CR1  = 0 
 8002d1a:	f643 040c 	movw	r4, #14348	; 0x380c
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART1_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002d1e:	f643 0c10 	movw	ip, #14352	; 0x3810
	REG_USART1_CR3  = 0;
 8002d22:	f643 0e14 	movw	lr, #14356	; 0x3814
	
	
	//-- 115200bps   
	//
	REG_USART1_BRR  = 0
 8002d26:	f643 0708 	movw	r7, #14344	; 0x3808
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM1( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	

	Hw_Uart_Ch[HW_UART_COM1].Baud 		 = BaudData;
 8002d2a:	6058      	str	r0, [r3, #4]
	Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr = ISR_FuncPtr;
 8002d2c:	6099      	str	r1, [r3, #8]
	//
	
	
	//-- USART1 
	//	
	REG_USART1_CR1  = 0 
 8002d2e:	f2c4 0401 	movt	r4, #16385	; 0x4001
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART1_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002d32:	2200      	movs	r2, #0
	Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr = ISR_FuncPtr;
	
	
	//-- Clock Enable
	//
	SET_BIT( REG_RCC_APB2ENR, 14 );		// USART1 Clock Enable
 8002d34:	f445 4880 	orr.w	r8, r5, #16384	; 0x4000
	REG_USART1_CR1  = 0 
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART1_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002d38:	f2c4 0c01 	movt	ip, #16385	; 0x4001
	REG_USART1_CR3  = 0;
 8002d3c:	f2c4 0e01 	movt	lr, #16385	; 0x4001
	//
	
	
	//-- USART1 
	//	
	REG_USART1_CR1  = 0 
 8002d40:	200c      	movs	r0, #12
	REG_USART1_CR3  = 0;
	
	
	//-- 115200bps   
	//
	REG_USART1_BRR  = 0
 8002d42:	f240 2171 	movw	r1, #625	; 0x271
 8002d46:	f2c4 0701 	movt	r7, #16385	; 0x4001
					| (  1 << 0 );		// DIV Fraction
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 37/32 ), 37%32 );	// NVIC 37 USART1  
 8002d4a:	f24e 1504 	movw	r5, #57604	; 0xe104
	Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr = ISR_FuncPtr;
	
	
	//-- Clock Enable
	//
	SET_BIT( REG_RCC_APB2ENR, 14 );		// USART1 Clock Enable
 8002d4e:	f8c6 8000 	str.w	r8, [r6]
					| (  1 << 0 );		// DIV Fraction
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 37/32 ), 37%32 );	// NVIC 37 USART1  
 8002d52:	f2ce 0500 	movt	r5, #57344	; 0xe000
	//
	
	
	//-- USART1 
	//	
	REG_USART1_CR1  = 0 
 8002d56:	6020      	str	r0, [r4, #0]
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART1_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002d58:	f8cc 2000 	str.w	r2, [ip]
	REG_USART1_CR3  = 0;
 8002d5c:	f8ce 2000 	str.w	r2, [lr]
	
	
	//-- 115200bps   
	//
	REG_USART1_BRR  = 0
 8002d60:	6039      	str	r1, [r7, #0]
					| (  1 << 0 );		// DIV Fraction
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 37/32 ), 37%32 );	// NVIC 37 USART1  
 8002d62:	682b      	ldr	r3, [r5, #0]
 8002d64:	f043 0020 	orr.w	r0, r3, #32
 8002d68:	6028      	str	r0, [r5, #0]
	SET_BIT( REG_USART1_CR1, 5 );				// RX  
 8002d6a:	6821      	ldr	r1, [r4, #0]
	
	Hw_ISR_SetIRQFunc( 37, (u32)Hw_ISR_UART1_Handler, 0 );
 8002d6c:	f243 03c5 	movw	r3, #12485	; 0x30c5
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 37/32 ), 37%32 );	// NVIC 37 USART1  
	SET_BIT( REG_USART1_CR1, 5 );				// RX  
 8002d70:	f041 0020 	orr.w	r0, r1, #32
	
	Hw_ISR_SetIRQFunc( 37, (u32)Hw_ISR_UART1_Handler, 0 );
 8002d74:	f642 41b5 	movw	r1, #11445	; 0x2cb5
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 37/32 ), 37%32 );	// NVIC 37 USART1  
	SET_BIT( REG_USART1_CR1, 5 );				// RX  
 8002d78:	6020      	str	r0, [r4, #0]
	
	Hw_ISR_SetIRQFunc( 37, (u32)Hw_ISR_UART1_Handler, 0 );
 8002d7a:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002d7e:	2025      	movs	r0, #37	; 0x25
 8002d80:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d84:	4798      	blx	r3
	
	REG_USART1_CR1 |= ( 1 << 13 );	    // USART Enable
 8002d86:	6822      	ldr	r2, [r4, #0]
 8002d88:	f442 5100 	orr.w	r1, r2, #8192	; 0x2000
 8002d8c:	6021      	str	r1, [r4, #0]
 8002d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d92:	bf00      	nop

08002d94 <Hw_Uart_Open_COM2>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM2( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
 8002d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr = ISR_FuncPtr;
	
	
	//-- Clock Enable
	//
	SET_BIT( REG_RCC_APB1ENR, 17 );		// USART2 Clock Enable	PCLK2 = 72Mhz
 8002d96:	f241 041c 	movw	r4, #4124	; 0x101c
 8002d9a:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8002d9e:	6825      	ldr	r5, [r4, #0]
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM2( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	

	Hw_Uart_Ch[HW_UART_COM2].Baud 		 = BaudData;
 8002da0:	f241 029c 	movw	r2, #4252	; 0x109c
 8002da4:	f2c2 0200 	movt	r2, #8192	; 0x2000
	Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr = ISR_FuncPtr;
	
	
	//-- Clock Enable
	//
	SET_BIT( REG_RCC_APB1ENR, 17 );		// USART2 Clock Enable	PCLK2 = 72Mhz
 8002da8:	f445 3600 	orr.w	r6, r5, #131072	; 0x20000
	
	//-- I/O Port 
	//
	
	// PA2 - TX
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
 8002dac:	f44f 6300 	mov.w	r3, #2048	; 0x800
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM2( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	

	Hw_Uart_Ch[HW_UART_COM2].Baud 		 = BaudData;
 8002db0:	6110      	str	r0, [r2, #16]
	Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr = ISR_FuncPtr;
 8002db2:	6151      	str	r1, [r2, #20]
	
	//-- I/O Port 
	//
	
	// PA2 - TX
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
 8002db4:	f2c4 0301 	movt	r3, #16385	; 0x4001
	Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr = ISR_FuncPtr;
	
	
	//-- Clock Enable
	//
	SET_BIT( REG_RCC_APB1ENR, 17 );		// USART2 Clock Enable	PCLK2 = 72Mhz
 8002db8:	6026      	str	r6, [r4, #0]
	
	//-- I/O Port 
	//
	
	// PA2 - TX
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
 8002dba:	6818      	ldr	r0, [r3, #0]
	REG_GPIOA_CRL |=  (0x01 << (14));	// CNF    - Floating input	
	

	//-- USART2 
	//	
	REG_USART2_CR1  = 0 
 8002dbc:	f244 440c 	movw	r4, #17420	; 0x440c
	
	//-- I/O Port 
	//
	
	// PA2 - TX
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
 8002dc0:	f420 6170 	bic.w	r1, r0, #3840	; 0xf00
 8002dc4:	6019      	str	r1, [r3, #0]
	REG_GPIOA_CRL |=  (0x03 << ( 8));	// MODE   - Output mode, max speed 50Mhz
 8002dc6:	681f      	ldr	r7, [r3, #0]
	REG_GPIOA_CRL |=  (0x01 << (14));	// CNF    - Floating input	
	

	//-- USART2 
	//	
	REG_USART2_CR1  = 0 
 8002dc8:	f2c4 0400 	movt	r4, #16384	; 0x4000
	//-- I/O Port 
	//
	
	// PA2 - TX
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
	REG_GPIOA_CRL |=  (0x03 << ( 8));	// MODE   - Output mode, max speed 50Mhz
 8002dcc:	f447 7540 	orr.w	r5, r7, #768	; 0x300
 8002dd0:	601d      	str	r5, [r3, #0]
	REG_GPIOA_CRL |=  (0x02 << (10));	// CNF    - Alternate function output Push-pull
 8002dd2:	681a      	ldr	r2, [r3, #0]
	REG_USART2_CR1  = 0 
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART2_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002dd4:	f244 4610 	movw	r6, #17424	; 0x4410
	//
	
	// PA2 - TX
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
	REG_GPIOA_CRL |=  (0x03 << ( 8));	// MODE   - Output mode, max speed 50Mhz
	REG_GPIOA_CRL |=  (0x02 << (10));	// CNF    - Alternate function output Push-pull
 8002dd8:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
 8002ddc:	6018      	str	r0, [r3, #0]
										     	    	
	// PA3 - RX
	REG_GPIOA_CRL &= ~(0x0F << (12));	// Clear
 8002dde:	6819      	ldr	r1, [r3, #0]
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART2_CR2  = ( 0 << 12 );		// 1 stop bit	
	REG_USART2_CR3  = 0;
 8002de0:	f244 4514 	movw	r5, #17428	; 0x4414
	REG_GPIOA_CRL &= ~(0x0F << ( 8));	// Clear
	REG_GPIOA_CRL |=  (0x03 << ( 8));	// MODE   - Output mode, max speed 50Mhz
	REG_GPIOA_CRL |=  (0x02 << (10));	// CNF    - Alternate function output Push-pull
										     	    	
	// PA3 - RX
	REG_GPIOA_CRL &= ~(0x0F << (12));	// Clear
 8002de4:	f421 4770 	bic.w	r7, r1, #61440	; 0xf000
 8002de8:	601f      	str	r7, [r3, #0]
	REG_GPIOA_CRL |=  (0x00 << (12));	// MODE   - Input mode
 8002dea:	681a      	ldr	r2, [r3, #0]
	REG_USART2_CR3  = 0;
	
	
	//-- 115200bps   
	//
	REG_USART2_BRR  = 0
 8002dec:	f244 4008 	movw	r0, #17416	; 0x4408
	REG_GPIOA_CRL |=  (0x03 << ( 8));	// MODE   - Output mode, max speed 50Mhz
	REG_GPIOA_CRL |=  (0x02 << (10));	// CNF    - Alternate function output Push-pull
										     	    	
	// PA3 - RX
	REG_GPIOA_CRL &= ~(0x0F << (12));	// Clear
	REG_GPIOA_CRL |=  (0x00 << (12));	// MODE   - Input mode
 8002df0:	601a      	str	r2, [r3, #0]
	REG_GPIOA_CRL |=  (0x01 << (14));	// CNF    - Floating input	
 8002df2:	6819      	ldr	r1, [r3, #0]
	REG_USART2_CR1  = 0 
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART2_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002df4:	2200      	movs	r2, #0
	REG_GPIOA_CRL |=  (0x02 << (10));	// CNF    - Alternate function output Push-pull
										     	    	
	// PA3 - RX
	REG_GPIOA_CRL &= ~(0x0F << (12));	// Clear
	REG_GPIOA_CRL |=  (0x00 << (12));	// MODE   - Input mode
	REG_GPIOA_CRL |=  (0x01 << (14));	// CNF    - Floating input	
 8002df6:	f441 4780 	orr.w	r7, r1, #16384	; 0x4000
 8002dfa:	601f      	str	r7, [r3, #0]
	

	//-- USART2 
	//	
	REG_USART2_CR1  = 0 
 8002dfc:	230c      	movs	r3, #12
 8002dfe:	6023      	str	r3, [r4, #0]
	REG_USART2_CR3  = 0;
	
	
	//-- 115200bps   
	//
	REG_USART2_BRR  = 0
 8002e00:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e04:	f44f 739c 	mov.w	r3, #312	; 0x138
	REG_USART2_CR1  = 0 
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART2_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002e08:	f2c4 0600 	movt	r6, #16384	; 0x4000
	REG_USART2_CR3  = 0;
 8002e0c:	f2c4 0500 	movt	r5, #16384	; 0x4000
					| (  8 << 0 );		// DIV Fraction
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 38/32 ), 38%32 );	// NVIC 37 USART1  
 8002e10:	f24e 1104 	movw	r1, #57604	; 0xe104
	REG_USART2_CR1  = 0 
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART2_CR2  = ( 0 << 12 );		// 1 stop bit	
 8002e14:	6032      	str	r2, [r6, #0]
					| (  8 << 0 );		// DIV Fraction
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 38/32 ), 38%32 );	// NVIC 37 USART1  
 8002e16:	f2ce 0100 	movt	r1, #57344	; 0xe000
					| ( 0 << 12 )		// 1 Start bit, 8 Data bits, n Stop bit
					| ( 0 << 10 )		// Parity control disabled
					| ( 1 <<  3 )		// Transmitter Enable
					| ( 1 <<  2 );		// Receiver Enable					
	REG_USART2_CR2  = ( 0 << 12 );		// 1 stop bit	
	REG_USART2_CR3  = 0;
 8002e1a:	602a      	str	r2, [r5, #0]
	
	
	//-- 115200bps   
	//
	REG_USART2_BRR  = 0
 8002e1c:	6003      	str	r3, [r0, #0]
					| (  8 << 0 );		// DIV Fraction
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 38/32 ), 38%32 );	// NVIC 37 USART1  
 8002e1e:	6808      	ldr	r0, [r1, #0]
 8002e20:	f040 0340 	orr.w	r3, r0, #64	; 0x40
 8002e24:	600b      	str	r3, [r1, #0]
	SET_BIT( REG_USART2_CR1, 5 );				// RX  
 8002e26:	6821      	ldr	r1, [r4, #0]
	
	Hw_ISR_SetIRQFunc( 38, (u32)Hw_ISR_UART2_Handler, 0 );
 8002e28:	f243 03c5 	movw	r3, #12485	; 0x30c5
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 38/32 ), 38%32 );	// NVIC 37 USART1  
	SET_BIT( REG_USART2_CR1, 5 );				// RX  
 8002e2c:	f041 0020 	orr.w	r0, r1, #32
	
	Hw_ISR_SetIRQFunc( 38, (u32)Hw_ISR_UART2_Handler, 0 );
 8002e30:	f642 4181 	movw	r1, #11393	; 0x2c81
	

	//--  
	//
	SET_BIT( REG_NVIC_ISER( 38/32 ), 38%32 );	// NVIC 37 USART1  
	SET_BIT( REG_USART2_CR1, 5 );				// RX  
 8002e34:	6020      	str	r0, [r4, #0]
	
	Hw_ISR_SetIRQFunc( 38, (u32)Hw_ISR_UART2_Handler, 0 );
 8002e36:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002e3a:	2026      	movs	r0, #38	; 0x26
 8002e3c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e40:	4798      	blx	r3
	
	REG_USART2_CR1 |= ( 1 << 13 );	    // USART Enable
 8002e42:	6822      	ldr	r2, [r4, #0]
 8002e44:	f442 5100 	orr.w	r1, r2, #8192	; 0x2000
 8002e48:	6021      	str	r1, [r4, #0]
 8002e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e4c <Hw_Uart_Init>:
---------------------------------------------------------------------------*/
void Hw_Uart_Init( void )
{
	u32 i;
	
	Hw_Uart_Q_Init();
 8002e4c:	f243 0309 	movw	r3, #12297	; 0x3009
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Init( void )
{
 8002e50:	b510      	push	{r4, lr}
	u32 i;
	
	Hw_Uart_Q_Init();
 8002e52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e56:	4798      	blx	r3
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e58:	f241 039c 	movw	r3, #4252	; 0x109c
 8002e5c:	2400      	movs	r4, #0
 8002e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
void Hw_Uart_Open( u8 Ch, u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
	switch( Ch )
	{
		case HW_UART_COM1:
			Hw_Uart_Open_COM1( BaudData, ISR_FuncPtr );
 8002e62:	f642 5205 	movw	r2, #11525	; 0x2d05
 8002e66:	4621      	mov	r1, r4
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e68:	605c      	str	r4, [r3, #4]
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
 8002e6a:	609c      	str	r4, [r3, #8]
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e6c:	611c      	str	r4, [r3, #16]
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
 8002e6e:	615c      	str	r4, [r3, #20]
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e70:	61dc      	str	r4, [r3, #28]
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
 8002e72:	621c      	str	r4, [r3, #32]
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e74:	629c      	str	r4, [r3, #40]	; 0x28
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
 8002e76:	62dc      	str	r4, [r3, #44]	; 0x2c
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e78:	635c      	str	r4, [r3, #52]	; 0x34
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
 8002e7a:	639c      	str	r4, [r3, #56]	; 0x38
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
 8002e7c:	641c      	str	r4, [r3, #64]	; 0x40
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
 8002e7e:	645c      	str	r4, [r3, #68]	; 0x44
void Hw_Uart_Open( u8 Ch, u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
	switch( Ch )
	{
		case HW_UART_COM1:
			Hw_Uart_Open_COM1( BaudData, ISR_FuncPtr );
 8002e80:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8002e84:	f6c0 0200 	movt	r2, #2048	; 0x800
 8002e88:	4790      	blx	r2
			break;
			
		case HW_UART_COM2:
			Hw_Uart_Open_COM2( BaudData, ISR_FuncPtr );
 8002e8a:	f642 5395 	movw	r3, #11669	; 0x2d95
 8002e8e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8002e92:	4621      	mov	r1, r4
 8002e94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002e98:	4798      	blx	r3
 8002e9a:	bd10      	pop	{r4, pc}

08002e9c <Hw_Uart_SetReceiveFuncISR>:
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_SetReceiveFuncISR( u8 Ch, void (*ISR_FuncPtr)(char Ch) )
{
	if( Ch == HW_UART_VCOM )
 8002e9c:	2805      	cmp	r0, #5
			:        .
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_SetReceiveFuncISR( u8 Ch, void (*ISR_FuncPtr)(char Ch) )
{
 8002e9e:	b508      	push	{r3, lr}
	if( Ch == HW_UART_VCOM )
 8002ea0:	d006      	beq.n	8002eb0 <Hw_Uart_SetReceiveFuncISR+0x14>
	{
		Hw_VCom_SetReceiveFuncISR( ISR_FuncPtr );
	}
	else
	{
		Hw_Uart_Ch[Ch].ISR_FuncPtr = ISR_FuncPtr;			
 8002ea2:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <Hw_Uart_SetReceiveFuncISR+0x1c>)
 8002ea4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002ea8:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8002eac:	6091      	str	r1, [r2, #8]
 8002eae:	bd08      	pop	{r3, pc}
---------------------------------------------------------------------------*/
void Hw_Uart_SetReceiveFuncISR( u8 Ch, void (*ISR_FuncPtr)(char Ch) )
{
	if( Ch == HW_UART_VCOM )
	{
		Hw_VCom_SetReceiveFuncISR( ISR_FuncPtr );
 8002eb0:	4608      	mov	r0, r1
 8002eb2:	4902      	ldr	r1, [pc, #8]	; (8002ebc <Hw_Uart_SetReceiveFuncISR+0x20>)
 8002eb4:	4788      	blx	r1
 8002eb6:	bd08      	pop	{r3, pc}
 8002eb8:	2000109c 	.word	0x2000109c
 8002ebc:	08003571 	.word	0x08003571

08002ec0 <Hw_Uart_Putch>:
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_Putch( u8 Ch,  char Uart_PutData )
{
	switch( Ch )
 8002ec0:	2801      	cmp	r0, #1
			:    1 
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_Putch( u8 Ch,  char Uart_PutData )
{
 8002ec2:	b508      	push	{r3, lr}
	switch( Ch )
 8002ec4:	d00a      	beq.n	8002edc <Hw_Uart_Putch+0x1c>
 8002ec6:	d305      	bcc.n	8002ed4 <Hw_Uart_Putch+0x14>
 8002ec8:	2805      	cmp	r0, #5
 8002eca:	d102      	bne.n	8002ed2 <Hw_Uart_Putch+0x12>

		case HW_UART_COM5:
			break;		

		case HW_UART_VCOM:
			Hw_VCom_Putch( Uart_PutData );
 8002ecc:	4608      	mov	r0, r1
 8002ece:	4b0a      	ldr	r3, [pc, #40]	; (8002ef8 <Hw_Uart_Putch+0x38>)
 8002ed0:	4798      	blx	r3
 8002ed2:	bd08      	pop	{r3, pc}
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4909      	ldr	r1, [pc, #36]	; (8002efc <Hw_Uart_Putch+0x3c>)
 8002ed8:	4788      	blx	r1
 8002eda:	bd08      	pop	{r3, pc}
		    while( !(REG_USART1_SR & 0x80) );
    		REG_USART1_DR = Uart_PutData;
			break;
			
		case HW_UART_COM2:
		    while( !(REG_USART2_SR & 0x80) );
 8002edc:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8002ee0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002ee4:	6810      	ldr	r0, [r2, #0]
 8002ee6:	0600      	lsls	r0, r0, #24
 8002ee8:	d5fc      	bpl.n	8002ee4 <Hw_Uart_Putch+0x24>
    		REG_USART2_DR = Uart_PutData;
 8002eea:	f244 4304 	movw	r3, #17412	; 0x4404
 8002eee:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002ef2:	6019      	str	r1, [r3, #0]
			break;
 8002ef4:	bd08      	pop	{r3, pc}
 8002ef6:	bf00      	nop
 8002ef8:	08003561 	.word	0x08003561
 8002efc:	08002ce9 	.word	0x08002ce9

08002f00 <print_byte>:
#if HW_USE_USB_VCOM == 1
	if (c == '\n') Hw_VCom_Putch('\r');
    
    Hw_VCom_Putch(c);
#else	
	if (c == '\n') Hw_Uart_Putch(HW_USE_UART_CH_MENU, '\r');
 8002f00:	280a      	cmp	r0, #10


//------------------------------- printf  --------------------------------
//
void print_byte(unsigned int c)
{
 8002f02:	b538      	push	{r3, r4, r5, lr}
 8002f04:	4604      	mov	r4, r0
#if HW_USE_USB_VCOM == 1
	if (c == '\n') Hw_VCom_Putch('\r');
    
    Hw_VCom_Putch(c);
#else	
	if (c == '\n') Hw_Uart_Putch(HW_USE_UART_CH_MENU, '\r');
 8002f06:	d003      	beq.n	8002f10 <print_byte+0x10>
 8002f08:	4d03      	ldr	r5, [pc, #12]	; (8002f18 <print_byte+0x18>)
 8002f0a:	b2e0      	uxtb	r0, r4
 8002f0c:	47a8      	blx	r5
 8002f0e:	bd38      	pop	{r3, r4, r5, pc}
 8002f10:	200d      	movs	r0, #13
 8002f12:	4d01      	ldr	r5, [pc, #4]	; (8002f18 <print_byte+0x18>)
 8002f14:	47a8      	blx	r5
 8002f16:	e7f8      	b.n	8002f0a <print_byte+0xa>
 8002f18:	08002ce9 	.word	0x08002ce9

08002f1c <Hw_PLL_Init>:
{
	
#if	CLOCK_EXT == 1
	//-- PLL  72Mhz 
	//
	REG_RCC_CFGR &= ~(0xF<<18 | 0x1<<17 | 0x1<<16 | 0xF<<4);
 8002f1c:	f241 0304 	movw	r3, #4100	; 0x1004
 8002f20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002f24:	681a      	ldr	r2, [r3, #0]
	REG_RCC_CFGR |=  (0x7<<18 | 0x1<<16);			// 8MHz
    REG_RCC_CR   |=  0x01 << 24;                    // PLLON
 8002f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
{
	
#if	CLOCK_EXT == 1
	//-- PLL  72Mhz 
	//
	REG_RCC_CFGR &= ~(0xF<<18 | 0x1<<17 | 0x1<<16 | 0xF<<4);
 8002f2a:	f422 107c 	bic.w	r0, r2, #4128768	; 0x3f0000
 8002f2e:	f020 02f0 	bic.w	r2, r0, #240	; 0xf0
 8002f32:	601a      	str	r2, [r3, #0]
	REG_RCC_CFGR |=  (0x7<<18 | 0x1<<16);			// 8MHz
 8002f34:	6818      	ldr	r0, [r3, #0]
    REG_RCC_CR   |=  0x01 << 24;                    // PLLON
 8002f36:	f2c4 0102 	movt	r1, #16386	; 0x4002
	
#if	CLOCK_EXT == 1
	//-- PLL  72Mhz 
	//
	REG_RCC_CFGR &= ~(0xF<<18 | 0x1<<17 | 0x1<<16 | 0xF<<4);
	REG_RCC_CFGR |=  (0x7<<18 | 0x1<<16);			// 8MHz
 8002f3a:	f440 12e8 	orr.w	r2, r0, #1900544	; 0x1d0000
 8002f3e:	601a      	str	r2, [r3, #0]
    REG_RCC_CR   |=  0x01 << 24;                    // PLLON
 8002f40:	680b      	ldr	r3, [r1, #0]

	while( (REG_RCC_CR & (1<<25)) == 0 );			// PLLRDY
 8002f42:	4608      	mov	r0, r1
#if	CLOCK_EXT == 1
	//-- PLL  72Mhz 
	//
	REG_RCC_CFGR &= ~(0xF<<18 | 0x1<<17 | 0x1<<16 | 0xF<<4);
	REG_RCC_CFGR |=  (0x7<<18 | 0x1<<16);			// 8MHz
    REG_RCC_CR   |=  0x01 << 24;                    // PLLON
 8002f44:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002f48:	600a      	str	r2, [r1, #0]

	while( (REG_RCC_CR & (1<<25)) == 0 );			// PLLRDY
 8002f4a:	6801      	ldr	r1, [r0, #0]
 8002f4c:	018b      	lsls	r3, r1, #6
 8002f4e:	d5fc      	bpl.n	8002f4a <Hw_PLL_Init+0x2e>
    /////Bits 1:0 SW : System clock switch
    //00: HSI selected as system clock
    //01: HSE selected as system clock
    //10: PLL selected as system clock   <----------------- 
    //11: not allowed
	REG_RCC_CFGR &= ~0x3;
 8002f50:	f241 0304 	movw	r3, #4100	; 0x1004
 8002f54:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002f58:	6818      	ldr	r0, [r3, #0]
	//
	REG_RCC_CFGR &= ~(0x7<<11);
	REG_RCC_CFGR |=  (0x0<<11);

    
    while( (REG_RCC_CFGR & 0xC) != 0x08 );
 8002f5a:	461a      	mov	r2, r3
    /////Bits 1:0 SW : System clock switch
    //00: HSI selected as system clock
    //01: HSE selected as system clock
    //10: PLL selected as system clock   <----------------- 
    //11: not allowed
	REG_RCC_CFGR &= ~0x3;
 8002f5c:	f020 0103 	bic.w	r1, r0, #3
 8002f60:	6019      	str	r1, [r3, #0]
	REG_RCC_CFGR |=  0x2;
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	f040 0102 	orr.w	r1, r0, #2
 8002f68:	6019      	str	r1, [r3, #0]

	// USB 72M * 2 / 3 = 48Mhz
	//
	CLR_BIT( REG_RCC_CFGR, 22 );
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	f420 0180 	bic.w	r1, r0, #4194304	; 0x400000
 8002f70:	6019      	str	r1, [r3, #0]

	// APB1 - PCLK1 36Mhz
	//
	REG_RCC_CFGR &= ~(0x7<<8);
 8002f72:	6818      	ldr	r0, [r3, #0]
 8002f74:	f420 61e0 	bic.w	r1, r0, #1792	; 0x700
 8002f78:	6019      	str	r1, [r3, #0]
	REG_RCC_CFGR |=  (0x4<<8);
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	f440 6180 	orr.w	r1, r0, #1024	; 0x400
 8002f80:	6019      	str	r1, [r3, #0]
	
	// APB2 - PCLK2 72Mhz
	//
	REG_RCC_CFGR &= ~(0x7<<11);
 8002f82:	6818      	ldr	r0, [r3, #0]
 8002f84:	f420 5160 	bic.w	r1, r0, #14336	; 0x3800
 8002f88:	6019      	str	r1, [r3, #0]
	REG_RCC_CFGR |=  (0x0<<11);
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	6018      	str	r0, [r3, #0]

    
    while( (REG_RCC_CFGR & 0xC) != 0x08 );
 8002f8e:	6813      	ldr	r3, [r2, #0]
 8002f90:	f003 010c 	and.w	r1, r3, #12
 8002f94:	2908      	cmp	r1, #8
 8002f96:	d1fa      	bne.n	8002f8e <Hw_PLL_Init+0x72>
    
    //APB2  UART   Clock  
    //UART   GPIO Alternation Function IO   
	REG_RCC_APB2ENR |= 0  |
 8002f98:	f241 0018 	movw	r0, #4120	; 0x1018
 8002f9c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002fa0:	6802      	ldr	r2, [r0, #0]
 8002fa2:	f442 4380 	orr.w	r3, r2, #16384	; 0x4000
 8002fa6:	f043 011d 	orr.w	r1, r3, #29
 8002faa:	6001      	str	r1, [r0, #0]
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop

08002fb0 <Hw_Led_Init>:
{
	u32 PinNum;

	//-- JTAG  Disable PB3,4 GPIO .(    )
	//
	REG_AFIO_MAPR &= ~(0x07 << 24);
 8002fb0:	2204      	movs	r2, #4
 8002fb2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002fb6:	6811      	ldr	r1, [r2, #0]
	REG_AFIO_MAPR |=  (0x04 << 24);
	
	PinNum = 3;
	REG_GPIOB_CRL &= ~(0x0F << (PinNum*4+0));	// Clear
 8002fb8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
{
	u32 PinNum;

	//-- JTAG  Disable PB3,4 GPIO .(    )
	//
	REG_AFIO_MAPR &= ~(0x07 << 24);
 8002fbc:	f021 60e0 	bic.w	r0, r1, #117440512	; 0x7000000
 8002fc0:	6010      	str	r0, [r2, #0]
	REG_AFIO_MAPR |=  (0x04 << 24);
 8002fc2:	6811      	ldr	r1, [r2, #0]
	
	PinNum = 3;
	REG_GPIOB_CRL &= ~(0x0F << (PinNum*4+0));	// Clear
 8002fc4:	f2c4 0301 	movt	r3, #16385	; 0x4001
	u32 PinNum;

	//-- JTAG  Disable PB3,4 GPIO .(    )
	//
	REG_AFIO_MAPR &= ~(0x07 << 24);
	REG_AFIO_MAPR |=  (0x04 << 24);
 8002fc8:	f041 6080 	orr.w	r0, r1, #67108864	; 0x4000000
 8002fcc:	6010      	str	r0, [r2, #0]
	
	PinNum = 3;
	REG_GPIOB_CRL &= ~(0x0F << (PinNum*4+0));	// Clear
 8002fce:	6819      	ldr	r1, [r3, #0]
void Hw_Led_Off( u8 Ch )
{
	switch( Ch )
	{
		case 0:
			SET_BIT( REG_GPIOB_ODR, 3 );
 8002fd0:	f640 420c 	movw	r2, #3084	; 0xc0c
	//
	REG_AFIO_MAPR &= ~(0x07 << 24);
	REG_AFIO_MAPR |=  (0x04 << 24);
	
	PinNum = 3;
	REG_GPIOB_CRL &= ~(0x0F << (PinNum*4+0));	// Clear
 8002fd4:	f421 4070 	bic.w	r0, r1, #61440	; 0xf000
 8002fd8:	6018      	str	r0, [r3, #0]
	REG_GPIOB_CRL |=  (0x03 << (PinNum*4+0));	// MODE, PB.3 Output mode, max speed 50Mhz
 8002fda:	6819      	ldr	r1, [r3, #0]
void Hw_Led_Off( u8 Ch )
{
	switch( Ch )
	{
		case 0:
			SET_BIT( REG_GPIOB_ODR, 3 );
 8002fdc:	f2c4 0201 	movt	r2, #16385	; 0x4001
	REG_AFIO_MAPR &= ~(0x07 << 24);
	REG_AFIO_MAPR |=  (0x04 << 24);
	
	PinNum = 3;
	REG_GPIOB_CRL &= ~(0x0F << (PinNum*4+0));	// Clear
	REG_GPIOB_CRL |=  (0x03 << (PinNum*4+0));	// MODE, PB.3 Output mode, max speed 50Mhz
 8002fe0:	f441 5040 	orr.w	r0, r1, #12288	; 0x3000
 8002fe4:	6018      	str	r0, [r3, #0]
	REG_GPIOB_CRL |=  (0x00 << (PinNum*4+2));	// CNF,  PB.3 General purpose output push-pul
 8002fe6:	6819      	ldr	r1, [r3, #0]
 8002fe8:	6019      	str	r1, [r3, #0]
void Hw_Led_Off( u8 Ch )
{
	switch( Ch )
	{
		case 0:
			SET_BIT( REG_GPIOB_ODR, 3 );
 8002fea:	6813      	ldr	r3, [r2, #0]
 8002fec:	f043 0008 	orr.w	r0, r3, #8
 8002ff0:	6010      	str	r0, [r2, #0]
 8002ff2:	4770      	bx	lr

08002ff4 <Hw_Led_Toggle>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Led_Toggle( u8 Ch )
{
	switch( Ch )
 8002ff4:	b938      	cbnz	r0, 8003006 <Hw_Led_Toggle+0x12>
	{
		case 0:
			TGL_BIT( REG_GPIOB_ODR, 3 );
 8002ff6:	f640 430c 	movw	r3, #3084	; 0xc0c
 8002ffa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	f082 0008 	eor.w	r0, r2, #8
 8003004:	6018      	str	r0, [r3, #0]
 8003006:	4770      	bx	lr

08003008 <Hw_Uart_Q_Init>:
{
	u8 i;

	for( i=0; i<HW_UART_Q_CH_MAX; i++ )
	{
		Hw_Uart_Q_Start[i] = Hw_Uart_Q_End[i] = 0;
 8003008:	f241 11dc 	movw	r1, #4572	; 0x11dc
 800300c:	f241 12ec 	movw	r2, #4588	; 0x11ec
 8003010:	2300      	movs	r3, #0
 8003012:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003016:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800301a:	800b      	strh	r3, [r1, #0]
 800301c:	8013      	strh	r3, [r2, #0]
 800301e:	804b      	strh	r3, [r1, #2]
 8003020:	8053      	strh	r3, [r2, #2]
 8003022:	808b      	strh	r3, [r1, #4]
 8003024:	8093      	strh	r3, [r2, #4]
 8003026:	80cb      	strh	r3, [r1, #6]
 8003028:	80d3      	strh	r3, [r2, #6]
 800302a:	810b      	strh	r3, [r1, #8]
 800302c:	8113      	strh	r3, [r2, #8]
 800302e:	814b      	strh	r3, [r1, #10]
 8003030:	8153      	strh	r3, [r2, #10]
 8003032:	818b      	strh	r3, [r1, #12]
 8003034:	8193      	strh	r3, [r2, #12]
 8003036:	4770      	bx	lr

08003038 <Hw_Uart_Q_Push>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 HW_UART_Q_SIZE( u8 Ch )
{
	return (Hw_Uart_Q_Start[Ch] - Hw_Uart_Q_End[Ch] + HW_UART_Q_BUFFER_MAX) % HW_UART_Q_BUFFER_MAX;
 8003038:	4a1a      	ldr	r2, [pc, #104]	; (80030a4 <Hw_Uart_Q_Push+0x6c>)
 800303a:	4b1b      	ldr	r3, [pc, #108]	; (80030a8 <Hw_Uart_Q_Push+0x70>)
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{
 800303c:	b4f0      	push	{r4, r5, r6, r7}
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 HW_UART_Q_SIZE( u8 Ch )
{
	return (Hw_Uart_Q_Start[Ch] - Hw_Uart_Q_End[Ch] + HW_UART_Q_BUFFER_MAX) % HW_UART_Q_BUFFER_MAX;
 800303e:	f832 5010 	ldrh.w	r5, [r2, r0, lsl #1]
 8003042:	f933 6010 	ldrsh.w	r6, [r3, r0, lsl #1]
 8003046:	b22c      	sxth	r4, r5
 8003048:	231f      	movs	r3, #31
 800304a:	1ba6      	subs	r6, r4, r6
 800304c:	3620      	adds	r6, #32
 800304e:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003052:	4033      	ands	r3, r6
 8003054:	2b00      	cmp	r3, #0
 8003056:	db18      	blt.n	800308a <Hw_Uart_Q_Push+0x52>
     RET     : void
---------------------------------------------------------------------------*/
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{

	if (HW_UART_Q_SIZE(Ch) == (HW_UART_Q_BUFFER_MAX-1)) return FALSE;
 8003058:	2b1f      	cmp	r3, #31
 800305a:	d01c      	beq.n	8003096 <Hw_Uart_Q_Push+0x5e>

	Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_Start[Ch]++]  = *PushData;
 800305c:	3501      	adds	r5, #1
 800305e:	b2ad      	uxth	r5, r5
	Hw_Uart_Q_Start[Ch] 						%= HW_UART_Q_BUFFER_MAX;
 8003060:	231f      	movs	r3, #31
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{

	if (HW_UART_Q_SIZE(Ch) == (HW_UART_Q_BUFFER_MAX-1)) return FALSE;

	Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_Start[Ch]++]  = *PushData;
 8003062:	780e      	ldrb	r6, [r1, #0]
	Hw_Uart_Q_Start[Ch] 						%= HW_UART_Q_BUFFER_MAX;
 8003064:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003068:	b229      	sxth	r1, r5
 800306a:	400b      	ands	r3, r1
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{

	if (HW_UART_Q_SIZE(Ch) == (HW_UART_Q_BUFFER_MAX-1)) return FALSE;

	Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_Start[Ch]++]  = *PushData;
 800306c:	eb00 1740 	add.w	r7, r0, r0, lsl #5
 8003070:	490e      	ldr	r1, [pc, #56]	; (80030ac <Hw_Uart_Q_Push+0x74>)
 8003072:	193c      	adds	r4, r7, r4
	Hw_Uart_Q_Start[Ch] 						%= HW_UART_Q_BUFFER_MAX;
 8003074:	2b00      	cmp	r3, #0
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{

	if (HW_UART_Q_SIZE(Ch) == (HW_UART_Q_BUFFER_MAX-1)) return FALSE;

	Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_Start[Ch]++]  = *PushData;
 8003076:	550e      	strb	r6, [r1, r4]
 8003078:	f822 5010 	strh.w	r5, [r2, r0, lsl #1]
	Hw_Uart_Q_Start[Ch] 						%= HW_UART_Q_BUFFER_MAX;
 800307c:	db0d      	blt.n	800309a <Hw_Uart_Q_Push+0x62>
 800307e:	4909      	ldr	r1, [pc, #36]	; (80030a4 <Hw_Uart_Q_Push+0x6c>)
 8003080:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]

	return TRUE;
 8003084:	2001      	movs	r0, #1
}
 8003086:	bcf0      	pop	{r4, r5, r6, r7}
 8003088:	4770      	bx	lr
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 HW_UART_Q_SIZE( u8 Ch )
{
	return (Hw_Uart_Q_Start[Ch] - Hw_Uart_Q_End[Ch] + HW_UART_Q_BUFFER_MAX) % HW_UART_Q_BUFFER_MAX;
 800308a:	3b01      	subs	r3, #1
 800308c:	f063 031f 	orn	r3, r3, #31
 8003090:	3301      	adds	r3, #1
     RET     : void
---------------------------------------------------------------------------*/
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{

	if (HW_UART_Q_SIZE(Ch) == (HW_UART_Q_BUFFER_MAX-1)) return FALSE;
 8003092:	2b1f      	cmp	r3, #31
 8003094:	d1e2      	bne.n	800305c <Hw_Uart_Q_Push+0x24>
 8003096:	2000      	movs	r0, #0
 8003098:	e7f5      	b.n	8003086 <Hw_Uart_Q_Push+0x4e>

	Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_Start[Ch]++]  = *PushData;
	Hw_Uart_Q_Start[Ch] 						%= HW_UART_Q_BUFFER_MAX;
 800309a:	1e5a      	subs	r2, r3, #1
 800309c:	f062 031f 	orn	r3, r2, #31
 80030a0:	3301      	adds	r3, #1
 80030a2:	e7ec      	b.n	800307e <Hw_Uart_Q_Push+0x46>
 80030a4:	200011ec 	.word	0x200011ec
 80030a8:	200011dc 	.word	0x200011dc
 80030ac:	200010e4 	.word	0x200010e4

080030b0 <Hw_ISR_Init>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_ISR_Init( void )
{
	REG_SCB_VTOR = (u32)Hw_ISR_VectorTable;
 80030b0:	f241 2300 	movw	r3, #4608	; 0x1200
 80030b4:	f64e 5208 	movw	r2, #60680	; 0xed08
 80030b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030bc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80030c0:	6013      	str	r3, [r2, #0]
 80030c2:	4770      	bx	lr

080030c4 <Hw_ISR_SetIRQFunc>:
---------------------------------------------------------------------------*/
void Hw_ISR_SetIRQFunc( u8 ISR_Num, u32 FuncAddress, u8 ISR_Priority )
{	
	u32 ISR_StartOffset = 16;
	
	Hw_ISR_VectorTable[ ISR_StartOffset + ISR_Num ] = FuncAddress;	
 80030c4:	f241 2300 	movw	r3, #4608	; 0x1200
 80030c8:	3010      	adds	r0, #16
 80030ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030ce:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 80030d2:	4770      	bx	lr

080030d4 <Hw_ISR_SetIRQFuncByAddr>:
---------------------------------------------------------------------------*/
void Hw_ISR_SetIRQFuncByAddr( u32 ISR_Addr, u32 FuncAddress, u8 ISR_Priority )
{	
	u32 ISR_StartOffset = ISR_Addr/4;
	
	Hw_ISR_VectorTable[ ISR_StartOffset ] = FuncAddress;	
 80030d4:	f241 2300 	movw	r3, #4608	; 0x1200
     			u8  ISR_Priority :  (  )
     RET     : void
---------------------------------------------------------------------------*/
void Hw_ISR_SetIRQFuncByAddr( u32 ISR_Addr, u32 FuncAddress, u8 ISR_Priority )
{	
	u32 ISR_StartOffset = ISR_Addr/4;
 80030d8:	0880      	lsrs	r0, r0, #2
	
	Hw_ISR_VectorTable[ ISR_StartOffset ] = FuncAddress;	
 80030da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030de:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 80030e2:	4770      	bx	lr

080030e4 <Hw_Timer_SetupISR>:
     	 	 	  H/W   .
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_SetupISR( void )
{	
 80030e4:	b508      	push	{r3, lr}
	Hw_ISR_SetIRQFuncByAddr( 0x003C, (u32)Hw_Timer_ISR, 0 );	
 80030e6:	f243 41c9 	movw	r1, #13513	; 0x34c9
 80030ea:	f243 03d5 	movw	r3, #12501	; 0x30d5
 80030ee:	203c      	movs	r0, #60	; 0x3c
 80030f0:	f6c0 0100 	movt	r1, #2048	; 0x800
 80030f4:	2200      	movs	r2, #0
 80030f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030fa:	4798      	blx	r3
 80030fc:	bd08      	pop	{r3, pc}
 80030fe:	bf00      	nop

08003100 <Hw_Timer_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_Init( void )
{
 8003100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u8 i;
	static u8 Excute = 0;

	
	if( Excute == 1 ) return;  //    .
 8003104:	4d4c      	ldr	r5, [pc, #304]	; (8003238 <Hw_Timer_Init+0x138>)
 8003106:	782b      	ldrb	r3, [r5, #0]
 8003108:	2b01      	cmp	r3, #1
 800310a:	f000 8093 	beq.w	8003234 <Hw_Timer_Init+0x134>
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 800310e:	484b      	ldr	r0, [pc, #300]	; (800323c <Hw_Timer_Init+0x13c>)
 8003110:	2400      	movs	r4, #0
 8003112:	7004      	strb	r4, [r0, #0]
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003114:	8044      	strh	r4, [r0, #2]
		Timer_Tbl[i].Timer_Init = 0;
 8003116:	8084      	strh	r4, [r0, #4]
		Timer_Tbl[i].TmrFnct    = NULL;
 8003118:	6084      	str	r4, [r0, #8]
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 800311a:	7404      	strb	r4, [r0, #16]
		Timer_Tbl[i].Timer_Ctn  = 0;
 800311c:	8244      	strh	r4, [r0, #18]
		Timer_Tbl[i].Timer_Init = 0;
 800311e:	8284      	strh	r4, [r0, #20]
		Timer_Tbl[i].TmrFnct    = NULL;
 8003120:	6184      	str	r4, [r0, #24]
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 8003122:	f880 4020 	strb.w	r4, [r0, #32]
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003126:	8444      	strh	r4, [r0, #34]	; 0x22
		Timer_Tbl[i].Timer_Init = 0;
 8003128:	8484      	strh	r4, [r0, #36]	; 0x24
		Timer_Tbl[i].TmrFnct    = NULL;
 800312a:	6284      	str	r4, [r0, #40]	; 0x28
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 800312c:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003130:	8644      	strh	r4, [r0, #50]	; 0x32
		Timer_Tbl[i].Timer_Init = 0;
 8003132:	8684      	strh	r4, [r0, #52]	; 0x34
		Timer_Tbl[i].TmrFnct    = NULL;
 8003134:	6384      	str	r4, [r0, #56]	; 0x38
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 8003136:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
		Timer_Tbl[i].Timer_Ctn  = 0;
 800313a:	f8a0 4042 	strh.w	r4, [r0, #66]	; 0x42
		Timer_Tbl[i].Timer_Init = 0;
 800313e:	f8a0 4044 	strh.w	r4, [r0, #68]	; 0x44
		Timer_Tbl[i].TmrFnct    = NULL;
 8003142:	6484      	str	r4, [r0, #72]	; 0x48
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 8003144:	f880 4050 	strb.w	r4, [r0, #80]	; 0x50
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003148:	f8a0 4052 	strh.w	r4, [r0, #82]	; 0x52
		Timer_Tbl[i].Timer_Init = 0;
 800314c:	f8a0 4054 	strh.w	r4, [r0, #84]	; 0x54
		Timer_Tbl[i].TmrFnct    = NULL;
 8003150:	6584      	str	r4, [r0, #88]	; 0x58
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 8003152:	f880 4060 	strb.w	r4, [r0, #96]	; 0x60
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003156:	f8a0 4062 	strh.w	r4, [r0, #98]	; 0x62
		Timer_Tbl[i].Timer_Init = 0;
 800315a:	f8a0 4064 	strh.w	r4, [r0, #100]	; 0x64
		Timer_Tbl[i].TmrFnct    = NULL;
 800315e:	6684      	str	r4, [r0, #104]	; 0x68
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 8003160:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003164:	f8a0 4072 	strh.w	r4, [r0, #114]	; 0x72
		Timer_Tbl[i].Timer_Init = 0;
 8003168:	f8a0 4074 	strh.w	r4, [r0, #116]	; 0x74
		Timer_Tbl[i].TmrFnct    = NULL;
 800316c:	6784      	str	r4, [r0, #120]	; 0x78
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 800316e:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
		Timer_Tbl[i].Timer_Init = 0;
		Timer_Tbl[i].TmrFnct    = NULL;
	}	                   
	
	
	Hw_Timer_SetupISR();
 8003172:	4933      	ldr	r1, [pc, #204]	; (8003240 <Hw_Timer_Init+0x140>)
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003174:	f8a0 4082 	strh.w	r4, [r0, #130]	; 0x82
		Timer_Tbl[i].Timer_Init = 0;
 8003178:	f8a0 4084 	strh.w	r4, [r0, #132]	; 0x84
		Timer_Tbl[i].TmrFnct    = NULL;
 800317c:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
	
	
	//  
	for(i=0; i<TIMER_MAX; i++)
	{
		Timer_Tbl[i].Timer_En   = OFF;
 8003180:	f880 4090 	strb.w	r4, [r0, #144]	; 0x90
		Timer_Tbl[i].Timer_Ctn  = 0;
 8003184:	f8a0 4092 	strh.w	r4, [r0, #146]	; 0x92
		Timer_Tbl[i].Timer_Init = 0;
 8003188:	f8a0 4094 	strh.w	r4, [r0, #148]	; 0x94
		Timer_Tbl[i].TmrFnct    = NULL;
 800318c:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	}	                   
	
	
	Hw_Timer_SetupISR();
 8003190:	4788      	blx	r1
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_Setup( void )
{

	REG_STK_LOAD = 72000 - 1;	// 72000000 / 72000 = 1000us = 1ms
 8003192:	f24e 0614 	movw	r6, #57364	; 0xe014
 8003196:	f641 173f 	movw	r7, #6463	; 0x193f
	
	REG_STK_VAL  = 0;	
 800319a:	f24e 0018 	movw	r0, #57368	; 0xe018
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_Setup( void )
{

	REG_STK_LOAD = 72000 - 1;	// 72000000 / 72000 = 1000us = 1ms
 800319e:	f2ce 0600 	movt	r6, #57344	; 0xe000
 80031a2:	f2c0 0701 	movt	r7, #1
	
	REG_STK_VAL  = 0;	
 80031a6:	f2ce 0000 	movt	r0, #57344	; 0xe000
	
	SET_BIT( REG_STK_CTRL, 2 );	// CLKSOURCE = Processor Clock 72Mhz		
 80031aa:	f24e 0310 	movw	r3, #57360	; 0xe010
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_Setup( void )
{

	REG_STK_LOAD = 72000 - 1;	// 72000000 / 72000 = 1000us = 1ms
 80031ae:	6037      	str	r7, [r6, #0]
	
	REG_STK_VAL  = 0;	
	
	SET_BIT( REG_STK_CTRL, 2 );	// CLKSOURCE = Processor Clock 72Mhz		
 80031b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
void Hw_Timer_Setup( void )
{

	REG_STK_LOAD = 72000 - 1;	// 72000000 / 72000 = 1000us = 1ms
	
	REG_STK_VAL  = 0;	
 80031b4:	6004      	str	r4, [r0, #0]
	
	SET_BIT( REG_STK_CTRL, 2 );	// CLKSOURCE = Processor Clock 72Mhz		
 80031b6:	6819      	ldr	r1, [r3, #0]
void Hw_Timer_MeasureSetup( void )
{
	
	//--  1us    
	//
	SET_BIT( REG_RCC_APB2ENR, 11 );		// TIM1 Clock Enable APB1*2 = 72Mhz
 80031b8:	f241 0218 	movw	r2, #4120	; 0x1018

	REG_STK_LOAD = 72000 - 1;	// 72000000 / 72000 = 1000us = 1ms
	
	REG_STK_VAL  = 0;	
	
	SET_BIT( REG_STK_CTRL, 2 );	// CLKSOURCE = Processor Clock 72Mhz		
 80031bc:	f041 0604 	orr.w	r6, r1, #4
 80031c0:	601e      	str	r6, [r3, #0]
	SET_BIT( REG_STK_CTRL, 1 );	//  		
 80031c2:	681f      	ldr	r7, [r3, #0]
void Hw_Timer_MeasureSetup( void )
{
	
	//--  1us    
	//
	SET_BIT( REG_RCC_APB2ENR, 11 );		// TIM1 Clock Enable APB1*2 = 72Mhz
 80031c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
	REG_STK_LOAD = 72000 - 1;	// 72000000 / 72000 = 1000us = 1ms
	
	REG_STK_VAL  = 0;	
	
	SET_BIT( REG_STK_CTRL, 2 );	// CLKSOURCE = Processor Clock 72Mhz		
	SET_BIT( REG_STK_CTRL, 1 );	//  		
 80031c8:	f047 0002 	orr.w	r0, r7, #2
 80031cc:	6018      	str	r0, [r3, #0]
	SET_BIT( REG_STK_CTRL, 0 );	// Counter Enable
 80031ce:	6819      	ldr	r1, [r3, #0]
	
	//--  1us    
	//
	SET_BIT( REG_RCC_APB2ENR, 11 );		// TIM1 Clock Enable APB1*2 = 72Mhz

	REG_TIM1_PSC = (72)-1; 				// 72Mhz/(72) = 1Mhz
 80031d0:	f642 4c28 	movw	ip, #11304	; 0x2c28
	
	REG_STK_VAL  = 0;	
	
	SET_BIT( REG_STK_CTRL, 2 );	// CLKSOURCE = Processor Clock 72Mhz		
	SET_BIT( REG_STK_CTRL, 1 );	//  		
	SET_BIT( REG_STK_CTRL, 0 );	// Counter Enable
 80031d4:	f041 0601 	orr.w	r6, r1, #1
 80031d8:	601e      	str	r6, [r3, #0]
void Hw_Timer_MeasureSetup( void )
{
	
	//--  1us    
	//
	SET_BIT( REG_RCC_APB2ENR, 11 );		// TIM1 Clock Enable APB1*2 = 72Mhz
 80031da:	f8d2 8000 	ldr.w	r8, [r2]

	REG_TIM1_PSC = (72)-1; 				// 72Mhz/(72) = 1Mhz


	REG_TIM1_CR1   = ( 1<< 7 );			// TIMx_ARR register is buffered 
 80031de:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
void Hw_Timer_MeasureSetup( void )
{
	
	//--  1us    
	//
	SET_BIT( REG_RCC_APB2ENR, 11 );		// TIM1 Clock Enable APB1*2 = 72Mhz
 80031e2:	f448 6800 	orr.w	r8, r8, #2048	; 0x800
 80031e6:	f8c2 8000 	str.w	r8, [r2]

	REG_TIM1_PSC = (72)-1; 				// 72Mhz/(72) = 1Mhz
 80031ea:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 80031ee:	2247      	movs	r2, #71	; 0x47
 80031f0:	f8cc 2000 	str.w	r2, [ip]


	REG_TIM1_CR1   = ( 1<< 7 );			// TIMx_ARR register is buffered 
 80031f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80031f8:	2280      	movs	r2, #128	; 0x80
	REG_TIM1_CR2   = 0;					
 80031fa:	f642 4704 	movw	r7, #11268	; 0x2c04
	REG_TIM1_CCMR2 = 0; 
 80031fe:	f642 461c 	movw	r6, #11292	; 0x2c1c
	
	REG_TIM1_ARR   = 0xFFFF; 	
 8003202:	f642 402c 	movw	r0, #11308	; 0x2c2c

	REG_TIM1_CCER  = 0;	
 8003206:	f642 4120 	movw	r1, #11296	; 0x2c20
	SET_BIT( REG_RCC_APB2ENR, 11 );		// TIM1 Clock Enable APB1*2 = 72Mhz

	REG_TIM1_PSC = (72)-1; 				// 72Mhz/(72) = 1Mhz


	REG_TIM1_CR1   = ( 1<< 7 );			// TIMx_ARR register is buffered 
 800320a:	601a      	str	r2, [r3, #0]
	REG_TIM1_CR2   = 0;					
	REG_TIM1_CCMR2 = 0; 
	
	REG_TIM1_ARR   = 0xFFFF; 	
 800320c:	f2c4 0001 	movt	r0, #16385	; 0x4001

	REG_TIM1_CCER  = 0;	
 8003210:	f2c4 0101 	movt	r1, #16385	; 0x4001

	REG_TIM1_PSC = (72)-1; 				// 72Mhz/(72) = 1Mhz


	REG_TIM1_CR1   = ( 1<< 7 );			// TIMx_ARR register is buffered 
	REG_TIM1_CR2   = 0;					
 8003214:	f2c4 0701 	movt	r7, #16385	; 0x4001
	REG_TIM1_CCMR2 = 0; 
 8003218:	f2c4 0601 	movt	r6, #16385	; 0x4001
	
	REG_TIM1_ARR   = 0xFFFF; 	
 800321c:	f64f 72ff 	movw	r2, #65535	; 0xffff

	REG_TIM1_PSC = (72)-1; 				// 72Mhz/(72) = 1Mhz


	REG_TIM1_CR1   = ( 1<< 7 );			// TIMx_ARR register is buffered 
	REG_TIM1_CR2   = 0;					
 8003220:	603c      	str	r4, [r7, #0]
	REG_TIM1_CCMR2 = 0; 
 8003222:	6034      	str	r4, [r6, #0]
	
	REG_TIM1_ARR   = 0xFFFF; 	
 8003224:	6002      	str	r2, [r0, #0]

	REG_TIM1_CCER  = 0;	
 8003226:	600c      	str	r4, [r1, #0]


	SET_BIT( REG_TIM1_CR1, 0 );			// Counter Enable 
 8003228:	6818      	ldr	r0, [r3, #0]
 800322a:	f040 0101 	orr.w	r1, r0, #1
 800322e:	6019      	str	r1, [r3, #0]
	
	Hw_Timer_SetupISR();
	Hw_Timer_Setup();	
	Hw_Timer_MeasureSetup();	

	Excute = 1;
 8003230:	2301      	movs	r3, #1
 8003232:	702b      	strb	r3, [r5, #0]
 8003234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003238:	20000ab4 	.word	0x20000ab4
 800323c:	20000a10 	.word	0x20000a10
 8003240:	080030e5 	.word	0x080030e5

08003244 <Hw_Timer_Tick>:
void Hw_Timer_Tick(void)
{
	u8 i;

	
	Hw_Timer_Counter++;
 8003244:	4a9d      	ldr	r2, [pc, #628]	; (80034bc <Hw_Timer_Tick+0x278>)


	if( Tmr_Ctn ) Tmr_Ctn--;
 8003246:	4b9e      	ldr	r3, [pc, #632]	; (80034c0 <Hw_Timer_Tick+0x27c>)
void Hw_Timer_Tick(void)
{
	u8 i;

	
	Hw_Timer_Counter++;
 8003248:	6811      	ldr	r1, [r2, #0]
			   (1ms  10ms  )
     ARG	: void
     RET	: void
---------------------------------------------------------------------------*/
void Hw_Timer_Tick(void)
{
 800324a:	b510      	push	{r4, lr}
	u8 i;

	
	Hw_Timer_Counter++;
 800324c:	1c48      	adds	r0, r1, #1
 800324e:	6010      	str	r0, [r2, #0]


	if( Tmr_Ctn ) Tmr_Ctn--;
 8003250:	881c      	ldrh	r4, [r3, #0]
 8003252:	b2a2      	uxth	r2, r4
 8003254:	b11a      	cbz	r2, 800325e <Hw_Timer_Tick+0x1a>
 8003256:	8819      	ldrh	r1, [r3, #0]
 8003258:	1e48      	subs	r0, r1, #1
 800325a:	b284      	uxth	r4, r0
 800325c:	801c      	strh	r4, [r3, #0]
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 800325e:	4c99      	ldr	r4, [pc, #612]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003260:	7823      	ldrb	r3, [r4, #0]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d030      	beq.n	80032c8 <Hw_Timer_Tick+0x84>
 8003266:	7c20      	ldrb	r0, [r4, #16]
 8003268:	4a96      	ldr	r2, [pc, #600]	; (80034c4 <Hw_Timer_Tick+0x280>)
 800326a:	2801      	cmp	r0, #1
 800326c:	d03e      	beq.n	80032ec <Hw_Timer_Tick+0xa8>
 800326e:	f894 0020 	ldrb.w	r0, [r4, #32]
 8003272:	4a94      	ldr	r2, [pc, #592]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003274:	2801      	cmp	r0, #1
 8003276:	d04c      	beq.n	8003312 <Hw_Timer_Tick+0xce>
 8003278:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 800327c:	4a91      	ldr	r2, [pc, #580]	; (80034c4 <Hw_Timer_Tick+0x280>)
 800327e:	2801      	cmp	r0, #1
 8003280:	d05b      	beq.n	800333a <Hw_Timer_Tick+0xf6>
 8003282:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 8003286:	4a8f      	ldr	r2, [pc, #572]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003288:	2801      	cmp	r0, #1
 800328a:	d06a      	beq.n	8003362 <Hw_Timer_Tick+0x11e>
 800328c:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8003290:	4a8c      	ldr	r2, [pc, #560]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003292:	2801      	cmp	r0, #1
 8003294:	d07d      	beq.n	8003392 <Hw_Timer_Tick+0x14e>
 8003296:	f894 0060 	ldrb.w	r0, [r4, #96]	; 0x60
 800329a:	4a8a      	ldr	r2, [pc, #552]	; (80034c4 <Hw_Timer_Tick+0x280>)
 800329c:	2801      	cmp	r0, #1
 800329e:	f000 8091 	beq.w	80033c4 <Hw_Timer_Tick+0x180>
 80032a2:	f894 0070 	ldrb.w	r0, [r4, #112]	; 0x70
 80032a6:	4a87      	ldr	r2, [pc, #540]	; (80034c4 <Hw_Timer_Tick+0x280>)
 80032a8:	2801      	cmp	r0, #1
 80032aa:	f000 80a4 	beq.w	80033f6 <Hw_Timer_Tick+0x1b2>
 80032ae:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 80032b2:	4a84      	ldr	r2, [pc, #528]	; (80034c4 <Hw_Timer_Tick+0x280>)
 80032b4:	2801      	cmp	r0, #1
 80032b6:	f000 80b7 	beq.w	8003428 <Hw_Timer_Tick+0x1e4>
 80032ba:	f894 0090 	ldrb.w	r0, [r4, #144]	; 0x90
 80032be:	4a81      	ldr	r2, [pc, #516]	; (80034c4 <Hw_Timer_Tick+0x280>)
 80032c0:	2801      	cmp	r0, #1
 80032c2:	f000 80cb 	beq.w	800345c <Hw_Timer_Tick+0x218>
 80032c6:	bd10      	pop	{r4, pc}
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 80032c8:	8862      	ldrh	r2, [r4, #2]
 80032ca:	1e51      	subs	r1, r2, #1
 80032cc:	b288      	uxth	r0, r1
 80032ce:	8060      	strh	r0, [r4, #2]

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 80032d0:	2800      	cmp	r0, #0
 80032d2:	d1c8      	bne.n	8003266 <Hw_Timer_Tick+0x22>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 80032d4:	7863      	ldrb	r3, [r4, #1]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	f000 80d9 	beq.w	800348e <Hw_Timer_Tick+0x24a>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 80032dc:	88a2      	ldrh	r2, [r4, #4]

				(*Timer_Tbl[i].TmrFnct)();  				//    
 80032de:	68a1      	ldr	r1, [r4, #8]
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 80032e0:	8062      	strh	r2, [r4, #2]

				(*Timer_Tbl[i].TmrFnct)();  				//    
 80032e2:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 80032e4:	7c20      	ldrb	r0, [r4, #16]
 80032e6:	4a77      	ldr	r2, [pc, #476]	; (80034c4 <Hw_Timer_Tick+0x280>)
 80032e8:	2801      	cmp	r0, #1
 80032ea:	d1c0      	bne.n	800326e <Hw_Timer_Tick+0x2a>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 80032ec:	8a53      	ldrh	r3, [r2, #18]
 80032ee:	1e59      	subs	r1, r3, #1
 80032f0:	b288      	uxth	r0, r1
 80032f2:	8250      	strh	r0, [r2, #18]

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 80032f4:	2800      	cmp	r0, #0
 80032f6:	d1ba      	bne.n	800326e <Hw_Timer_Tick+0x2a>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 80032f8:	7c53      	ldrb	r3, [r2, #17]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	f000 80c5 	beq.w	800348a <Hw_Timer_Tick+0x246>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003300:	8aa2      	ldrh	r2, [r4, #20]

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003302:	69a1      	ldr	r1, [r4, #24]
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003304:	8262      	strh	r2, [r4, #18]

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003306:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 8003308:	f894 0020 	ldrb.w	r0, [r4, #32]
 800330c:	4a6d      	ldr	r2, [pc, #436]	; (80034c4 <Hw_Timer_Tick+0x280>)
 800330e:	2801      	cmp	r0, #1
 8003310:	d1b2      	bne.n	8003278 <Hw_Timer_Tick+0x34>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 8003312:	8c53      	ldrh	r3, [r2, #34]	; 0x22
 8003314:	1e59      	subs	r1, r3, #1
 8003316:	b288      	uxth	r0, r1
 8003318:	8450      	strh	r0, [r2, #34]	; 0x22

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 800331a:	2800      	cmp	r0, #0
 800331c:	d1ac      	bne.n	8003278 <Hw_Timer_Tick+0x34>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 800331e:	f892 3021 	ldrb.w	r3, [r2, #33]	; 0x21
 8003322:	2b01      	cmp	r3, #1
 8003324:	f000 80c7 	beq.w	80034b6 <Hw_Timer_Tick+0x272>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003328:	8ca2      	ldrh	r2, [r4, #36]	; 0x24

				(*Timer_Tbl[i].TmrFnct)();  				//    
 800332a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 800332c:	8462      	strh	r2, [r4, #34]	; 0x22

				(*Timer_Tbl[i].TmrFnct)();  				//    
 800332e:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 8003330:	f894 0030 	ldrb.w	r0, [r4, #48]	; 0x30
 8003334:	4a63      	ldr	r2, [pc, #396]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003336:	2801      	cmp	r0, #1
 8003338:	d1a3      	bne.n	8003282 <Hw_Timer_Tick+0x3e>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 800333a:	8e53      	ldrh	r3, [r2, #50]	; 0x32
 800333c:	1e59      	subs	r1, r3, #1
 800333e:	b288      	uxth	r0, r1
 8003340:	8650      	strh	r0, [r2, #50]	; 0x32

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 8003342:	2800      	cmp	r0, #0
 8003344:	d19d      	bne.n	8003282 <Hw_Timer_Tick+0x3e>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 8003346:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
 800334a:	2b01      	cmp	r3, #1
 800334c:	f000 80b0 	beq.w	80034b0 <Hw_Timer_Tick+0x26c>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003350:	8ea2      	ldrh	r2, [r4, #52]	; 0x34

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003352:	6ba1      	ldr	r1, [r4, #56]	; 0x38
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003354:	8662      	strh	r2, [r4, #50]	; 0x32

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003356:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 8003358:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 800335c:	4a59      	ldr	r2, [pc, #356]	; (80034c4 <Hw_Timer_Tick+0x280>)
 800335e:	2801      	cmp	r0, #1
 8003360:	d194      	bne.n	800328c <Hw_Timer_Tick+0x48>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 8003362:	f8b2 3042 	ldrh.w	r3, [r2, #66]	; 0x42
 8003366:	1e59      	subs	r1, r3, #1
 8003368:	b288      	uxth	r0, r1
 800336a:	f8a2 0042 	strh.w	r0, [r2, #66]	; 0x42

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 800336e:	2800      	cmp	r0, #0
 8003370:	d18c      	bne.n	800328c <Hw_Timer_Tick+0x48>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 8003372:	f892 3041 	ldrb.w	r3, [r2, #65]	; 0x41
 8003376:	2b01      	cmp	r3, #1
 8003378:	f000 8097 	beq.w	80034aa <Hw_Timer_Tick+0x266>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 800337c:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003380:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003382:	f8a4 2042 	strh.w	r2, [r4, #66]	; 0x42

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003386:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 8003388:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 800338c:	4a4d      	ldr	r2, [pc, #308]	; (80034c4 <Hw_Timer_Tick+0x280>)
 800338e:	2801      	cmp	r0, #1
 8003390:	d181      	bne.n	8003296 <Hw_Timer_Tick+0x52>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 8003392:	f8b2 3052 	ldrh.w	r3, [r2, #82]	; 0x52
 8003396:	1e59      	subs	r1, r3, #1
 8003398:	b288      	uxth	r0, r1
 800339a:	f8a2 0052 	strh.w	r0, [r2, #82]	; 0x52

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 800339e:	2800      	cmp	r0, #0
 80033a0:	f47f af79 	bne.w	8003296 <Hw_Timer_Tick+0x52>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 80033a4:	f892 3051 	ldrb.w	r3, [r2, #81]	; 0x51
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d07b      	beq.n	80034a4 <Hw_Timer_Tick+0x260>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 80033ac:	f8b4 2054 	ldrh.w	r2, [r4, #84]	; 0x54

				(*Timer_Tbl[i].TmrFnct)();  				//    
 80033b0:	6da1      	ldr	r1, [r4, #88]	; 0x58
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 80033b2:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52

				(*Timer_Tbl[i].TmrFnct)();  				//    
 80033b6:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 80033b8:	f894 0060 	ldrb.w	r0, [r4, #96]	; 0x60
 80033bc:	4a41      	ldr	r2, [pc, #260]	; (80034c4 <Hw_Timer_Tick+0x280>)
 80033be:	2801      	cmp	r0, #1
 80033c0:	f47f af6f 	bne.w	80032a2 <Hw_Timer_Tick+0x5e>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 80033c4:	f8b2 3062 	ldrh.w	r3, [r2, #98]	; 0x62
 80033c8:	1e59      	subs	r1, r3, #1
 80033ca:	b288      	uxth	r0, r1
 80033cc:	f8a2 0062 	strh.w	r0, [r2, #98]	; 0x62

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 80033d0:	2800      	cmp	r0, #0
 80033d2:	f47f af66 	bne.w	80032a2 <Hw_Timer_Tick+0x5e>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 80033d6:	f892 3061 	ldrb.w	r3, [r2, #97]	; 0x61
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d05f      	beq.n	800349e <Hw_Timer_Tick+0x25a>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 80033de:	f8b4 2064 	ldrh.w	r2, [r4, #100]	; 0x64

				(*Timer_Tbl[i].TmrFnct)();  				//    
 80033e2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 80033e4:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62

				(*Timer_Tbl[i].TmrFnct)();  				//    
 80033e8:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 80033ea:	f894 0070 	ldrb.w	r0, [r4, #112]	; 0x70
 80033ee:	4a35      	ldr	r2, [pc, #212]	; (80034c4 <Hw_Timer_Tick+0x280>)
 80033f0:	2801      	cmp	r0, #1
 80033f2:	f47f af5c 	bne.w	80032ae <Hw_Timer_Tick+0x6a>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 80033f6:	f8b2 3072 	ldrh.w	r3, [r2, #114]	; 0x72
 80033fa:	1e59      	subs	r1, r3, #1
 80033fc:	b288      	uxth	r0, r1
 80033fe:	f8a2 0072 	strh.w	r0, [r2, #114]	; 0x72

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 8003402:	2800      	cmp	r0, #0
 8003404:	f47f af53 	bne.w	80032ae <Hw_Timer_Tick+0x6a>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 8003408:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 800340c:	2b01      	cmp	r3, #1
 800340e:	d043      	beq.n	8003498 <Hw_Timer_Tick+0x254>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003410:	f8b4 2074 	ldrh.w	r2, [r4, #116]	; 0x74

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003414:	6fa1      	ldr	r1, [r4, #120]	; 0x78
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003416:	f8a4 2072 	strh.w	r2, [r4, #114]	; 0x72

				(*Timer_Tbl[i].TmrFnct)();  				//    
 800341a:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 800341c:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8003420:	4a28      	ldr	r2, [pc, #160]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003422:	2801      	cmp	r0, #1
 8003424:	f47f af49 	bne.w	80032ba <Hw_Timer_Tick+0x76>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 8003428:	f8b2 3082 	ldrh.w	r3, [r2, #130]	; 0x82
 800342c:	1e59      	subs	r1, r3, #1
 800342e:	b288      	uxth	r0, r1
 8003430:	f8a2 0082 	strh.w	r0, [r2, #130]	; 0x82

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 8003434:	2800      	cmp	r0, #0
 8003436:	f47f af40 	bne.w	80032ba <Hw_Timer_Tick+0x76>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 800343a:	f892 3081 	ldrb.w	r3, [r2, #129]	; 0x81
 800343e:	2b01      	cmp	r3, #1
 8003440:	d027      	beq.n	8003492 <Hw_Timer_Tick+0x24e>

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 8003442:	f8b4 2084 	ldrh.w	r2, [r4, #132]	; 0x84

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003446:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 800344a:	f8a4 2082 	strh.w	r2, [r4, #130]	; 0x82

				(*Timer_Tbl[i].TmrFnct)();  				//    
 800344e:	4788      	blx	r1
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								//  
	{
		if( Timer_Tbl[i].Timer_En == ON)   					//   ?
 8003450:	f894 0090 	ldrb.w	r0, [r4, #144]	; 0x90
 8003454:	4a1b      	ldr	r2, [pc, #108]	; (80034c4 <Hw_Timer_Tick+0x280>)
 8003456:	2801      	cmp	r0, #1
 8003458:	f47f af35 	bne.w	80032c6 <Hw_Timer_Tick+0x82>
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  
 800345c:	f8b2 3092 	ldrh.w	r3, [r2, #146]	; 0x92
 8003460:	1e59      	subs	r1, r3, #1
 8003462:	b288      	uxth	r0, r1
 8003464:	f8a2 0092 	strh.w	r0, [r2, #146]	; 0x92

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
 8003468:	2800      	cmp	r0, #0
 800346a:	f47f af2c 	bne.w	80032c6 <Hw_Timer_Tick+0x82>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 800346e:	f892 3091 	ldrb.w	r3, [r2, #145]	; 0x91

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003472:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
		{
			Timer_Tbl[i].Timer_Ctn--;  						//  

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  
 8003476:	2b01      	cmp	r3, #1

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .
 8003478:	bf08      	it	eq
 800347a:	f882 0090 	strbeq.w	r0, [r2, #144]	; 0x90

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; //  
 800347e:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
 8003482:	f8a4 2092 	strh.w	r2, [r4, #146]	; 0x92

				(*Timer_Tbl[i].TmrFnct)();  				//    
 8003486:	4788      	blx	r1
 8003488:	bd10      	pop	{r4, pc}

			if(Timer_Tbl[i].Timer_Ctn == 0) 				//  
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	//  

				Timer_Tbl[i].Timer_En = OFF;     			//  OFF .
 800348a:	7410      	strb	r0, [r2, #16]
 800348c:	e738      	b.n	8003300 <Hw_Timer_Tick+0xbc>
 800348e:	7020      	strb	r0, [r4, #0]
 8003490:	e724      	b.n	80032dc <Hw_Timer_Tick+0x98>
 8003492:	f882 0080 	strb.w	r0, [r2, #128]	; 0x80
 8003496:	e7d4      	b.n	8003442 <Hw_Timer_Tick+0x1fe>
 8003498:	f882 0070 	strb.w	r0, [r2, #112]	; 0x70
 800349c:	e7b8      	b.n	8003410 <Hw_Timer_Tick+0x1cc>
 800349e:	f882 0060 	strb.w	r0, [r2, #96]	; 0x60
 80034a2:	e79c      	b.n	80033de <Hw_Timer_Tick+0x19a>
 80034a4:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
 80034a8:	e780      	b.n	80033ac <Hw_Timer_Tick+0x168>
 80034aa:	f882 0040 	strb.w	r0, [r2, #64]	; 0x40
 80034ae:	e765      	b.n	800337c <Hw_Timer_Tick+0x138>
 80034b0:	f882 0030 	strb.w	r0, [r2, #48]	; 0x30
 80034b4:	e74c      	b.n	8003350 <Hw_Timer_Tick+0x10c>
 80034b6:	f882 0020 	strb.w	r0, [r2, #32]
 80034ba:	e735      	b.n	8003328 <Hw_Timer_Tick+0xe4>
 80034bc:	20000ab0 	.word	0x20000ab0
 80034c0:	20000ab6 	.word	0x20000ab6
 80034c4:	20000a10 	.word	0x20000a10

080034c8 <Hw_Timer_ISR>:
void Hw_Timer_Setup( void );
void Hw_Timer_MeasureSetup( void );


void Hw_Timer_ISR(void)
{
 80034c8:	b508      	push	{r3, lr}

	Hw_Timer_Tick();  
 80034ca:	f243 2345 	movw	r3, #12869	; 0x3245
 80034ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80034d2:	4798      	blx	r3
 80034d4:	bd08      	pop	{r3, pc}
 80034d6:	bf00      	nop

080034d8 <Hw_Timer_Set>:
			void (*Fnct)(void),void *arg :   .
     RET
     	 	void
---------------------------------------------------------------------------*/
void Hw_Timer_Set(u8 TmrNum, u16 TmrData, u8 TmrMode, void (*Fnct)(void),void *arg)
{
 80034d8:	b410      	push	{r4}
	Timer_Tbl[TmrNum].Timer_Mode = TmrMode;    // 
 80034da:	f640 2410 	movw	r4, #2576	; 0xa10
 80034de:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80034e2:	eb04 1000 	add.w	r0, r4, r0, lsl #4
	Timer_Tbl[TmrNum].TmrFnct    = Fnct;       //  
 80034e6:	6083      	str	r3, [r0, #8]
	Timer_Tbl[TmrNum].TmrFnctArg = arg;        // 
 80034e8:	9b01      	ldr	r3, [sp, #4]
     RET
     	 	void
---------------------------------------------------------------------------*/
void Hw_Timer_Set(u8 TmrNum, u16 TmrData, u8 TmrMode, void (*Fnct)(void),void *arg)
{
	Timer_Tbl[TmrNum].Timer_Mode = TmrMode;    // 
 80034ea:	7042      	strb	r2, [r0, #1]
	Timer_Tbl[TmrNum].TmrFnct    = Fnct;       //  
	Timer_Tbl[TmrNum].TmrFnctArg = arg;        // 
 80034ec:	60c3      	str	r3, [r0, #12]
	Timer_Tbl[TmrNum].Timer_Ctn  = TmrData;
 80034ee:	8041      	strh	r1, [r0, #2]
	Timer_Tbl[TmrNum].Timer_Init = TmrData;
 80034f0:	8081      	strh	r1, [r0, #4]
}
 80034f2:	bc10      	pop	{r4}
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop

080034f8 <Hw_Timer_Start>:
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Timer_Start(u8 TmrNum)
{
	if(TmrNum < TIMER_MAX)
 80034f8:	2809      	cmp	r0, #9
 80034fa:	d803      	bhi.n	8003504 <Hw_Timer_Start+0xc>
		Timer_Tbl[TmrNum].Timer_En = ON;
 80034fc:	4b02      	ldr	r3, [pc, #8]	; (8003508 <Hw_Timer_Start+0x10>)
 80034fe:	0100      	lsls	r0, r0, #4
 8003500:	2201      	movs	r2, #1
 8003502:	541a      	strb	r2, [r3, r0]
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	20000a10 	.word	0x20000a10

0800350c <Hw_Timer_Get_CountValue>:
     ARG
     RET
---------------------------------------------------------------------------*/
u32 Hw_Timer_Get_CountValue( void )
{
	return Hw_Timer_Counter;
 800350c:	f640 23b0 	movw	r3, #2736	; 0xab0
 8003510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003514:	6818      	ldr	r0, [r3, #0]
}
 8003516:	4770      	bx	lr

08003518 <Hw_Timer_Get_u16Count_Usec>:
     ARG
     RET
---------------------------------------------------------------------------*/
u16 Hw_Timer_Get_u16Count_Usec( void )
{
	return REG_TIM1_CNT;
 8003518:	f642 4324 	movw	r3, #11300	; 0x2c24
 800351c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003520:	6818      	ldr	r0, [r3, #0]
}
 8003522:	b280      	uxth	r0, r0
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop

08003528 <Hw_VCom_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_VCom_Init( void )
{
 8003528:	b508      	push	{r3, lr}
	Hw_VCom_RxdFuncPtr = NULL;
 800352a:	f241 3290 	movw	r2, #5008	; 0x1390

	Set_System();
 800352e:	f244 7315 	movw	r3, #18197	; 0x4715
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_VCom_Init( void )
{
	Hw_VCom_RxdFuncPtr = NULL;
 8003532:	2100      	movs	r1, #0
 8003534:	f2c2 0200 	movt	r2, #8192	; 0x2000

	Set_System();
 8003538:	f6c0 0300 	movt	r3, #2048	; 0x800
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_VCom_Init( void )
{
	Hw_VCom_RxdFuncPtr = NULL;
 800353c:	6011      	str	r1, [r2, #0]

	Set_System();
 800353e:	4798      	blx	r3
	Set_USBClock();
 8003540:	f244 7035 	movw	r0, #18229	; 0x4735
 8003544:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003548:	4780      	blx	r0
	USB_Interrupts_Config();
 800354a:	f244 7279 	movw	r2, #18297	; 0x4779
 800354e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003552:	4790      	blx	r2
	USB_Init();	
 8003554:	f245 33d1 	movw	r3, #21457	; 0x53d1
 8003558:	f6c0 0300 	movt	r3, #2048	; 0x800
 800355c:	4798      	blx	r3
 800355e:	bd08      	pop	{r3, pc}

08003560 <Hw_VCom_Putch>:
			:    1 
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_VCom_Putch( char Uart_PutData )
{
 8003560:	b508      	push	{r3, lr}
	USB_Send_Data( Uart_PutData );
 8003562:	f644 1391 	movw	r3, #18833	; 0x4991
 8003566:	f6c0 0300 	movt	r3, #2048	; 0x800
 800356a:	4798      	blx	r3
 800356c:	bd08      	pop	{r3, pc}
 800356e:	bf00      	nop

08003570 <Hw_VCom_SetReceiveFuncISR>:
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_VCom_SetReceiveFuncISR( void (*ISR_FuncPtr)(char Ch) )
{
	Hw_VCom_RxdFuncPtr = ISR_FuncPtr;	
 8003570:	f241 3390 	movw	r3, #5008	; 0x1390
 8003574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003578:	6018      	str	r0, [r3, #0]
 800357a:	4770      	bx	lr

0800357c <Hw_Adc_Init>:
{
	//GPIO_InitTypeDef GPIO_InitStructure;

	//-- ADC GPIO   PA7 : AIN7
	//
	REG_GPIOA_CRL &= ~(0x0F << (28));	// Clear
 800357c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003580:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003584:	6819      	ldr	r1, [r3, #0]


	// PCLK2 is the APB2 clock
	// ADCCLK = PCLK2/6 = 72/6 = 12MHz
	//
	SET_BIT( REG_RCC_CFGR, 15 );
 8003586:	f241 0204 	movw	r2, #4100	; 0x1004
{
	//GPIO_InitTypeDef GPIO_InitStructure;

	//-- ADC GPIO   PA7 : AIN7
	//
	REG_GPIOA_CRL &= ~(0x0F << (28));	// Clear
 800358a:	f021 4070 	bic.w	r0, r1, #4026531840	; 0xf0000000
 800358e:	6018      	str	r0, [r3, #0]
	REG_GPIOA_CRL |=  (0x00 << (28));	// MODE, PA.7 Input Mode
 8003590:	6819      	ldr	r1, [r3, #0]


	// PCLK2 is the APB2 clock
	// ADCCLK = PCLK2/6 = 72/6 = 12MHz
	//
	SET_BIT( REG_RCC_CFGR, 15 );
 8003592:	f2c4 0202 	movt	r2, #16386	; 0x4002
	//GPIO_InitTypeDef GPIO_InitStructure;

	//-- ADC GPIO   PA7 : AIN7
	//
	REG_GPIOA_CRL &= ~(0x0F << (28));	// Clear
	REG_GPIOA_CRL |=  (0x00 << (28));	// MODE, PA.7 Input Mode
 8003596:	6019      	str	r1, [r3, #0]
	REG_GPIOA_CRL |=  (0x00 << (30));	// CNF,  PA.7 Analog Mode	
 8003598:	6818      	ldr	r0, [r3, #0]
	CLR_BIT( REG_RCC_CFGR, 14 );


	// Enable ADC1 clock so that we can talk to it
	//
	SET_BIT( REG_RCC_APB2ENR, 9 );
 800359a:	f241 0118 	movw	r1, #4120	; 0x1018

	//-- ADC GPIO   PA7 : AIN7
	//
	REG_GPIOA_CRL &= ~(0x0F << (28));	// Clear
	REG_GPIOA_CRL |=  (0x00 << (28));	// MODE, PA.7 Input Mode
	REG_GPIOA_CRL |=  (0x00 << (30));	// CNF,  PA.7 Analog Mode	
 800359e:	6018      	str	r0, [r3, #0]


	// PCLK2 is the APB2 clock
	// ADCCLK = PCLK2/6 = 72/6 = 12MHz
	//
	SET_BIT( REG_RCC_CFGR, 15 );
 80035a0:	6813      	ldr	r3, [r2, #0]
	CLR_BIT( REG_RCC_CFGR, 14 );


	// Enable ADC1 clock so that we can talk to it
	//
	SET_BIT( REG_RCC_APB2ENR, 9 );
 80035a2:	f2c4 0102 	movt	r1, #16386	; 0x4002


	// PCLK2 is the APB2 clock
	// ADCCLK = PCLK2/6 = 72/6 = 12MHz
	//
	SET_BIT( REG_RCC_CFGR, 15 );
 80035a6:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 80035aa:	6010      	str	r0, [r2, #0]
	CLR_BIT( REG_RCC_CFGR, 14 );
 80035ac:	6813      	ldr	r3, [r2, #0]
	SET_BIT( REG_RCC_APB2ENR, 9 );


	// ADC1 Configuration ------------------------------------------------------
	//
	REG_ADC1_CR1 = 0
 80035ae:	f242 4004 	movw	r0, #9220	; 0x2404

	// PCLK2 is the APB2 clock
	// ADCCLK = PCLK2/6 = 72/6 = 12MHz
	//
	SET_BIT( REG_RCC_CFGR, 15 );
	CLR_BIT( REG_RCC_CFGR, 14 );
 80035b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035b6:	6013      	str	r3, [r2, #0]


	// Enable ADC1 clock so that we can talk to it
	//
	SET_BIT( REG_RCC_APB2ENR, 9 );
 80035b8:	680a      	ldr	r2, [r1, #0]


	// ADC1 Configuration ------------------------------------------------------
	//
	REG_ADC1_CR1 = 0
 80035ba:	f2c4 0001 	movt	r0, #16385	; 0x4001
	CLR_BIT( REG_RCC_CFGR, 14 );


	// Enable ADC1 clock so that we can talk to it
	//
	SET_BIT( REG_RCC_APB2ENR, 9 );
 80035be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c2:	600a      	str	r2, [r1, #0]
        				//             0~17
        				//             



	REG_ADC1_CR2 = 0
 80035c4:	f242 4308 	movw	r3, #9224	; 0x2408
	SET_BIT( REG_RCC_APB2ENR, 9 );


	// ADC1 Configuration ------------------------------------------------------
	//
	REG_ADC1_CR1 = 0
 80035c8:	2100      	movs	r1, #0
 80035ca:	6001      	str	r1, [r0, #0]
        				//             0~17
        				//             



	REG_ADC1_CR2 = 0
 80035cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80035d0:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80035d4:	6018      	str	r0, [r3, #0]
						//             1 : Enabled


	// Enable ADC1
	//
	SET_BIT( REG_ADC1_CR2, 0 );
 80035d6:	681a      	ldr	r2, [r3, #0]
	//
	SET_BIT( REG_ADC1_CR2, 3 );	

	// Check the end of ADC1 reset calibration register
	//
	while(IS_SET_BIT(REG_ADC1_CR2, 3));
 80035d8:	4619      	mov	r1, r3
						//             1 : Enabled


	// Enable ADC1
	//
	SET_BIT( REG_ADC1_CR2, 0 );
 80035da:	f042 0001 	orr.w	r0, r2, #1
 80035de:	6018      	str	r0, [r3, #0]

	// Enable ADC1 reset calibaration register
	//
	SET_BIT( REG_ADC1_CR2, 3 );	
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	f042 0008 	orr.w	r0, r2, #8
 80035e6:	6018      	str	r0, [r3, #0]

	// Check the end of ADC1 reset calibration register
	//
	while(IS_SET_BIT(REG_ADC1_CR2, 3));
 80035e8:	680a      	ldr	r2, [r1, #0]
 80035ea:	f242 4308 	movw	r3, #9224	; 0x2408
 80035ee:	0712      	lsls	r2, r2, #28
 80035f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80035f4:	d4f8      	bmi.n	80035e8 <Hw_Adc_Init+0x6c>

	// Start ADC1 calibaration
	//
	//ADC_StartCalibration(ADC1);
	SET_BIT( REG_ADC1_CR2, 2 );
 80035f6:	6819      	ldr	r1, [r3, #0]

	// Check the end of ADC1 calibration
	//
	while(IS_SET_BIT(REG_ADC1_CR2, 2));
 80035f8:	4618      	mov	r0, r3
	while(IS_SET_BIT(REG_ADC1_CR2, 3));

	// Start ADC1 calibaration
	//
	//ADC_StartCalibration(ADC1);
	SET_BIT( REG_ADC1_CR2, 2 );
 80035fa:	f041 0204 	orr.w	r2, r1, #4
 80035fe:	601a      	str	r2, [r3, #0]

	// Check the end of ADC1 calibration
	//
	while(IS_SET_BIT(REG_ADC1_CR2, 2));
 8003600:	6803      	ldr	r3, [r0, #0]
 8003602:	f013 0104 	ands.w	r1, r3, #4
 8003606:	d1fb      	bne.n	8003600 <Hw_Adc_Init+0x84>


	REG_ADC1_SQR1  = 0;
 8003608:	f242 402c 	movw	r0, #9260	; 0x242c
 800360c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003610:	6001      	str	r1, [r0, #0]
	REG_ADC1_SQR1 |= (1<<20);	// 1  
 8003612:	6802      	ldr	r2, [r0, #0]
 8003614:	f442 1380 	orr.w	r3, r2, #1048576	; 0x100000
 8003618:	6003      	str	r3, [r0, #0]
 800361a:	4770      	bx	lr

0800361c <Hw_DcMotor_SetPwm.part.0>:
{
	if( Ch >= HW_DCMOTOR_MAX_CH ) return;

	if( Pwm > HW_DCMOTOR_MAX_PWM ) Pwm = HW_DCMOTOR_MAX_PWM;

	Hw_DcMotor_State[Ch].Speed = Pwm;
 800361c:	f241 3294 	movw	r2, #5012	; 0x1394
     TITLE   : Hw_DcMotor_SetPwm
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_SetPwm( u8 Ch, u16 Pwm  )
 8003620:	b510      	push	{r4, lr}
{
	if( Ch >= HW_DCMOTOR_MAX_CH ) return;

	if( Pwm > HW_DCMOTOR_MAX_PWM ) Pwm = HW_DCMOTOR_MAX_PWM;

	Hw_DcMotor_State[Ch].Speed = Pwm;
 8003622:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003626:	2964      	cmp	r1, #100	; 0x64
 8003628:	bf34      	ite	cc
 800362a:	460c      	movcc	r4, r1
 800362c:	2464      	movcs	r4, #100	; 0x64
 800362e:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8003632:	eb02 0241 	add.w	r2, r2, r1, lsl #1

	Hw_Pwm_SetPercent( Ch, Pwm );
 8003636:	f643 1351 	movw	r3, #14673	; 0x3951
 800363a:	4621      	mov	r1, r4
 800363c:	f6c0 0300 	movt	r3, #2048	; 0x800
{
	if( Ch >= HW_DCMOTOR_MAX_CH ) return;

	if( Pwm > HW_DCMOTOR_MAX_PWM ) Pwm = HW_DCMOTOR_MAX_PWM;

	Hw_DcMotor_State[Ch].Speed = Pwm;
 8003640:	8094      	strh	r4, [r2, #4]

	Hw_Pwm_SetPercent( Ch, Pwm );
 8003642:	4798      	blx	r3
 8003644:	bd10      	pop	{r4, pc}
 8003646:	bf00      	nop

08003648 <Hw_DcMotor_SetDir.part.1>:
			break;

		case 1:
			if( Dir == HW_DCMOTOR_FOR )
			{
				CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_L );
 8003648:	f640 430c 	movw	r3, #3084	; 0xc0c
 800364c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	f422 5080 	bic.w	r0, r2, #4096	; 0x1000
 8003656:	6018      	str	r0, [r3, #0]
				SET_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_R );
 8003658:	6819      	ldr	r1, [r3, #0]
 800365a:	f441 6200 	orr.w	r2, r1, #2048	; 0x800
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop

08003664 <Hw_DcMotor_Stop>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_Stop( u8 Ch )
{
	switch( Ch )
 8003664:	b960      	cbnz	r0, 8003680 <Hw_DcMotor_Stop+0x1c>
	{
		case 0:
			CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_L );
 8003666:	f640 430c 	movw	r3, #3084	; 0xc0c
 800366a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	f020 0104 	bic.w	r1, r0, #4
 8003674:	6019      	str	r1, [r3, #0]
			CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_R );
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	f422 5000 	bic.w	r0, r2, #8192	; 0x2000
 800367c:	6018      	str	r0, [r3, #0]
			break;
 800367e:	4770      	bx	lr
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_Stop( u8 Ch )
{
	switch( Ch )
 8003680:	2801      	cmp	r0, #1
 8003682:	d000      	beq.n	8003686 <Hw_DcMotor_Stop+0x22>
 8003684:	4770      	bx	lr
			CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_L );
			CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_R );
			break;

		case 1:
			CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_L );
 8003686:	f640 430c 	movw	r3, #3084	; 0xc0c
 800368a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	f422 5080 	bic.w	r0, r2, #4096	; 0x1000
 8003694:	6018      	str	r0, [r3, #0]
			CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_R );
 8003696:	6819      	ldr	r1, [r3, #0]
 8003698:	f421 6200 	bic.w	r2, r1, #2048	; 0x800
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	4770      	bx	lr

080036a0 <Hw_DcMotor_Init>:
	//REG_GPIOB_CRL |=  (0x03 << ( 4));	// MODE, PB.1 Output mode, max speed 50Mhz
	//REG_GPIOB_CRL |=  (0x00 << ( 6));	// CNF,  PB.1 General purpose output push-pul	

	//-- L2 PB.2
	//
	REG_GPIOB_CRL &= ~(0x0F << ( 8));	// Clear
 80036a0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80036a4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80036a8:	6811      	ldr	r1, [r2, #0]
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_Init( void )
{
 80036aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//REG_GPIOB_CRL |=  (0x03 << ( 4));	// MODE, PB.1 Output mode, max speed 50Mhz
	//REG_GPIOB_CRL |=  (0x00 << ( 6));	// CNF,  PB.1 General purpose output push-pul	

	//-- L2 PB.2
	//
	REG_GPIOB_CRL &= ~(0x0F << ( 8));	// Clear
 80036ae:	f421 6070 	bic.w	r0, r1, #3840	; 0xf00
 80036b2:	6010      	str	r0, [r2, #0]
	REG_GPIOB_CRL |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
 80036b4:	6814      	ldr	r4, [r2, #0]
	REG_GPIOB_CRL |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	

	//-- L3 PB.10
	//
	REG_GPIOB_CRH &= ~(0x0F << ( 8));	// Clear
 80036b6:	f640 4304 	movw	r3, #3076	; 0xc04
	//REG_GPIOB_CRL |=  (0x00 << ( 6));	// CNF,  PB.1 General purpose output push-pul	

	//-- L2 PB.2
	//
	REG_GPIOB_CRL &= ~(0x0F << ( 8));	// Clear
	REG_GPIOB_CRL |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
 80036ba:	f444 7540 	orr.w	r5, r4, #768	; 0x300
 80036be:	6015      	str	r5, [r2, #0]
	REG_GPIOB_CRL |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	
 80036c0:	6817      	ldr	r7, [r2, #0]

	//-- L3 PB.10
	//
	REG_GPIOB_CRH &= ~(0x0F << ( 8));	// Clear
 80036c2:	f2c4 0301 	movt	r3, #16385	; 0x4001

	//-- L2 PB.2
	//
	REG_GPIOB_CRL &= ~(0x0F << ( 8));	// Clear
	REG_GPIOB_CRL |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
	REG_GPIOB_CRL |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	
 80036c6:	6017      	str	r7, [r2, #0]

	//-- L3 PB.10
	//
	REG_GPIOB_CRH &= ~(0x0F << ( 8));	// Clear
 80036c8:	681a      	ldr	r2, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (22));	// CNF,  PB.6 General purpose output push-pul				


	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );
 80036ca:	2000      	movs	r0, #0
	REG_GPIOB_CRL |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
	REG_GPIOB_CRL |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	

	//-- L3 PB.10
	//
	REG_GPIOB_CRH &= ~(0x0F << ( 8));	// Clear
 80036cc:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 80036d0:	6019      	str	r1, [r3, #0]
	REG_GPIOB_CRH |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
 80036d2:	681c      	ldr	r4, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (22));	// CNF,  PB.6 General purpose output push-pul				


	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );
 80036d4:	f243 6665 	movw	r6, #13925	; 0x3665
	REG_GPIOB_CRL |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	

	//-- L3 PB.10
	//
	REG_GPIOB_CRH &= ~(0x0F << ( 8));	// Clear
	REG_GPIOB_CRH |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
 80036d8:	f444 7540 	orr.w	r5, r4, #768	; 0x300
 80036dc:	601d      	str	r5, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	
 80036de:	681a      	ldr	r2, [r3, #0]

	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
 80036e0:	f241 3494 	movw	r4, #5012	; 0x1394

	//-- L3 PB.10
	//
	REG_GPIOB_CRH &= ~(0x0F << ( 8));	// Clear
	REG_GPIOB_CRH |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
	REG_GPIOB_CRH |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	
 80036e4:	601a      	str	r2, [r3, #0]

	//-- R0 PB.11
	//
	REG_GPIOB_CRH &= ~(0x0F << (12));	// Clear
 80036e6:	6819      	ldr	r1, [r3, #0]

	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
 80036e8:	f2c2 0400 	movt	r4, #8192	; 0x2000
	REG_GPIOB_CRH |=  (0x03 << ( 8));	// MODE, PB.2 Output mode, max speed 50Mhz
	REG_GPIOB_CRH |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	

	//-- R0 PB.11
	//
	REG_GPIOB_CRH &= ~(0x0F << (12));	// Clear
 80036ec:	f421 4570 	bic.w	r5, r1, #61440	; 0xf000
 80036f0:	601d      	str	r5, [r3, #0]
	REG_GPIOB_CRH |=  (0x03 << (12));	// MODE, PB.2 Output mode, max speed 50Mhz
 80036f2:	681a      	ldr	r2, [r3, #0]
	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
		Hw_DcMotor_State[i].Pin   = FALSE;
 80036f4:	4605      	mov	r5, r0
	REG_GPIOB_CRH |=  (0x00 << (10));	// CNF,  PB.2 General purpose output push-pul	

	//-- R0 PB.11
	//
	REG_GPIOB_CRH &= ~(0x0F << (12));	// Clear
	REG_GPIOB_CRH |=  (0x03 << (12));	// MODE, PB.2 Output mode, max speed 50Mhz
 80036f6:	f442 5140 	orr.w	r1, r2, #12288	; 0x3000
 80036fa:	6019      	str	r1, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (14));	// CNF,  PB.2 General purpose output push-pul	
 80036fc:	681a      	ldr	r2, [r3, #0]
		Hw_DcMotor_Stop( i );

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
		Hw_DcMotor_State[i].Pin   = FALSE;
		Hw_DcMotor_State[i].Speed = 0;
		Hw_DcMotor_State[i].State = HW_DCMOTOR_STATE_STOP;
 80036fe:	2701      	movs	r7, #1

	//-- R0 PB.11
	//
	REG_GPIOB_CRH &= ~(0x0F << (12));	// Clear
	REG_GPIOB_CRH |=  (0x03 << (12));	// MODE, PB.2 Output mode, max speed 50Mhz
	REG_GPIOB_CRH |=  (0x00 << (14));	// CNF,  PB.2 General purpose output push-pul	
 8003700:	601a      	str	r2, [r3, #0]
	
	//-- R1 PB.12
	//
	REG_GPIOB_CRH &= ~(0x0F << (16));	// Clear
 8003702:	6819      	ldr	r1, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (22));	// CNF,  PB.6 General purpose output push-pul				


	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );
 8003704:	f6c0 0600 	movt	r6, #2048	; 0x800
	REG_GPIOB_CRH |=  (0x03 << (12));	// MODE, PB.2 Output mode, max speed 50Mhz
	REG_GPIOB_CRH |=  (0x00 << (14));	// CNF,  PB.2 General purpose output push-pul	
	
	//-- R1 PB.12
	//
	REG_GPIOB_CRH &= ~(0x0F << (16));	// Clear
 8003708:	f421 2270 	bic.w	r2, r1, #983040	; 0xf0000
 800370c:	601a      	str	r2, [r3, #0]
	REG_GPIOB_CRH |=  (0x03 << (16));	// MODE, PB.6 Output mode, max speed 50Mhz
 800370e:	6819      	ldr	r1, [r3, #0]

	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
 8003710:	f04f 0802 	mov.w	r8, #2
	REG_GPIOB_CRH |=  (0x00 << (14));	// CNF,  PB.2 General purpose output push-pul	
	
	//-- R1 PB.12
	//
	REG_GPIOB_CRH &= ~(0x0F << (16));	// Clear
	REG_GPIOB_CRH |=  (0x03 << (16));	// MODE, PB.6 Output mode, max speed 50Mhz
 8003714:	f441 3240 	orr.w	r2, r1, #196608	; 0x30000
 8003718:	601a      	str	r2, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (18));	// CNF,  PB.6 General purpose output push-pul	
 800371a:	6819      	ldr	r1, [r3, #0]
 800371c:	6019      	str	r1, [r3, #0]
	
	//-- R1 PB.13
	//
	REG_GPIOB_CRH &= ~(0x0F << (20));	// Clear
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8003724:	6019      	str	r1, [r3, #0]
	REG_GPIOB_CRH |=  (0x03 << (20));	// MODE, PB.6 Output mode, max speed 50Mhz
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	f442 1140 	orr.w	r1, r2, #3145728	; 0x300000
 800372c:	6019      	str	r1, [r3, #0]
	REG_GPIOB_CRH |=  (0x00 << (22));	// CNF,  PB.6 General purpose output push-pul				
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	601a      	str	r2, [r3, #0]


	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );
 8003732:	47b0      	blx	r6
 8003734:	4638      	mov	r0, r7

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
 8003736:	f884 8001 	strb.w	r8, [r4, #1]
		Hw_DcMotor_State[i].Pin   = FALSE;
 800373a:	70a5      	strb	r5, [r4, #2]
		Hw_DcMotor_State[i].Speed = 0;
 800373c:	80a5      	strh	r5, [r4, #4]
		Hw_DcMotor_State[i].State = HW_DCMOTOR_STATE_STOP;
 800373e:	7027      	strb	r7, [r4, #0]
	REG_GPIOB_CRH |=  (0x00 << (22));	// CNF,  PB.6 General purpose output push-pul				


	for( i=0; i<HW_DCMOTOR_MAX_CH; i++ )
	{
		Hw_DcMotor_Stop( i );
 8003740:	47b0      	blx	r6

		Hw_DcMotor_State[i].Dir   = HW_DCMOTOR_STOP;
 8003742:	f884 8007 	strb.w	r8, [r4, #7]
		Hw_DcMotor_State[i].Pin   = FALSE;
 8003746:	7225      	strb	r5, [r4, #8]
		Hw_DcMotor_State[i].Speed = 0;
 8003748:	8165      	strh	r5, [r4, #10]
		Hw_DcMotor_State[i].State = HW_DCMOTOR_STATE_STOP;
 800374a:	71a7      	strb	r7, [r4, #6]
 800374c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003750 <Hw_DcMotor_SetDir>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_SetDir( u8 Ch, u8 Dir  )
{
	if( Ch >= HW_DCMOTOR_MAX_CH ) return;
 8003750:	2801      	cmp	r0, #1
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_SetDir( u8 Ch, u8 Dir  )
{
 8003752:	b508      	push	{r3, lr}
	if( Ch >= HW_DCMOTOR_MAX_CH ) return;
 8003754:	d900      	bls.n	8003758 <Hw_DcMotor_SetDir+0x8>
 8003756:	bd08      	pop	{r3, pc}

	Hw_DcMotor_State[Ch].Dir = Dir;
 8003758:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <Hw_DcMotor_SetDir+0x64>)
 800375a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800375e:	eb03 0240 	add.w	r2, r3, r0, lsl #1
 8003762:	7051      	strb	r1, [r2, #1]


	switch( Ch )
 8003764:	d015      	beq.n	8003792 <Hw_DcMotor_SetDir+0x42>
	{
		case 0:
			if( Dir == HW_DCMOTOR_FOR )
			{
				CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_L );
 8003766:	f640 400c 	movw	r0, #3084	; 0xc0c
 800376a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800376e:	6803      	ldr	r3, [r0, #0]


	switch( Ch )
	{
		case 0:
			if( Dir == HW_DCMOTOR_FOR )
 8003770:	b939      	cbnz	r1, 8003782 <Hw_DcMotor_SetDir+0x32>
			{
				CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_L );
 8003772:	f023 0104 	bic.w	r1, r3, #4
 8003776:	6001      	str	r1, [r0, #0]
				SET_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_R );
 8003778:	6802      	ldr	r2, [r0, #0]
 800377a:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 800377e:	6003      	str	r3, [r0, #0]
 8003780:	bd08      	pop	{r3, pc}
			}
			else
			{
				SET_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_L );
 8003782:	f043 0104 	orr.w	r1, r3, #4
 8003786:	6001      	str	r1, [r0, #0]
				CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_0_R );
 8003788:	6802      	ldr	r2, [r0, #0]
 800378a:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
 800378e:	6003      	str	r3, [r0, #0]
 8003790:	bd08      	pop	{r3, pc}
			}
			break;

		case 1:
			if( Dir == HW_DCMOTOR_FOR )
 8003792:	b161      	cbz	r1, 80037ae <Hw_DcMotor_SetDir+0x5e>
				CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_L );
				SET_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_R );
			}
			else
			{
				SET_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_L );
 8003794:	f640 400c 	movw	r0, #3084	; 0xc0c
 8003798:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800379c:	6801      	ldr	r1, [r0, #0]
 800379e:	f441 5280 	orr.w	r2, r1, #4096	; 0x1000
 80037a2:	6002      	str	r2, [r0, #0]
				CLR_BIT( REG_GPIOB_ODR, HW_DCMOTOR_PORT_1_R );
 80037a4:	6803      	ldr	r3, [r0, #0]
 80037a6:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 80037aa:	6001      	str	r1, [r0, #0]
 80037ac:	e7d3      	b.n	8003756 <Hw_DcMotor_SetDir+0x6>
 80037ae:	4802      	ldr	r0, [pc, #8]	; (80037b8 <Hw_DcMotor_SetDir+0x68>)
 80037b0:	4780      	blx	r0
 80037b2:	bd08      	pop	{r3, pc}
 80037b4:	20001394 	.word	0x20001394
 80037b8:	08003649 	.word	0x08003649

080037bc <Hw_DcMotor_Handle>:
void Hw_DcMotor_Handle( s16 SpeedLeft, s16 SpeedRight )
{
	u16 Pwm;


	if( SpeedLeft  >  HW_DCMOTOR_MAX_PWM )	SpeedLeft  =  HW_DCMOTOR_MAX_PWM;
 80037bc:	2864      	cmp	r0, #100	; 0x64
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_DcMotor_Handle( s16 SpeedLeft, s16 SpeedRight )
{
 80037be:	b570      	push	{r4, r5, r6, lr}
	u16 Pwm;


	if( SpeedLeft  >  HW_DCMOTOR_MAX_PWM )	SpeedLeft  =  HW_DCMOTOR_MAX_PWM;
 80037c0:	dc1f      	bgt.n	8003802 <Hw_DcMotor_Handle+0x46>
	if( SpeedLeft  < -HW_DCMOTOR_MAX_PWM )	SpeedLeft  = -HW_DCMOTOR_MAX_PWM;
 80037c2:	f06f 0463 	mvn.w	r4, #99	; 0x63
 80037c6:	42a0      	cmp	r0, r4
 80037c8:	bfa8      	it	ge
 80037ca:	4604      	movge	r4, r0
	if( SpeedRight >  HW_DCMOTOR_MAX_PWM )	SpeedRight =  HW_DCMOTOR_MAX_PWM;
 80037cc:	2964      	cmp	r1, #100	; 0x64
 80037ce:	dc1b      	bgt.n	8003808 <Hw_DcMotor_Handle+0x4c>
	if( SpeedRight < -HW_DCMOTOR_MAX_PWM )	SpeedRight = -HW_DCMOTOR_MAX_PWM;
 80037d0:	f06f 0563 	mvn.w	r5, #99	; 0x63
 80037d4:	42a9      	cmp	r1, r5
 80037d6:	bfa8      	it	ge
 80037d8:	460d      	movge	r5, r1


	if( SpeedLeft > 0 )
 80037da:	2c00      	cmp	r4, #0
 80037dc:	dd17      	ble.n	800380e <Hw_DcMotor_Handle+0x52>
 80037de:	b2a1      	uxth	r1, r4
 80037e0:	2000      	movs	r0, #0
 80037e2:	4e1e      	ldr	r6, [pc, #120]	; (800385c <Hw_DcMotor_Handle+0xa0>)
 80037e4:	47b0      	blx	r6
	{
		Pwm = SpeedLeft;
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LU, Pwm );
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LD, Pwm );		
		Hw_DcMotor_SetDir( HW_DCMOTOR_LU, HW_DCMOTOR_FOR );
 80037e6:	2000      	movs	r0, #0
 80037e8:	4601      	mov	r1, r0
 80037ea:	4c1d      	ldr	r4, [pc, #116]	; (8003860 <Hw_DcMotor_Handle+0xa4>)
 80037ec:	47a0      	blx	r4
		Hw_DcMotor_SetDir( HW_DCMOTOR_LU, HW_DCMOTOR_STOP );
		Hw_DcMotor_SetDir( HW_DCMOTOR_LD, HW_DCMOTOR_STOP );				
	}


	if( SpeedRight > 0 )
 80037ee:	2d00      	cmp	r5, #0
 80037f0:	dc18      	bgt.n	8003824 <Hw_DcMotor_Handle+0x68>
		Hw_DcMotor_SetPwm( HW_DCMOTOR_RD, Pwm );		
		Hw_DcMotor_SetDir( HW_DCMOTOR_RU, HW_DCMOTOR_FOR );
		Hw_DcMotor_SetDir( HW_DCMOTOR_RD, HW_DCMOTOR_FOR );		
	}
	else
	if( SpeedRight < 0 )
 80037f2:	d120      	bne.n	8003836 <Hw_DcMotor_Handle+0x7a>
 80037f4:	4628      	mov	r0, r5
 80037f6:	4629      	mov	r1, r5
 80037f8:	47b0      	blx	r6
	}
	else
	{
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LU, 0 );
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LD, 0 );				
		Hw_DcMotor_SetDir( HW_DCMOTOR_RU, HW_DCMOTOR_STOP );
 80037fa:	2001      	movs	r0, #1
 80037fc:	2102      	movs	r1, #2
 80037fe:	47a0      	blx	r4
 8003800:	bd70      	pop	{r4, r5, r6, pc}
void Hw_DcMotor_Handle( s16 SpeedLeft, s16 SpeedRight )
{
	u16 Pwm;


	if( SpeedLeft  >  HW_DCMOTOR_MAX_PWM )	SpeedLeft  =  HW_DCMOTOR_MAX_PWM;
 8003802:	2464      	movs	r4, #100	; 0x64
	if( SpeedLeft  < -HW_DCMOTOR_MAX_PWM )	SpeedLeft  = -HW_DCMOTOR_MAX_PWM;
	if( SpeedRight >  HW_DCMOTOR_MAX_PWM )	SpeedRight =  HW_DCMOTOR_MAX_PWM;
 8003804:	2964      	cmp	r1, #100	; 0x64
 8003806:	dde3      	ble.n	80037d0 <Hw_DcMotor_Handle+0x14>
 8003808:	2564      	movs	r5, #100	; 0x64
	if( SpeedRight < -HW_DCMOTOR_MAX_PWM )	SpeedRight = -HW_DCMOTOR_MAX_PWM;


	if( SpeedLeft > 0 )
 800380a:	2c00      	cmp	r4, #0
 800380c:	dce7      	bgt.n	80037de <Hw_DcMotor_Handle+0x22>
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LD, Pwm );		
		Hw_DcMotor_SetDir( HW_DCMOTOR_LU, HW_DCMOTOR_FOR );
		Hw_DcMotor_SetDir( HW_DCMOTOR_LD, HW_DCMOTOR_FOR );		
	}
	else
	if( SpeedLeft < 0 )
 800380e:	d11a      	bne.n	8003846 <Hw_DcMotor_Handle+0x8a>
 8003810:	4621      	mov	r1, r4
 8003812:	4620      	mov	r0, r4
 8003814:	4e11      	ldr	r6, [pc, #68]	; (800385c <Hw_DcMotor_Handle+0xa0>)
 8003816:	47b0      	blx	r6
	}
	else
	{
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LU, 0 );
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LD, 0 );				
		Hw_DcMotor_SetDir( HW_DCMOTOR_LU, HW_DCMOTOR_STOP );
 8003818:	4620      	mov	r0, r4
 800381a:	2102      	movs	r1, #2
 800381c:	4c10      	ldr	r4, [pc, #64]	; (8003860 <Hw_DcMotor_Handle+0xa4>)
 800381e:	47a0      	blx	r4
		Hw_DcMotor_SetDir( HW_DCMOTOR_LD, HW_DCMOTOR_STOP );				
	}


	if( SpeedRight > 0 )
 8003820:	2d00      	cmp	r5, #0
 8003822:	dde6      	ble.n	80037f2 <Hw_DcMotor_Handle+0x36>
 8003824:	b2a9      	uxth	r1, r5
 8003826:	2001      	movs	r0, #1
 8003828:	47b0      	blx	r6
---------------------------------------------------------------------------*/
void Hw_DcMotor_SetDir( u8 Ch, u8 Dir  )
{
	if( Ch >= HW_DCMOTOR_MAX_CH ) return;

	Hw_DcMotor_State[Ch].Dir = Dir;
 800382a:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <Hw_DcMotor_Handle+0xa8>)
 800382c:	2200      	movs	r2, #0
 800382e:	71da      	strb	r2, [r3, #7]
 8003830:	490d      	ldr	r1, [pc, #52]	; (8003868 <Hw_DcMotor_Handle+0xac>)
 8003832:	4788      	blx	r1
 8003834:	bd70      	pop	{r4, r5, r6, pc}
		Hw_DcMotor_SetDir( HW_DCMOTOR_RD, HW_DCMOTOR_FOR );		
	}
	else
	if( SpeedRight < 0 )
	{
		Pwm = -SpeedRight;
 8003836:	4268      	negs	r0, r5
 8003838:	b281      	uxth	r1, r0
 800383a:	2001      	movs	r0, #1
 800383c:	47b0      	blx	r6
		Hw_DcMotor_SetPwm( HW_DCMOTOR_RU, Pwm );
		Hw_DcMotor_SetPwm( HW_DCMOTOR_RD, Pwm );		
		Hw_DcMotor_SetDir( HW_DCMOTOR_RU, HW_DCMOTOR_BACK );
 800383e:	2001      	movs	r0, #1
 8003840:	4601      	mov	r1, r0
 8003842:	47a0      	blx	r4
 8003844:	bd70      	pop	{r4, r5, r6, pc}
		Hw_DcMotor_SetDir( HW_DCMOTOR_LD, HW_DCMOTOR_FOR );		
	}
	else
	if( SpeedLeft < 0 )
	{
		Pwm = -SpeedLeft;
 8003846:	4261      	negs	r1, r4
 8003848:	2000      	movs	r0, #0
 800384a:	b289      	uxth	r1, r1
 800384c:	4e03      	ldr	r6, [pc, #12]	; (800385c <Hw_DcMotor_Handle+0xa0>)
 800384e:	47b0      	blx	r6
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LU, Pwm );
		Hw_DcMotor_SetPwm( HW_DCMOTOR_LD, Pwm );		
		Hw_DcMotor_SetDir( HW_DCMOTOR_LU, HW_DCMOTOR_BACK );
 8003850:	4c03      	ldr	r4, [pc, #12]	; (8003860 <Hw_DcMotor_Handle+0xa4>)
 8003852:	2000      	movs	r0, #0
 8003854:	2101      	movs	r1, #1
 8003856:	47a0      	blx	r4
 8003858:	e7c9      	b.n	80037ee <Hw_DcMotor_Handle+0x32>
 800385a:	bf00      	nop
 800385c:	0800361d 	.word	0x0800361d
 8003860:	08003751 	.word	0x08003751
 8003864:	20001394 	.word	0x20001394
 8003868:	08003649 	.word	0x08003649

0800386c <Hw_Pwm_IO_Setup>:
{	
	//-- GPIO 
	//
	//-- PWM0 PB.0
	//
	REG_GPIOB_CRL &= ~(0x0F << ( 0));	// Clear
 800386c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003870:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	f022 000f 	bic.w	r0, r2, #15
 800387a:	6018      	str	r0, [r3, #0]
	REG_GPIOB_CRL |=  (0x03 << ( 0));	// MODE, PB.0 Output mode, max speed 50Mhz
 800387c:	6819      	ldr	r1, [r3, #0]
 800387e:	f041 0203 	orr.w	r2, r1, #3
 8003882:	601a      	str	r2, [r3, #0]
	REG_GPIOB_CRL |=  (0x02 << ( 2));	// CNF,  PB.0 Alternate function output Push-pull
 8003884:	6818      	ldr	r0, [r3, #0]
 8003886:	f040 0108 	orr.w	r1, r0, #8
 800388a:	6019      	str	r1, [r3, #0]

	//-- PWM1 PB.1
	//
	REG_GPIOB_CRL &= ~(0x0F << ( 4));	// Clear
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	f022 00f0 	bic.w	r0, r2, #240	; 0xf0
 8003892:	6018      	str	r0, [r3, #0]
	REG_GPIOB_CRL |=  (0x03 << ( 4));	// MODE, PB.1 Output mode, max speed 50Mhz
 8003894:	6819      	ldr	r1, [r3, #0]
 8003896:	f041 0230 	orr.w	r2, r1, #48	; 0x30
 800389a:	601a      	str	r2, [r3, #0]
	REG_GPIOB_CRL |=  (0x02 << ( 6));	// CNF,  PB.1 Alternate function output Push-pull
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 80038a2:	6019      	str	r1, [r3, #0]
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop

080038a8 <Hw_Pwm_Timer_Setup>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Pwm_Timer_Setup(void)
{	
	SET_BIT( REG_RCC_APB1ENR, 1 );		// TIM3 Clock Enable APB1*2 = 72Mhz
 80038a8:	f241 001c 	movw	r0, #4124	; 0x101c
 80038ac:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80038b0:	6803      	ldr	r3, [r0, #0]
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Pwm_Timer_Setup(void)
{	
 80038b2:	b4f0      	push	{r4, r5, r6, r7}
	SET_BIT( REG_RCC_APB1ENR, 1 );		// TIM3 Clock Enable APB1*2 = 72Mhz
 80038b4:	f043 0c02 	orr.w	ip, r3, #2

	REG_TIM3_PSC = (72*8)-1; 				// 72Mhz/(72*4) = 1Mhz
 80038b8:	f44f 6785 	mov.w	r7, #1064	; 0x428
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Pwm_Timer_Setup(void)
{	
	SET_BIT( REG_RCC_APB1ENR, 1 );		// TIM3 Clock Enable APB1*2 = 72Mhz
 80038bc:	f8c0 c000 	str.w	ip, [r0]

	REG_TIM3_PSC = (72*8)-1; 				// 72Mhz/(72*4) = 1Mhz


	REG_TIM3_CR1 = ( 1<< 7 );			// TIMx_ARR register is buffered 
 80038c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
---------------------------------------------------------------------------*/
void Hw_Pwm_Timer_Setup(void)
{	
	SET_BIT( REG_RCC_APB1ENR, 1 );		// TIM3 Clock Enable APB1*2 = 72Mhz

	REG_TIM3_PSC = (72*8)-1; 				// 72Mhz/(72*4) = 1Mhz
 80038c4:	f240 203f 	movw	r0, #575	; 0x23f
 80038c8:	f2c4 0700 	movt	r7, #16384	; 0x4000
 80038cc:	6038      	str	r0, [r7, #0]


	REG_TIM3_CR1 = ( 1<< 7 );			// TIMx_ARR register is buffered 
 80038ce:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80038d2:	2080      	movs	r0, #128	; 0x80
	REG_TIM3_CR2 = 0;					
 80038d4:	f240 4604 	movw	r6, #1028	; 0x404

	REG_TIM3_CCMR2 = 0 
 80038d8:	f240 451c 	movw	r5, #1052	; 0x41c
	SET_BIT( REG_RCC_APB1ENR, 1 );		// TIM3 Clock Enable APB1*2 = 72Mhz

	REG_TIM3_PSC = (72*8)-1; 				// 72Mhz/(72*4) = 1Mhz


	REG_TIM3_CR1 = ( 1<< 7 );			// TIMx_ARR register is buffered 
 80038dc:	6010      	str	r0, [r2, #0]
	REG_TIM3_CR2 = 0;					
 80038de:	2100      	movs	r1, #0

	REG_TIM3_CCMR2 = 0 
 80038e0:	f2c4 0500 	movt	r5, #16384	; 0x4000
 80038e4:	f646 0068 	movw	r0, #26728	; 0x6868
		| ( 0x06 <<  4)					// OE3
		| ( 1    <<  3)					// OC3PE Output compare3 preload enable
		| ( 0x06 << 12)					// OE4
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	
 80038e8:	f240 442c 	movw	r4, #1068	; 0x42c

	REG_TIM3_PSC = (72*8)-1; 				// 72Mhz/(72*4) = 1Mhz


	REG_TIM3_CR1 = ( 1<< 7 );			// TIMx_ARR register is buffered 
	REG_TIM3_CR2 = 0;					
 80038ec:	f2c4 0600 	movt	r6, #16384	; 0x4000
 80038f0:	6031      	str	r1, [r6, #0]
		| ( 0x06 <<  4)					// OE3
		| ( 1    <<  3)					// OC3PE Output compare3 preload enable
		| ( 0x06 << 12)					// OE4
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	
 80038f2:	f2c4 0400 	movt	r4, #16384	; 0x4000


	REG_TIM3_CR1 = ( 1<< 7 );			// TIMx_ARR register is buffered 
	REG_TIM3_CR2 = 0;					

	REG_TIM3_CCMR2 = 0 
 80038f6:	6028      	str	r0, [r5, #0]
		| ( 0x06 << 12)					// OE4
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	

	SET_BIT( REG_TIM3_CCER,  8 );		// CC3E : Enable
 80038f8:	f44f 6384 	mov.w	r3, #1056	; 0x420
		| ( 0x06 <<  4)					// OE3
		| ( 1    <<  3)					// OC3PE Output compare3 preload enable
		| ( 0x06 << 12)					// OE4
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	
 80038fc:	f240 35e7 	movw	r5, #999	; 0x3e7
 8003900:	6025      	str	r5, [r4, #0]

	SET_BIT( REG_TIM3_CCER,  8 );		// CC3E : Enable
 8003902:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003906:	6818      	ldr	r0, [r3, #0]
void Hw_Pwm_SetDuty( u8 Ch, u16 DutyRatio )
{
	switch( Ch )
	{
		case 0:
			REG_TIM3_CCR3 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 8003908:	f240 443c 	movw	r4, #1084	; 0x43c
		| ( 0x06 << 12)					// OE4
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	

	SET_BIT( REG_TIM3_CCER,  8 );		// CC3E : Enable
 800390c:	f440 7580 	orr.w	r5, r0, #256	; 0x100
 8003910:	601d      	str	r5, [r3, #0]
	SET_BIT( REG_TIM3_CCER, 12 );		// CC4E : Enable
 8003912:	681d      	ldr	r5, [r3, #0]
	{
		case 0:
			REG_TIM3_CCR3 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;

		case 1:
			REG_TIM3_CCR4 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 8003914:	f44f 6088 	mov.w	r0, #1088	; 0x440
 8003918:	f2c4 0000 	movt	r0, #16384	; 0x4000
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	

	SET_BIT( REG_TIM3_CCER,  8 );		// CC3E : Enable
	SET_BIT( REG_TIM3_CCER, 12 );		// CC4E : Enable
 800391c:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
void Hw_Pwm_SetDuty( u8 Ch, u16 DutyRatio )
{
	switch( Ch )
	{
		case 0:
			REG_TIM3_CCR3 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 8003920:	f2c4 0400 	movt	r4, #16384	; 0x4000
		| ( 1    << 11);				// OC4PE Output compare3 preload enable
	
	REG_TIM3_ARR = HW_PWM_PERIOD-1;		// 1000us = 1Khz 	

	SET_BIT( REG_TIM3_CCER,  8 );		// CC3E : Enable
	SET_BIT( REG_TIM3_CCER, 12 );		// CC4E : Enable
 8003924:	601d      	str	r5, [r3, #0]
void Hw_Pwm_SetDuty( u8 Ch, u16 DutyRatio )
{
	switch( Ch )
	{
		case 0:
			REG_TIM3_CCR3 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 8003926:	6021      	str	r1, [r4, #0]

		case 1:
			REG_TIM3_CCR4 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 8003928:	6001      	str	r1, [r0, #0]
 800392a:	6001      	str	r1, [r0, #0]
	SET_BIT( REG_TIM3_CCER, 12 );		// CC4E : Enable

	Hw_Pwm_SetDuty(0, 0);
	Hw_Pwm_SetDuty(1, 0);

	SET_BIT( REG_TIM3_CR1, 0 );			// Counter Enable 
 800392c:	6811      	ldr	r1, [r2, #0]
 800392e:	f041 0301 	orr.w	r3, r1, #1
 8003932:	6013      	str	r3, [r2, #0]
}
 8003934:	bcf0      	pop	{r4, r5, r6, r7}
 8003936:	4770      	bx	lr

08003938 <Hw_Pwm_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Pwm_Init(void)
{	
 8003938:	b508      	push	{r3, lr}
	Hw_Pwm_IO_Setup();
 800393a:	f643 036d 	movw	r3, #14445	; 0x386d
 800393e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003942:	4798      	blx	r3
	Hw_Pwm_Timer_Setup();
 8003944:	f643 00a9 	movw	r0, #14505	; 0x38a9
 8003948:	f6c0 0000 	movt	r0, #2048	; 0x800
 800394c:	4780      	blx	r0
 800394e:	bd08      	pop	{r3, pc}

08003950 <Hw_Pwm_SetPercent>:
---------------------------------------------------------------------------*/
void Hw_Pwm_SetPercent( u8 Ch, u16 PercentRatio )
{
	if( PercentRatio > 100 ) PercentRatio = 100;

	Hw_Pwm_SetDuty( Ch, PercentRatio * HW_PWM_PERIOD / 100 );
 8003950:	2964      	cmp	r1, #100	; 0x64
 8003952:	bf28      	it	cs
 8003954:	2164      	movcs	r1, #100	; 0x64
 8003956:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800395a:	004a      	lsls	r2, r1, #1
 800395c:	b291      	uxth	r1, r2
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Pwm_SetDuty( u8 Ch, u16 DutyRatio )
{
	switch( Ch )
 800395e:	b950      	cbnz	r0, 8003976 <Hw_Pwm_SetPercent+0x26>
	{
		case 0:
			REG_TIM3_CCR3 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 8003960:	f240 433c 	movw	r3, #1084	; 0x43c
 8003964:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003968:	6019      	str	r1, [r3, #0]

		case 1:
			REG_TIM3_CCR4 = DutyRatio * HW_PWM_PERIOD / HW_PWM_MAX_DUTY;
 800396a:	f44f 6088 	mov.w	r0, #1088	; 0x440
 800396e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003972:	6001      	str	r1, [r0, #0]
 8003974:	4770      	bx	lr
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Pwm_SetDuty( u8 Ch, u16 DutyRatio )
{
	switch( Ch )
 8003976:	2801      	cmp	r0, #1
 8003978:	d0f7      	beq.n	800396a <Hw_Pwm_SetPercent+0x1a>
 800397a:	4770      	bx	lr

0800397c <Hw_Sonic_ISR>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_ISR(void)
{
 800397c:	b538      	push	{r3, r4, r5, lr}
	u16	TimerWidth;

    if ( REG_EXTI_PR & (1<<14) )
 800397e:	f240 4314 	movw	r3, #1044	; 0x414
 8003982:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003986:	6818      	ldr	r0, [r3, #0]
 8003988:	0442      	lsls	r2, r0, #17
 800398a:	d50d      	bpl.n	80039a8 <Hw_Sonic_ISR+0x2c>
    {

    	if( Hw_Sonic_Log[0].Edge == 0 )
 800398c:	4c31      	ldr	r4, [pc, #196]	; (8003a54 <Hw_Sonic_ISR+0xd8>)
 800398e:	7863      	ldrb	r3, [r4, #1]
 8003990:	b32b      	cbz	r3, 80039de <Hw_Sonic_ISR+0x62>
    	{
    		Hw_Sonic_Log[0].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[0].Edge == 1 )
 8003992:	2b01      	cmp	r3, #1
 8003994:	d029      	beq.n	80039ea <Hw_Sonic_ISR+0x6e>

    	Hw_Sonic_Log[0].Edge++;

        //--    Clear
		//
		REG_EXTI_PR = (1<<14);
 8003996:	f240 4114 	movw	r1, #1044	; 0x414
    			Hw_Sonic_Log[0].CaptureTimerWidth = TimerWidth;
    			Hw_Sonic_Log[0].DistanceMM        = TimerWidth*332/2000;
    		}
    	}

    	Hw_Sonic_Log[0].Edge++;
 800399a:	1c5a      	adds	r2, r3, #1

        //--    Clear
		//
		REG_EXTI_PR = (1<<14);
 800399c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80039a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    			Hw_Sonic_Log[0].CaptureTimerWidth = TimerWidth;
    			Hw_Sonic_Log[0].DistanceMM        = TimerWidth*332/2000;
    		}
    	}

    	Hw_Sonic_Log[0].Edge++;
 80039a4:	7062      	strb	r2, [r4, #1]

        //--    Clear
		//
		REG_EXTI_PR = (1<<14);
 80039a6:	6008      	str	r0, [r1, #0]

    }

    if ( REG_EXTI_PR & (1<<15) )
 80039a8:	f240 4314 	movw	r3, #1044	; 0x414
 80039ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80039b0:	6819      	ldr	r1, [r3, #0]
 80039b2:	040b      	lsls	r3, r1, #16
 80039b4:	d50d      	bpl.n	80039d2 <Hw_Sonic_ISR+0x56>
    {
    	if( Hw_Sonic_Log[1].Edge == 0 )
 80039b6:	4c27      	ldr	r4, [pc, #156]	; (8003a54 <Hw_Sonic_ISR+0xd8>)
 80039b8:	7ae3      	ldrb	r3, [r4, #11]
 80039ba:	b15b      	cbz	r3, 80039d4 <Hw_Sonic_ISR+0x58>
    	{
    		Hw_Sonic_Log[1].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[1].Edge == 1 )
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d02c      	beq.n	8003a1a <Hw_Sonic_ISR+0x9e>

    	Hw_Sonic_Log[1].Edge++;

        //--    Clear
		//
		REG_EXTI_PR = (1<<15);
 80039c0:	f240 4014 	movw	r0, #1044	; 0x414
    			Hw_Sonic_Log[1].CaptureTimerWidth = TimerWidth;
    			Hw_Sonic_Log[1].DistanceMM        = TimerWidth*332/2000;
    		}
    	}

    	Hw_Sonic_Log[1].Edge++;
 80039c4:	1c5a      	adds	r2, r3, #1

        //--    Clear
		//
		REG_EXTI_PR = (1<<15);
 80039c6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80039ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    			Hw_Sonic_Log[1].CaptureTimerWidth = TimerWidth;
    			Hw_Sonic_Log[1].DistanceMM        = TimerWidth*332/2000;
    		}
    	}

    	Hw_Sonic_Log[1].Edge++;
 80039ce:	72e2      	strb	r2, [r4, #11]

        //--    Clear
		//
		REG_EXTI_PR = (1<<15);
 80039d0:	6001      	str	r1, [r0, #0]
 80039d2:	bd38      	pop	{r3, r4, r5, pc}

    if ( REG_EXTI_PR & (1<<15) )
    {
    	if( Hw_Sonic_Log[1].Edge == 0 )
    	{
    		Hw_Sonic_Log[1].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();
 80039d4:	4a20      	ldr	r2, [pc, #128]	; (8003a58 <Hw_Sonic_ISR+0xdc>)
 80039d6:	4790      	blx	r2
 80039d8:	7ae3      	ldrb	r3, [r4, #11]
 80039da:	81a0      	strh	r0, [r4, #12]
 80039dc:	e7ee      	b.n	80039bc <Hw_Sonic_ISR+0x40>
    if ( REG_EXTI_PR & (1<<14) )
    {

    	if( Hw_Sonic_Log[0].Edge == 0 )
    	{
    		Hw_Sonic_Log[0].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();
 80039de:	491e      	ldr	r1, [pc, #120]	; (8003a58 <Hw_Sonic_ISR+0xdc>)
 80039e0:	4788      	blx	r1
 80039e2:	7863      	ldrb	r3, [r4, #1]
 80039e4:	8060      	strh	r0, [r4, #2]

    	}
    	if( Hw_Sonic_Log[0].Edge == 1 )
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d1d5      	bne.n	8003996 <Hw_Sonic_ISR+0x1a>
    	{
    		Hw_Sonic_Log[0].CaptureTimerValueEnd = Hw_Timer_Get_u16Count_Usec();
 80039ea:	4a1b      	ldr	r2, [pc, #108]	; (8003a58 <Hw_Sonic_ISR+0xdc>)
 80039ec:	4790      	blx	r2

    		TimerWidth = Hw_Sonic_Log[0].CaptureTimerValueEnd - Hw_Sonic_Log[0].CaptureTimerValueStart;
 80039ee:	8863      	ldrh	r3, [r4, #2]
    		Hw_Sonic_Log[0].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[0].Edge == 1 )
    	{
    		Hw_Sonic_Log[0].CaptureTimerValueEnd = Hw_Timer_Get_u16Count_Usec();
 80039f0:	80a0      	strh	r0, [r4, #4]

    		TimerWidth = Hw_Sonic_Log[0].CaptureTimerValueEnd - Hw_Sonic_Log[0].CaptureTimerValueStart;
 80039f2:	1ac0      	subs	r0, r0, r3
 80039f4:	b281      	uxth	r1, r0

    		if( TimerWidth > 150 )
 80039f6:	2996      	cmp	r1, #150	; 0x96
    		Hw_Sonic_Log[0].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[0].Edge == 1 )
    	{
    		Hw_Sonic_Log[0].CaptureTimerValueEnd = Hw_Timer_Get_u16Count_Usec();
 80039f8:	4a16      	ldr	r2, [pc, #88]	; (8003a54 <Hw_Sonic_ISR+0xd8>)

    		TimerWidth = Hw_Sonic_Log[0].CaptureTimerValueEnd - Hw_Sonic_Log[0].CaptureTimerValueStart;

    		if( TimerWidth > 150 )
 80039fa:	d928      	bls.n	8003a4e <Hw_Sonic_ISR+0xd2>
    		{
    			Hw_Sonic_Log[0].CaptureTimerWidth = TimerWidth;
    			Hw_Sonic_Log[0].DistanceMM        = TimerWidth*332/2000;
 80039fc:	f44f 75a6 	mov.w	r5, #332	; 0x14c
 8003a00:	fb05 f001 	mul.w	r0, r5, r1
 8003a04:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8003a08:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8003a0c:	fb83 5000 	smull	r5, r0, r3, r0
 8003a10:	09c5      	lsrs	r5, r0, #7
 8003a12:	7853      	ldrb	r3, [r2, #1]

    		TimerWidth = Hw_Sonic_Log[0].CaptureTimerValueEnd - Hw_Sonic_Log[0].CaptureTimerValueStart;

    		if( TimerWidth > 150 )
    		{
    			Hw_Sonic_Log[0].CaptureTimerWidth = TimerWidth;
 8003a14:	80d1      	strh	r1, [r2, #6]
    			Hw_Sonic_Log[0].DistanceMM        = TimerWidth*332/2000;
 8003a16:	8115      	strh	r5, [r2, #8]
 8003a18:	e7bd      	b.n	8003996 <Hw_Sonic_ISR+0x1a>
    		Hw_Sonic_Log[1].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[1].Edge == 1 )
    	{
    		Hw_Sonic_Log[1].CaptureTimerValueEnd = Hw_Timer_Get_u16Count_Usec();
 8003a1a:	480f      	ldr	r0, [pc, #60]	; (8003a58 <Hw_Sonic_ISR+0xdc>)
 8003a1c:	4780      	blx	r0

    		TimerWidth = Hw_Sonic_Log[1].CaptureTimerValueEnd - Hw_Sonic_Log[1].CaptureTimerValueStart;
 8003a1e:	89a3      	ldrh	r3, [r4, #12]
    		Hw_Sonic_Log[1].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[1].Edge == 1 )
    	{
    		Hw_Sonic_Log[1].CaptureTimerValueEnd = Hw_Timer_Get_u16Count_Usec();
 8003a20:	81e0      	strh	r0, [r4, #14]

    		TimerWidth = Hw_Sonic_Log[1].CaptureTimerValueEnd - Hw_Sonic_Log[1].CaptureTimerValueStart;
 8003a22:	1ac1      	subs	r1, r0, r3
 8003a24:	b288      	uxth	r0, r1

    		if( TimerWidth > 150 )
 8003a26:	2896      	cmp	r0, #150	; 0x96
    		Hw_Sonic_Log[1].CaptureTimerValueStart = Hw_Timer_Get_u16Count_Usec();

    	}
    	if( Hw_Sonic_Log[1].Edge == 1 )
    	{
    		Hw_Sonic_Log[1].CaptureTimerValueEnd = Hw_Timer_Get_u16Count_Usec();
 8003a28:	4a0a      	ldr	r2, [pc, #40]	; (8003a54 <Hw_Sonic_ISR+0xd8>)

    		TimerWidth = Hw_Sonic_Log[1].CaptureTimerValueEnd - Hw_Sonic_Log[1].CaptureTimerValueStart;

    		if( TimerWidth > 150 )
 8003a2a:	d90e      	bls.n	8003a4a <Hw_Sonic_ISR+0xce>
    		{
    			Hw_Sonic_Log[1].CaptureTimerWidth = TimerWidth;
    			Hw_Sonic_Log[1].DistanceMM        = TimerWidth*332/2000;
 8003a2c:	f44f 75a6 	mov.w	r5, #332	; 0x14c
 8003a30:	fb05 f100 	mul.w	r1, r5, r0
 8003a34:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8003a38:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8003a3c:	fb83 5101 	smull	r5, r1, r3, r1
 8003a40:	09cd      	lsrs	r5, r1, #7
 8003a42:	7ad3      	ldrb	r3, [r2, #11]

    		TimerWidth = Hw_Sonic_Log[1].CaptureTimerValueEnd - Hw_Sonic_Log[1].CaptureTimerValueStart;

    		if( TimerWidth > 150 )
    		{
    			Hw_Sonic_Log[1].CaptureTimerWidth = TimerWidth;
 8003a44:	8210      	strh	r0, [r2, #16]
    			Hw_Sonic_Log[1].DistanceMM        = TimerWidth*332/2000;
 8003a46:	8255      	strh	r5, [r2, #18]
 8003a48:	e7ba      	b.n	80039c0 <Hw_Sonic_ISR+0x44>
 8003a4a:	7ad3      	ldrb	r3, [r2, #11]
 8003a4c:	e7b8      	b.n	80039c0 <Hw_Sonic_ISR+0x44>
 8003a4e:	7853      	ldrb	r3, [r2, #1]
 8003a50:	e7a1      	b.n	8003996 <Hw_Sonic_ISR+0x1a>
 8003a52:	bf00      	nop
 8003a54:	200013a0 	.word	0x200013a0
 8003a58:	08003519 	.word	0x08003519

08003a5c <Hw_Sonic_ExIntEnable.part.1>:
	switch( Ch )
	{
		case 0:
			// EXTI14 Enable
			// 
			REG_EXTI_EMR |= (1<<14);	// Event Enable
 8003a5c:	f240 4204 	movw	r2, #1028	; 0x404
 8003a60:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003a64:	6811      	ldr	r1, [r2, #0]
			REG_EXTI_IMR |= (1<<14);	// Interrupt nable	
 8003a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
	switch( Ch )
	{
		case 0:
			// EXTI14 Enable
			// 
			REG_EXTI_EMR |= (1<<14);	// Event Enable
 8003a6a:	f441 4080 	orr.w	r0, r1, #16384	; 0x4000
 8003a6e:	6010      	str	r0, [r2, #0]
			REG_EXTI_IMR |= (1<<14);	// Interrupt nable	
 8003a70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	f442 4180 	orr.w	r1, r2, #16384	; 0x4000
 8003a7a:	6019      	str	r1, [r3, #0]
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop

08003a80 <Hw_Sonic_ExIntEnable>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_ExIntEnable( u8 Ch )
{
 8003a80:	b508      	push	{r3, lr}

	switch( Ch )
 8003a82:	b910      	cbnz	r0, 8003a8a <Hw_Sonic_ExIntEnable+0xa>
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <Hw_Sonic_ExIntEnable+0x34>)
 8003a86:	4798      	blx	r3
 8003a88:	bd08      	pop	{r3, pc}
 8003a8a:	2801      	cmp	r0, #1
 8003a8c:	d000      	beq.n	8003a90 <Hw_Sonic_ExIntEnable+0x10>
 8003a8e:	bd08      	pop	{r3, pc}
			break;

		case 1:
			// EXTI15 Enable
			// 
			REG_EXTI_EMR |= (1<<15);	// Event Enable
 8003a90:	f240 4204 	movw	r2, #1028	; 0x404
 8003a94:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003a98:	6811      	ldr	r1, [r2, #0]
			REG_EXTI_IMR |= (1<<15);	// Interrupt nable	
 8003a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
			break;

		case 1:
			// EXTI15 Enable
			// 
			REG_EXTI_EMR |= (1<<15);	// Event Enable
 8003a9e:	f441 4000 	orr.w	r0, r1, #32768	; 0x8000
 8003aa2:	6010      	str	r0, [r2, #0]
			REG_EXTI_IMR |= (1<<15);	// Interrupt nable	
 8003aa4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8003aae:	6019      	str	r1, [r3, #0]
 8003ab0:	bd08      	pop	{r3, pc}
 8003ab2:	bf00      	nop
 8003ab4:	08003a5d 	.word	0x08003a5d

08003ab8 <Hw_Sonic_ExIntDisable>:
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_ExIntDisable( u8 Ch )
{

	switch( Ch )
 8003ab8:	b980      	cbnz	r0, 8003adc <Hw_Sonic_ExIntDisable+0x24>
	{
		case 0:
			// EXTI14 Disable
			// 
			REG_EXTI_EMR &= ~(1<<14);	// Event Enable
 8003aba:	f240 4004 	movw	r0, #1028	; 0x404
 8003abe:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ac2:	6802      	ldr	r2, [r0, #0]
			REG_EXTI_IMR &= ~(1<<14);	// Interrupt nable
 8003ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
	switch( Ch )
	{
		case 0:
			// EXTI14 Disable
			// 
			REG_EXTI_EMR &= ~(1<<14);	// Event Enable
 8003ac8:	f422 4180 	bic.w	r1, r2, #16384	; 0x4000
 8003acc:	6001      	str	r1, [r0, #0]
			REG_EXTI_IMR &= ~(1<<14);	// Interrupt nable
 8003ace:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ad2:	6818      	ldr	r0, [r3, #0]
 8003ad4:	f420 4280 	bic.w	r2, r0, #16384	; 0x4000
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	4770      	bx	lr
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_ExIntDisable( u8 Ch )
{

	switch( Ch )
 8003adc:	2801      	cmp	r0, #1
 8003ade:	d000      	beq.n	8003ae2 <Hw_Sonic_ExIntDisable+0x2a>
 8003ae0:	4770      	bx	lr
			REG_EXTI_IMR &= ~(1<<14);	// Interrupt nable
			break;
		case 1:
			// EXTI15 Disable
			// 
			REG_EXTI_EMR &= ~(1<<15);	// Event Enable
 8003ae2:	f240 4204 	movw	r2, #1028	; 0x404
 8003ae6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003aea:	6811      	ldr	r1, [r2, #0]
			REG_EXTI_IMR &= ~(1<<15);	// Interrupt nable
 8003aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
			REG_EXTI_IMR &= ~(1<<14);	// Interrupt nable
			break;
		case 1:
			// EXTI15 Disable
			// 
			REG_EXTI_EMR &= ~(1<<15);	// Event Enable
 8003af0:	f421 4000 	bic.w	r0, r1, #32768	; 0x8000
 8003af4:	6010      	str	r0, [r2, #0]
			REG_EXTI_IMR &= ~(1<<15);	// Interrupt nable
 8003af6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8003b00:	6019      	str	r1, [r3, #0]
 8003b02:	4770      	bx	lr

08003b04 <Hw_Sonic_SetPortDirIN>:
---------------------------------------------------------------------------*/
void Hw_Sonic_SetPortDirIN( u8 Ch )
{


	switch( Ch )
 8003b04:	b9b0      	cbnz	r0, 8003b34 <Hw_Sonic_SetPortDirIN+0x30>
	{
		case 0:
			REG_GPIOC_CRH &= ~(0x0F << ((14-8)*4+0));	// Clear
 8003b06:	f241 0304 	movw	r3, #4100	; 0x1004
 8003b0a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b0e:	6819      	ldr	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x00 << ((14-8)*4+0));	// MODE, PC.14 Input Mode
			REG_GPIOC_CRH |=  (0x02 << ((14-8)*4+2));	// CNF,  PC.14 Pull Up/DOwn

			SET_BIT( REG_GPIOC_ODR, 14 );	
 8003b10:	f241 020c 	movw	r2, #4108	; 0x100c


	switch( Ch )
	{
		case 0:
			REG_GPIOC_CRH &= ~(0x0F << ((14-8)*4+0));	// Clear
 8003b14:	f021 6070 	bic.w	r0, r1, #251658240	; 0xf000000
 8003b18:	6018      	str	r0, [r3, #0]
			REG_GPIOC_CRH |=  (0x00 << ((14-8)*4+0));	// MODE, PC.14 Input Mode
 8003b1a:	6819      	ldr	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x02 << ((14-8)*4+2));	// CNF,  PC.14 Pull Up/DOwn

			SET_BIT( REG_GPIOC_ODR, 14 );	
 8003b1c:	f2c4 0201 	movt	r2, #16385	; 0x4001

	switch( Ch )
	{
		case 0:
			REG_GPIOC_CRH &= ~(0x0F << ((14-8)*4+0));	// Clear
			REG_GPIOC_CRH |=  (0x00 << ((14-8)*4+0));	// MODE, PC.14 Input Mode
 8003b20:	6019      	str	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x02 << ((14-8)*4+2));	// CNF,  PC.14 Pull Up/DOwn
 8003b22:	6818      	ldr	r0, [r3, #0]
 8003b24:	f040 6100 	orr.w	r1, r0, #134217728	; 0x8000000
 8003b28:	6019      	str	r1, [r3, #0]

			SET_BIT( REG_GPIOC_ODR, 14 );	
 8003b2a:	6813      	ldr	r3, [r2, #0]
 8003b2c:	f443 4080 	orr.w	r0, r3, #16384	; 0x4000
 8003b30:	6010      	str	r0, [r2, #0]
			break;
 8003b32:	4770      	bx	lr
---------------------------------------------------------------------------*/
void Hw_Sonic_SetPortDirIN( u8 Ch )
{


	switch( Ch )
 8003b34:	2801      	cmp	r0, #1
 8003b36:	d000      	beq.n	8003b3a <Hw_Sonic_SetPortDirIN+0x36>
 8003b38:	4770      	bx	lr

			SET_BIT( REG_GPIOC_ODR, 14 );	
			break;

		case 1:
			REG_GPIOC_CRH &= ~(0x0F << ((15-8)*4+0));	// Clear
 8003b3a:	f241 0304 	movw	r3, #4100	; 0x1004
 8003b3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b42:	6819      	ldr	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x00 << ((15-8)*4+0));	// MODE, PC.15 Input Mode
			REG_GPIOC_CRH |=  (0x02 << ((15-8)*4+2));	// CNF,  PC.15 Pull Up/DOwn

			SET_BIT( REG_GPIOC_ODR, 15 );	
 8003b44:	f241 020c 	movw	r2, #4108	; 0x100c

			SET_BIT( REG_GPIOC_ODR, 14 );	
			break;

		case 1:
			REG_GPIOC_CRH &= ~(0x0F << ((15-8)*4+0));	// Clear
 8003b48:	f021 4070 	bic.w	r0, r1, #4026531840	; 0xf0000000
 8003b4c:	6018      	str	r0, [r3, #0]
			REG_GPIOC_CRH |=  (0x00 << ((15-8)*4+0));	// MODE, PC.15 Input Mode
 8003b4e:	6819      	ldr	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x02 << ((15-8)*4+2));	// CNF,  PC.15 Pull Up/DOwn

			SET_BIT( REG_GPIOC_ODR, 15 );	
 8003b50:	f2c4 0201 	movt	r2, #16385	; 0x4001
			SET_BIT( REG_GPIOC_ODR, 14 );	
			break;

		case 1:
			REG_GPIOC_CRH &= ~(0x0F << ((15-8)*4+0));	// Clear
			REG_GPIOC_CRH |=  (0x00 << ((15-8)*4+0));	// MODE, PC.15 Input Mode
 8003b54:	6019      	str	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x02 << ((15-8)*4+2));	// CNF,  PC.15 Pull Up/DOwn
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	f040 4100 	orr.w	r1, r0, #2147483648	; 0x80000000
 8003b5c:	6019      	str	r1, [r3, #0]

			SET_BIT( REG_GPIOC_ODR, 15 );	
 8003b5e:	6813      	ldr	r3, [r2, #0]
 8003b60:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8003b64:	6010      	str	r0, [r2, #0]
 8003b66:	4770      	bx	lr

08003b68 <Hw_Sonic_SetPortDirOUT>:
---------------------------------------------------------------------------*/
void Hw_Sonic_SetPortDirOUT( u8 Ch )
{


	switch( Ch )
 8003b68:	b970      	cbnz	r0, 8003b88 <Hw_Sonic_SetPortDirOUT+0x20>
	{
		case 0:
			REG_GPIOC_CRH &= ~(0x0F << ((14-8)*4+0));	// Clear
 8003b6a:	f241 0304 	movw	r3, #4100	; 0x1004
 8003b6e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b72:	6819      	ldr	r1, [r3, #0]
 8003b74:	f021 6270 	bic.w	r2, r1, #251658240	; 0xf000000
 8003b78:	601a      	str	r2, [r3, #0]
			REG_GPIOC_CRH |=  (0x03 << ((14-8)*4+0));	// MODE, PC.14 Output Mode
 8003b7a:	6818      	ldr	r0, [r3, #0]
 8003b7c:	f040 7140 	orr.w	r1, r0, #50331648	; 0x3000000
 8003b80:	6019      	str	r1, [r3, #0]
			REG_GPIOC_CRH |=  (0x00 << ((14-8)*4+2));	// CNF,  PC.14 Push Pull		    
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	4770      	bx	lr
---------------------------------------------------------------------------*/
void Hw_Sonic_SetPortDirOUT( u8 Ch )
{


	switch( Ch )
 8003b88:	2801      	cmp	r0, #1
 8003b8a:	d000      	beq.n	8003b8e <Hw_Sonic_SetPortDirOUT+0x26>
 8003b8c:	4770      	bx	lr
			REG_GPIOC_CRH |=  (0x03 << ((14-8)*4+0));	// MODE, PC.14 Output Mode
			REG_GPIOC_CRH |=  (0x00 << ((14-8)*4+2));	// CNF,  PC.14 Push Pull		    
			break;

		case 1:
			REG_GPIOC_CRH &= ~(0x0F << ((15-8)*4+0));	// Clear
 8003b8e:	f241 0304 	movw	r3, #4100	; 0x1004
 8003b92:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	f022 4070 	bic.w	r0, r2, #4026531840	; 0xf0000000
 8003b9c:	6018      	str	r0, [r3, #0]
			REG_GPIOC_CRH |=  (0x03 << ((15-8)*4+0));	// MODE, PC.15 Output Mode
 8003b9e:	6819      	ldr	r1, [r3, #0]
 8003ba0:	f041 5240 	orr.w	r2, r1, #805306368	; 0x30000000
 8003ba4:	601a      	str	r2, [r3, #0]
			REG_GPIOC_CRH |=  (0x00 << ((15-8)*4+2));	// CNF,  PC.15 Push Pull		    
 8003ba6:	6818      	ldr	r0, [r3, #0]
 8003ba8:	6018      	str	r0, [r3, #0]
 8003baa:	4770      	bx	lr

08003bac <Hw_Sonic_SetPortLOW>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_SetPortLOW( u8 Ch )
{
	switch( Ch )
 8003bac:	b940      	cbnz	r0, 8003bc0 <Hw_Sonic_SetPortLOW+0x14>
	{
		case 0:
			SET_BIT( REG_GPIOC_ODR, 14 );
 8003bae:	f241 010c 	movw	r1, #4108	; 0x100c
 8003bb2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003bb6:	680b      	ldr	r3, [r1, #0]
 8003bb8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003bbc:	600a      	str	r2, [r1, #0]
 8003bbe:	4770      	bx	lr
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_SetPortLOW( u8 Ch )
{
	switch( Ch )
 8003bc0:	2801      	cmp	r0, #1
 8003bc2:	d000      	beq.n	8003bc6 <Hw_Sonic_SetPortLOW+0x1a>
 8003bc4:	4770      	bx	lr
		case 0:
			SET_BIT( REG_GPIOC_ODR, 14 );
			break;

		case 1:
			SET_BIT( REG_GPIOC_ODR, 15 );
 8003bc6:	f241 030c 	movw	r3, #4108	; 0x100c
 8003bca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	f442 4000 	orr.w	r0, r2, #32768	; 0x8000
 8003bd4:	6018      	str	r0, [r3, #0]
 8003bd6:	4770      	bx	lr

08003bd8 <Hw_Sonic_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_Init( void )
{
 8003bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    //--   .


    for( i=0; i<HW_SONIC_MAX_CH; i++ )
    {
    	Hw_Sonic_SetPortDirOUT(i);
 8003bda:	f643 3769 	movw	r7, #15209	; 0x3b69
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Sonic_Init( void )
{
 8003bde:	b083      	sub	sp, #12
    //--   .


    for( i=0; i<HW_SONIC_MAX_CH; i++ )
    {
    	Hw_Sonic_SetPortDirOUT(i);
 8003be0:	2000      	movs	r0, #0
 8003be2:	f6c0 0700 	movt	r7, #2048	; 0x800
 8003be6:	47b8      	blx	r7
    	Hw_Sonic_SetPortLOW(i);
 8003be8:	f643 36ad 	movw	r6, #15277	; 0x3bad
 8003bec:	2000      	movs	r0, #0

    	Hw_Sonic_Log[i].Enable				   = 0;
 8003bee:	f241 34a0 	movw	r4, #5024	; 0x13a0
 8003bf2:	4605      	mov	r5, r0
 8003bf4:	f2c2 0400 	movt	r4, #8192	; 0x2000


    for( i=0; i<HW_SONIC_MAX_CH; i++ )
    {
    	Hw_Sonic_SetPortDirOUT(i);
    	Hw_Sonic_SetPortLOW(i);
 8003bf8:	f6c0 0600 	movt	r6, #2048	; 0x800
 8003bfc:	47b0      	blx	r6
    //--   .


    for( i=0; i<HW_SONIC_MAX_CH; i++ )
    {
    	Hw_Sonic_SetPortDirOUT(i);
 8003bfe:	2001      	movs	r0, #1
    	Hw_Sonic_SetPortLOW(i);

    	Hw_Sonic_Log[i].Enable				   = 0;
 8003c00:	7025      	strb	r5, [r4, #0]
    	Hw_Sonic_Log[i].Edge 				   = 0;
 8003c02:	7065      	strb	r5, [r4, #1]
    	Hw_Sonic_Log[i].CaptureTimerValueStart = 0;
 8003c04:	8065      	strh	r5, [r4, #2]
    	Hw_Sonic_Log[i].CaptureTimerValueEnd   = 0;
 8003c06:	80a5      	strh	r5, [r4, #4]
    	Hw_Sonic_Log[i].CaptureTimerWidth	   = 0;
 8003c08:	80e5      	strh	r5, [r4, #6]
    	Hw_Sonic_Log[i].DistanceMM			   = 0;
 8003c0a:	8125      	strh	r5, [r4, #8]
    //--   .


    for( i=0; i<HW_SONIC_MAX_CH; i++ )
    {
    	Hw_Sonic_SetPortDirOUT(i);
 8003c0c:	47b8      	blx	r7
    	Hw_Sonic_SetPortLOW(i);
 8003c0e:	2001      	movs	r0, #1
 8003c10:	47b0      	blx	r6



	// 1.    
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
 8003c12:	2314      	movs	r3, #20
    for( i=0; i<HW_SONIC_MAX_CH; i++ )
    {
    	Hw_Sonic_SetPortDirOUT(i);
    	Hw_Sonic_SetPortLOW(i);

    	Hw_Sonic_Log[i].Enable				   = 0;
 8003c14:	72a5      	strb	r5, [r4, #10]
    	Hw_Sonic_Log[i].Edge 				   = 0;
 8003c16:	72e5      	strb	r5, [r4, #11]



	// 1.    
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
 8003c18:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c1c:	6818      	ldr	r0, [r3, #0]
    	Hw_Sonic_SetPortDirOUT(i);
    	Hw_Sonic_SetPortLOW(i);

    	Hw_Sonic_Log[i].Enable				   = 0;
    	Hw_Sonic_Log[i].Edge 				   = 0;
    	Hw_Sonic_Log[i].CaptureTimerValueStart = 0;
 8003c1e:	81a5      	strh	r5, [r4, #12]



	// 1.    
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
 8003c20:	f420 6170 	bic.w	r1, r0, #3840	; 0xf00
    	Hw_Sonic_SetPortLOW(i);

    	Hw_Sonic_Log[i].Enable				   = 0;
    	Hw_Sonic_Log[i].Edge 				   = 0;
    	Hw_Sonic_Log[i].CaptureTimerValueStart = 0;
    	Hw_Sonic_Log[i].CaptureTimerValueEnd   = 0;
 8003c24:	81e5      	strh	r5, [r4, #14]
    	Hw_Sonic_Log[i].CaptureTimerWidth	   = 0;
 8003c26:	8225      	strh	r5, [r4, #16]
    	Hw_Sonic_Log[i].DistanceMM			   = 0;
 8003c28:	8265      	strh	r5, [r4, #18]



	// 1.    
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
 8003c2a:	6019      	str	r1, [r3, #0]
	REG_AFIO_EXTICR4 |=  (0x02<<8);		// EXTI14, PC.14    
 8003c2c:	681e      	ldr	r6, [r3, #0]
	REG_AFIO_EXTICR4 |=  (0x02<<12);	// EXTI15, PC.15    


	// 2. Rising & Falling trigger 
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
 8003c2e:	f240 420c 	movw	r2, #1036	; 0x40c


	// 1.    
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
	REG_AFIO_EXTICR4 |=  (0x02<<8);		// EXTI14, PC.14    
 8003c32:	f446 7400 	orr.w	r4, r6, #512	; 0x200
 8003c36:	601c      	str	r4, [r3, #0]

	REG_AFIO_EXTICR4 &= ~(0x0F<<12);
 8003c38:	6818      	ldr	r0, [r3, #0]
	REG_AFIO_EXTICR4 |=  (0x02<<12);	// EXTI15, PC.15    


	// 2. Rising & Falling trigger 
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
 8003c3a:	f2c4 0201 	movt	r2, #16385	; 0x4001
	// 1.    
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
	REG_AFIO_EXTICR4 |=  (0x02<<8);		// EXTI14, PC.14    

	REG_AFIO_EXTICR4 &= ~(0x0F<<12);
 8003c3e:	f420 4170 	bic.w	r1, r0, #61440	; 0xf000
 8003c42:	6019      	str	r1, [r3, #0]
	REG_AFIO_EXTICR4 |=  (0x02<<12);	// EXTI15, PC.15    
 8003c44:	681e      	ldr	r6, [r3, #0]


	// 2. Rising & Falling trigger 
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
	REG_EXTI_RTSR |= (1<<14) | (1<<15);
 8003c46:	f44f 6481 	mov.w	r4, #1032	; 0x408
	//
	REG_AFIO_EXTICR4 &= ~(0x0F<<8);
	REG_AFIO_EXTICR4 |=  (0x02<<8);		// EXTI14, PC.14    

	REG_AFIO_EXTICR4 &= ~(0x0F<<12);
	REG_AFIO_EXTICR4 |=  (0x02<<12);	// EXTI15, PC.15    
 8003c4a:	f446 5000 	orr.w	r0, r6, #8192	; 0x2000
 8003c4e:	6018      	str	r0, [r3, #0]


	// 2. Rising & Falling trigger 
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
 8003c50:	6813      	ldr	r3, [r2, #0]
	REG_EXTI_RTSR |= (1<<14) | (1<<15);
 8003c52:	f2c4 0401 	movt	r4, #16385	; 0x4001
	REG_AFIO_EXTICR4 |=  (0x02<<12);	// EXTI15, PC.15    


	// 2. Rising & Falling trigger 
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
 8003c56:	f443 4140 	orr.w	r1, r3, #49152	; 0xc000
 8003c5a:	6011      	str	r1, [r2, #0]
	REG_EXTI_RTSR |= (1<<14) | (1<<15);
 8003c5c:	6822      	ldr	r2, [r4, #0]
	 

	Hw_ISR_SetIRQFunc( 40, (u32)Hw_Sonic_ISR, 0 );	
 8003c5e:	f243 03c5 	movw	r3, #12485	; 0x30c5


	// 2. Rising & Falling trigger 
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
	REG_EXTI_RTSR |= (1<<14) | (1<<15);
 8003c62:	f442 4640 	orr.w	r6, r2, #49152	; 0xc000
 8003c66:	6026      	str	r6, [r4, #0]
	 

	Hw_ISR_SetIRQFunc( 40, (u32)Hw_Sonic_ISR, 0 );	
 8003c68:	f643 117d 	movw	r1, #14717	; 0x397d
	SET_BIT( REG_NVIC_ISER( 40/32 ), 40%32 );	// NVIC 40 EXTI15:10  
 8003c6c:	f24e 1404 	movw	r4, #57604	; 0xe104
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
	REG_EXTI_RTSR |= (1<<14) | (1<<15);
	 

	Hw_ISR_SetIRQFunc( 40, (u32)Hw_Sonic_ISR, 0 );	
 8003c70:	462a      	mov	r2, r5
 8003c72:	2028      	movs	r0, #40	; 0x28
 8003c74:	f6c0 0300 	movt	r3, #2048	; 0x800
	SET_BIT( REG_NVIC_ISER( 40/32 ), 40%32 );	// NVIC 40 EXTI15:10  
 8003c78:	f2ce 0400 	movt	r4, #57344	; 0xe000
	// 
	REG_EXTI_FTSR |= (1<<14) | (1<<15);
	REG_EXTI_RTSR |= (1<<14) | (1<<15);
	 

	Hw_ISR_SetIRQFunc( 40, (u32)Hw_Sonic_ISR, 0 );	
 8003c7c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003c80:	4798      	blx	r3
	SET_BIT( REG_NVIC_ISER( 40/32 ), 40%32 );	// NVIC 40 EXTI15:10  
 8003c82:	6820      	ldr	r0, [r4, #0]
 8003c84:	f643 225d 	movw	r2, #14941	; 0x3a5d
 8003c88:	f440 7180 	orr.w	r1, r0, #256	; 0x100
 8003c8c:	6021      	str	r1, [r4, #0]
 8003c8e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003c92:	4790      	blx	r2


    // EXT
    //
    Hw_Sonic_ExIntEnable(0);
    Hw_Sonic_ExIntDisable(1);
 8003c94:	f643 23b9 	movw	r3, #15033	; 0x3ab9
 8003c98:	2001      	movs	r0, #1
 8003c9a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003c9e:	4798      	blx	r3

	Hw_Timer_Set  ( HW_TIMER_CH_SONIC, 1, LOOP_TIME, Hw_Sonic_Tick, NULL );
 8003ca0:	f243 44d9 	movw	r4, #13529	; 0x34d9
 8003ca4:	f643 43cd 	movw	r3, #15565	; 0x3ccd
 8003ca8:	2007      	movs	r0, #7
 8003caa:	2202      	movs	r2, #2
 8003cac:	9500      	str	r5, [sp, #0]
 8003cae:	2101      	movs	r1, #1
 8003cb0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003cb4:	f6c0 0400 	movt	r4, #2048	; 0x800
 8003cb8:	47a0      	blx	r4
	Hw_Timer_Start( HW_TIMER_CH_SONIC );
 8003cba:	f243 42f9 	movw	r2, #13561	; 0x34f9
 8003cbe:	2007      	movs	r0, #7
 8003cc0:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003cc4:	4790      	blx	r2

}
 8003cc6:	b003      	add	sp, #12
 8003cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cca:	bf00      	nop

08003ccc <Hw_Sonic_Tick>:




void Hw_Sonic_Tick( void )
{
 8003ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cd0:	4d2e      	ldr	r5, [pc, #184]	; (8003d8c <Hw_Sonic_Tick+0xc0>)
 8003cd2:	782c      	ldrb	r4, [r5, #0]
	u8 i;
	static u8 Cnt = 0;

	for( i=0; i<HW_SONIC_MAX_CH; i++ )
	{
		switch( Cnt )
 8003cd4:	2c01      	cmp	r4, #1
 8003cd6:	d00c      	beq.n	8003cf2 <Hw_Sonic_Tick+0x26>
 8003cd8:	d33c      	bcc.n	8003d54 <Hw_Sonic_Tick+0x88>
 8003cda:	2c13      	cmp	r4, #19
 8003cdc:	d029      	beq.n	8003d32 <Hw_Sonic_Tick+0x66>
 8003cde:	2c01      	cmp	r4, #1
 8003ce0:	d04c      	beq.n	8003d7c <Hw_Sonic_Tick+0xb0>
 8003ce2:	d33f      	bcc.n	8003d64 <Hw_Sonic_Tick+0x98>
 8003ce4:	2c13      	cmp	r4, #19
 8003ce6:	d11a      	bne.n	8003d1e <Hw_Sonic_Tick+0x52>
 8003ce8:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8003da0 <Hw_Sonic_Tick+0xd4>
 8003cec:	4f28      	ldr	r7, [pc, #160]	; (8003d90 <Hw_Sonic_Tick+0xc4>)
 8003cee:	4e29      	ldr	r6, [pc, #164]	; (8003d94 <Hw_Sonic_Tick+0xc8>)
 8003cf0:	e029      	b.n	8003d46 <Hw_Sonic_Tick+0x7a>
			case 0:
				Hw_Sonic_SetPortHIGH(i);
				break;

			case 1:
				Hw_Sonic_SetPortLOW(i);
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	f8df 909c 	ldr.w	r9, [pc, #156]	; 8003d94 <Hw_Sonic_Tick+0xc8>
 8003cf8:	47c8      	blx	r9
				Hw_Sonic_SetPortDirIN(i);
 8003cfa:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003da4 <Hw_Sonic_Tick+0xd8>
 8003cfe:	2000      	movs	r0, #0
				Hw_Sonic_Log[i].Edge = 0;
 8003d00:	4f25      	ldr	r7, [pc, #148]	; (8003d98 <Hw_Sonic_Tick+0xcc>)
				Hw_Sonic_SetPortHIGH(i);
				break;

			case 1:
				Hw_Sonic_SetPortLOW(i);
				Hw_Sonic_SetPortDirIN(i);
 8003d02:	47c0      	blx	r8
				Hw_Sonic_Log[i].Edge = 0;
 8003d04:	2100      	movs	r1, #0
				Hw_Sonic_ExIntEnable(i);
 8003d06:	4608      	mov	r0, r1
 8003d08:	4e24      	ldr	r6, [pc, #144]	; (8003d9c <Hw_Sonic_Tick+0xd0>)
				break;

			case 1:
				Hw_Sonic_SetPortLOW(i);
				Hw_Sonic_SetPortDirIN(i);
				Hw_Sonic_Log[i].Edge = 0;
 8003d0a:	7079      	strb	r1, [r7, #1]
				Hw_Sonic_ExIntEnable(i);
 8003d0c:	47b0      	blx	r6
			case 0:
				Hw_Sonic_SetPortHIGH(i);
				break;

			case 1:
				Hw_Sonic_SetPortLOW(i);
 8003d0e:	2001      	movs	r0, #1
 8003d10:	47c8      	blx	r9
				Hw_Sonic_SetPortDirIN(i);
 8003d12:	2001      	movs	r0, #1
 8003d14:	47c0      	blx	r8
				Hw_Sonic_Log[i].Edge = 0;
 8003d16:	2300      	movs	r3, #0
				Hw_Sonic_ExIntEnable(i);
 8003d18:	2001      	movs	r0, #1
				break;

			case 1:
				Hw_Sonic_SetPortLOW(i);
				Hw_Sonic_SetPortDirIN(i);
				Hw_Sonic_Log[i].Edge = 0;
 8003d1a:	72fb      	strb	r3, [r7, #11]
				Hw_Sonic_ExIntEnable(i);
 8003d1c:	47b0      	blx	r6
				Hw_Sonic_SetPortDirOUT(i);
				Hw_Sonic_SetPortLOW(i);
				break;
		}
	}
	Cnt++;
 8003d1e:	3401      	adds	r4, #1
 8003d20:	b2e4      	uxtb	r4, r4

	if( Cnt >= 50 ) Cnt = 0;
 8003d22:	2c31      	cmp	r4, #49	; 0x31
				Hw_Sonic_SetPortDirOUT(i);
				Hw_Sonic_SetPortLOW(i);
				break;
		}
	}
	Cnt++;
 8003d24:	702c      	strb	r4, [r5, #0]

	if( Cnt >= 50 ) Cnt = 0;
 8003d26:	d902      	bls.n	8003d2e <Hw_Sonic_Tick+0x62>
 8003d28:	4a18      	ldr	r2, [pc, #96]	; (8003d8c <Hw_Sonic_Tick+0xc0>)
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	7010      	strb	r0, [r2, #0]
 8003d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				Hw_Sonic_Log[i].Edge = 0;
				Hw_Sonic_ExIntEnable(i);
				break;

			case 19:
				Hw_Sonic_ExIntDisable(i);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8003da0 <Hw_Sonic_Tick+0xd4>
 8003d38:	47c0      	blx	r8
				Hw_Sonic_SetPortDirOUT(i);
 8003d3a:	4f15      	ldr	r7, [pc, #84]	; (8003d90 <Hw_Sonic_Tick+0xc4>)
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	47b8      	blx	r7
				Hw_Sonic_SetPortLOW(i);
 8003d40:	4e14      	ldr	r6, [pc, #80]	; (8003d94 <Hw_Sonic_Tick+0xc8>)
 8003d42:	2000      	movs	r0, #0
 8003d44:	47b0      	blx	r6
				Hw_Sonic_Log[i].Edge = 0;
				Hw_Sonic_ExIntEnable(i);
				break;

			case 19:
				Hw_Sonic_ExIntDisable(i);
 8003d46:	2001      	movs	r0, #1
 8003d48:	47c0      	blx	r8
				Hw_Sonic_SetPortDirOUT(i);
 8003d4a:	2001      	movs	r0, #1
 8003d4c:	47b8      	blx	r7
				Hw_Sonic_SetPortLOW(i);
 8003d4e:	2001      	movs	r0, #1
 8003d50:	47b0      	blx	r6
				break;
 8003d52:	e7e4      	b.n	8003d1e <Hw_Sonic_Tick+0x52>
void Hw_Sonic_SetPortHIGH( u8 Ch )
{
	switch( Ch )
	{
		case 0:
			SET_BIT( REG_GPIOC_ODR, 14 );
 8003d54:	f241 030c 	movw	r3, #4108	; 0x100c
 8003d58:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	f442 4080 	orr.w	r0, r2, #16384	; 0x4000
 8003d62:	6018      	str	r0, [r3, #0]
			break;

		case 1:
			SET_BIT( REG_GPIOC_ODR, 15 );
 8003d64:	f241 010c 	movw	r1, #4108	; 0x100c
 8003d68:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003d6c:	680b      	ldr	r3, [r1, #0]
				Hw_Sonic_SetPortDirOUT(i);
				Hw_Sonic_SetPortLOW(i);
				break;
		}
	}
	Cnt++;
 8003d6e:	3401      	adds	r4, #1
		case 0:
			SET_BIT( REG_GPIOC_ODR, 14 );
			break;

		case 1:
			SET_BIT( REG_GPIOC_ODR, 15 );
 8003d70:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8003d74:	600a      	str	r2, [r1, #0]
				Hw_Sonic_SetPortDirOUT(i);
				Hw_Sonic_SetPortLOW(i);
				break;
		}
	}
	Cnt++;
 8003d76:	702c      	strb	r4, [r5, #0]
 8003d78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d7c:	f8df 9014 	ldr.w	r9, [pc, #20]	; 8003d94 <Hw_Sonic_Tick+0xc8>
 8003d80:	f8df 8020 	ldr.w	r8, [pc, #32]	; 8003da4 <Hw_Sonic_Tick+0xd8>
 8003d84:	4f04      	ldr	r7, [pc, #16]	; (8003d98 <Hw_Sonic_Tick+0xcc>)
 8003d86:	4e05      	ldr	r6, [pc, #20]	; (8003d9c <Hw_Sonic_Tick+0xd0>)
 8003d88:	e7c1      	b.n	8003d0e <Hw_Sonic_Tick+0x42>
 8003d8a:	bf00      	nop
 8003d8c:	20000ab8 	.word	0x20000ab8
 8003d90:	08003b69 	.word	0x08003b69
 8003d94:	08003bad 	.word	0x08003bad
 8003d98:	200013a0 	.word	0x200013a0
 8003d9c:	08003a81 	.word	0x08003a81
 8003da0:	08003ab9 	.word	0x08003ab9
 8003da4:	08003b05 	.word	0x08003b05

08003da8 <Hw_Sonic_GetDistanceMM>:
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u16 Hw_Sonic_GetDistanceMM( u8 Ch )
{
	return Hw_Sonic_Log[Ch].DistanceMM;
 8003da8:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8003dac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003db4:	eb03 0140 	add.w	r1, r3, r0, lsl #1
}
 8003db8:	8908      	ldrh	r0, [r1, #8]
 8003dba:	4770      	bx	lr

08003dbc <EP1_IN_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{
 8003dbc:	b538      	push	{r3, r4, r5, lr}
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if (USB_Tx_State == 1)
 8003dbe:	4b15      	ldr	r3, [pc, #84]	; (8003e14 <EP1_IN_Callback+0x58>)
 8003dc0:	781a      	ldrb	r2, [r3, #0]
 8003dc2:	2a01      	cmp	r2, #1
 8003dc4:	d000      	beq.n	8003dc8 <EP1_IN_Callback+0xc>
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
  {
    if (USART_Rx_length == 0) 
 8003dc8:	4c13      	ldr	r4, [pc, #76]	; (8003e18 <EP1_IN_Callback+0x5c>)
 8003dca:	6820      	ldr	r0, [r4, #0]
 8003dcc:	b300      	cbz	r0, 8003e10 <EP1_IN_Callback+0x54>
    {
      USB_Tx_State = 0;
    }
    else 
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
 8003dce:	2840      	cmp	r0, #64	; 0x40
        USB_Tx_ptr = USART_Rx_ptr_out;
 8003dd0:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <EP1_IN_Callback+0x60>)
    {
      USB_Tx_State = 0;
    }
    else 
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
 8003dd2:	d814      	bhi.n	8003dfe <EP1_IN_Callback+0x42>
        USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
        USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
      }
      else 
      {
        USB_Tx_ptr = USART_Rx_ptr_out;
 8003dd4:	6811      	ldr	r1, [r2, #0]
        USB_Tx_length = USART_Rx_length;
 8003dd6:	b285      	uxth	r5, r0
        
        USART_Rx_ptr_out += USART_Rx_length;
 8003dd8:	1808      	adds	r0, r1, r0
 8003dda:	6010      	str	r0, [r2, #0]
        USART_Rx_length = 0;
 8003ddc:	2200      	movs	r2, #0
        USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
        USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
      }
      else 
      {
        USB_Tx_ptr = USART_Rx_ptr_out;
 8003dde:	b28b      	uxth	r3, r1
        USB_Tx_length = USART_Rx_length;
        
        USART_Rx_ptr_out += USART_Rx_length;
        USART_Rx_length = 0;
 8003de0:	6022      	str	r2, [r4, #0]
      }
      UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], ENDP1_TXADDR, USB_Tx_length);
 8003de2:	480f      	ldr	r0, [pc, #60]	; (8003e20 <EP1_IN_Callback+0x64>)
 8003de4:	21c0      	movs	r1, #192	; 0xc0
 8003de6:	18c0      	adds	r0, r0, r3
 8003de8:	462a      	mov	r2, r5
 8003dea:	4b0e      	ldr	r3, [pc, #56]	; (8003e24 <EP1_IN_Callback+0x68>)
 8003dec:	4798      	blx	r3
      SetEPTxCount(ENDP1, USB_Tx_length);
 8003dee:	2001      	movs	r0, #1
 8003df0:	4629      	mov	r1, r5
 8003df2:	4a0d      	ldr	r2, [pc, #52]	; (8003e28 <EP1_IN_Callback+0x6c>)
 8003df4:	4790      	blx	r2
      SetEPTxValid(ENDP1); 
 8003df6:	2001      	movs	r0, #1
 8003df8:	490c      	ldr	r1, [pc, #48]	; (8003e2c <EP1_IN_Callback+0x70>)
 8003dfa:	4788      	blx	r1
 8003dfc:	bd38      	pop	{r3, r4, r5, pc}
      USB_Tx_State = 0;
    }
    else 
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
        USB_Tx_ptr = USART_Rx_ptr_out;
 8003dfe:	6815      	ldr	r5, [r2, #0]
        USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
        
        USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
        USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
 8003e00:	3840      	subs	r0, #64	; 0x40
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
        USB_Tx_ptr = USART_Rx_ptr_out;
        USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
        
        USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
 8003e02:	f105 0140 	add.w	r1, r5, #64	; 0x40
      USB_Tx_State = 0;
    }
    else 
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
        USB_Tx_ptr = USART_Rx_ptr_out;
 8003e06:	b2ab      	uxth	r3, r5
        USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
        
        USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
        USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
 8003e08:	6020      	str	r0, [r4, #0]
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
        USB_Tx_ptr = USART_Rx_ptr_out;
        USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
        
        USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
 8003e0a:	6011      	str	r1, [r2, #0]
    }
    else 
    {
      if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
        USB_Tx_ptr = USART_Rx_ptr_out;
        USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
 8003e0c:	2540      	movs	r5, #64	; 0x40
 8003e0e:	e7e8      	b.n	8003de2 <EP1_IN_Callback+0x26>
  
  if (USB_Tx_State == 1)
  {
    if (USART_Rx_length == 0) 
    {
      USB_Tx_State = 0;
 8003e10:	7018      	strb	r0, [r3, #0]
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	20000adc 	.word	0x20000adc
 8003e18:	20000ae8 	.word	0x20000ae8
 8003e1c:	20000ae4 	.word	0x20000ae4
 8003e20:	2000141c 	.word	0x2000141c
 8003e24:	08005415 	.word	0x08005415
 8003e28:	080056c5 	.word	0x080056c5
 8003e2c:	08005589 	.word	0x08005589

08003e30 <EP3_OUT_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP3_OUT_Callback(void)
{
 8003e30:	b510      	push	{r4, lr}
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8003e32:	f241 34b4 	movw	r4, #5044	; 0x13b4
 8003e36:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003e3a:	f245 7385 	movw	r3, #22405	; 0x5785
 8003e3e:	4621      	mov	r1, r4
 8003e40:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003e44:	2003      	movs	r0, #3
 8003e46:	4798      	blx	r3
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the USART Xfer */
  
  USB_To_USART_Send_Data(USB_Rx_Buffer, USB_Rx_Cnt);
 8003e48:	f644 0245 	movw	r2, #18501	; 0x4845
 8003e4c:	b2c1      	uxtb	r1, r0
 8003e4e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003e52:	4620      	mov	r0, r4
 8003e54:	4790      	blx	r2
 
  /* Enable the receive of data on EP3 */
  SetEPRxValid(ENDP3);
 8003e56:	f245 51ad 	movw	r1, #21933	; 0x55ad
 8003e5a:	2003      	movs	r0, #3
 8003e5c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003e60:	4788      	blx	r1
 8003e62:	bd10      	pop	{r4, pc}

08003e64 <SOF_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SOF_Callback(void)
{
 8003e64:	b508      	push	{r3, lr}
  static uint32_t FrameCount = 0;
  
  if(bDeviceState == CONFIGURED)
 8003e66:	4b08      	ldr	r3, [pc, #32]	; (8003e88 <SOF_Callback+0x24>)
 8003e68:	6818      	ldr	r0, [r3, #0]
 8003e6a:	2805      	cmp	r0, #5
 8003e6c:	d000      	beq.n	8003e70 <SOF_Callback+0xc>
 8003e6e:	bd08      	pop	{r3, pc}
  {
    if (FrameCount++ == VCOMPORT_IN_FRAME_INTERVAL)
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <SOF_Callback+0x28>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	1c51      	adds	r1, r2, #1
 8003e76:	2a05      	cmp	r2, #5
 8003e78:	6019      	str	r1, [r3, #0]
 8003e7a:	d1f8      	bne.n	8003e6e <SOF_Callback+0xa>
    {
      /* Reset the frame counter */
      FrameCount = 0;
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	6018      	str	r0, [r3, #0]
      
      /* Check the data to be sent through IN pipe */
      Handle_USBAsynchXfer();
 8003e80:	4b03      	ldr	r3, [pc, #12]	; (8003e90 <SOF_Callback+0x2c>)
 8003e82:	4798      	blx	r3
 8003e84:	e7f3      	b.n	8003e6e <SOF_Callback+0xa>
 8003e86:	bf00      	nop
 8003e88:	20000ad0 	.word	0x20000ad0
 8003e8c:	20000abc 	.word	0x20000abc
 8003e90:	080048ed 	.word	0x080048ed

08003e94 <USB_Istr>:
void USB_Istr(void)
{
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 8003e94:	f645 4244 	movw	r2, #23620	; 0x5c44
 8003e98:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003e9c:	6813      	ldr	r3, [r2, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 8003e9e:	b530      	push	{r4, r5, lr}
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 8003ea0:	4c8f      	ldr	r4, [pc, #572]	; (80040e0 <USB_Istr+0x24c>)
 8003ea2:	b298      	uxth	r0, r3

  //printf("%x %x %x %x  ", wIstr >> 16, wIstr & 0x0000FFFF, wInterrupt_Mask >> 16, wInterrupt_Mask&0x0000FFFF);

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8003ea4:	4d8f      	ldr	r5, [pc, #572]	; (80040e4 <USB_Istr+0x250>)
void USB_Istr(void)
{
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 8003ea6:	8020      	strh	r0, [r4, #0]

  //printf("%x %x %x %x  ", wIstr >> 16, wIstr & 0x0000FFFF, wInterrupt_Mask >> 16, wInterrupt_Mask&0x0000FFFF);

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8003ea8:	8821      	ldrh	r1, [r4, #0]
 8003eaa:	882b      	ldrh	r3, [r5, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Istr(void)
{
 8003eac:	b089      	sub	sp, #36	; 0x24
  wIstr = _GetISTR();

  //printf("%x %x %x %x  ", wIstr >> 16, wIstr & 0x0000FFFF, wInterrupt_Mask >> 16, wInterrupt_Mask&0x0000FFFF);

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8003eae:	4019      	ands	r1, r3
 8003eb0:	f401 7000 	and.w	r0, r1, #512	; 0x200
 8003eb4:	b281      	uxth	r1, r0
 8003eb6:	2900      	cmp	r1, #0
 8003eb8:	d168      	bne.n	8003f8c <USB_Istr+0xf8>
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8003eba:	8822      	ldrh	r2, [r4, #0]
 8003ebc:	f402 4100 	and.w	r1, r2, #32768	; 0x8000
 8003ec0:	420b      	tst	r3, r1
 8003ec2:	d15f      	bne.n	8003f84 <USB_Istr+0xf0>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8003ec4:	8822      	ldrh	r2, [r4, #0]
 8003ec6:	f402 6180 	and.w	r1, r2, #1024	; 0x400
 8003eca:	420b      	tst	r3, r1
 8003ecc:	d14e      	bne.n	8003f6c <USB_Istr+0xd8>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 8003ece:	8820      	ldrh	r0, [r4, #0]
 8003ed0:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
 8003ed4:	4213      	tst	r3, r2
 8003ed6:	d006      	beq.n	8003ee6 <USB_Istr+0x52>
  {
    _SetISTR((uint16_t)CLR_ERR);
 8003ed8:	f645 4044 	movw	r0, #23620	; 0x5c44
 8003edc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003ee0:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 8003ee4:	6001      	str	r1, [r0, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 8003ee6:	8822      	ldrh	r2, [r4, #0]
 8003ee8:	f402 5080 	and.w	r0, r2, #4096	; 0x1000
 8003eec:	4203      	tst	r3, r0
 8003eee:	d131      	bne.n	8003f54 <USB_Istr+0xc0>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SUSP)
  if (wIstr & ISTR_SUSP & wInterrupt_Mask)
 8003ef0:	8820      	ldrh	r0, [r4, #0]
 8003ef2:	f400 6100 	and.w	r1, r0, #2048	; 0x800
 8003ef6:	420b      	tst	r3, r1
 8003ef8:	d00e      	beq.n	8003f18 <USB_Istr+0x84>
  {
	//printf(" in susp ");
    /* check if SUSPEND is possible */
    if(fSuspendEnabled)
 8003efa:	4b7b      	ldr	r3, [pc, #492]	; (80040e8 <USB_Istr+0x254>)
 8003efc:	781a      	ldrb	r2, [r3, #0]
 8003efe:	2a00      	cmp	r2, #0
 8003f00:	d125      	bne.n	8003f4e <USB_Istr+0xba>
    }
    else
    {
      //printf("l\n");    	
      /* if not possible then resume after xx ms */
      Resume(RESUME_LATER);
 8003f02:	2002      	movs	r0, #2
 8003f04:	4979      	ldr	r1, [pc, #484]	; (80040ec <USB_Istr+0x258>)
 8003f06:	4788      	blx	r1
    }
    
    //printf(" out susp ");
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    _SetISTR((uint16_t)CLR_SUSP);
 8003f08:	f645 4244 	movw	r2, #23620	; 0x5c44
 8003f0c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003f10:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
 8003f14:	882b      	ldrh	r3, [r5, #0]
 8003f16:	6011      	str	r1, [r2, #0]
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/

#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 8003f18:	8820      	ldrh	r0, [r4, #0]
 8003f1a:	f400 7280 	and.w	r2, r0, #256	; 0x100
 8003f1e:	4213      	tst	r3, r2
 8003f20:	d013      	beq.n	8003f4a <USB_Istr+0xb6>
  {
    /* clear ESOF flag in ISTR */
    _SetISTR((uint16_t)CLR_ESOF);
 8003f22:	f645 4344 	movw	r3, #23620	; 0x5c44
 8003f26:	f2c4 0300 	movt	r3, #16384	; 0x4000
    
    if ((_GetFNR()&FNR_RXDP)!=0)
 8003f2a:	f645 4048 	movw	r0, #23624	; 0x5c48

#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    /* clear ESOF flag in ISTR */
    _SetISTR((uint16_t)CLR_ESOF);
 8003f2e:	f64f 61ff 	movw	r1, #65279	; 0xfeff
    
    if ((_GetFNR()&FNR_RXDP)!=0)
 8003f32:	f2c4 0000 	movt	r0, #16384	; 0x4000

#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    /* clear ESOF flag in ISTR */
    _SetISTR((uint16_t)CLR_ESOF);
 8003f36:	6019      	str	r1, [r3, #0]
    
    if ((_GetFNR()&FNR_RXDP)!=0)
 8003f38:	6802      	ldr	r2, [r0, #0]
 8003f3a:	0410      	lsls	r0, r2, #16
 8003f3c:	d432      	bmi.n	8003fa4 <USB_Istr+0x110>
        esof_counter = 0;
      }
    }
    else
    {
        esof_counter = 0;
 8003f3e:	4b6c      	ldr	r3, [pc, #432]	; (80040f0 <USB_Istr+0x25c>)
 8003f40:	2000      	movs	r0, #0
 8003f42:	6018      	str	r0, [r3, #0]
    }
    
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 8003f44:	2007      	movs	r0, #7
 8003f46:	4b69      	ldr	r3, [pc, #420]	; (80040ec <USB_Istr+0x258>)
 8003f48:	4798      	blx	r3
#ifdef ESOF_CALLBACK
    ESOF_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8003f4a:	b009      	add	sp, #36	; 0x24
 8003f4c:	bd30      	pop	{r4, r5, pc}
	//printf(" in susp ");
    /* check if SUSPEND is possible */
    if(fSuspendEnabled)
    {
      //printf("k\n");
      Suspend();
 8003f4e:	4869      	ldr	r0, [pc, #420]	; (80040f4 <USB_Istr+0x260>)
 8003f50:	4780      	blx	r0
 8003f52:	e7d9      	b.n	8003f08 <USB_Istr+0x74>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_WKUP);
 8003f54:	f645 4344 	movw	r3, #23620	; 0x5c44
 8003f58:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f5c:	f64e 71ff 	movw	r1, #61439	; 0xefff
 8003f60:	6019      	str	r1, [r3, #0]
    Resume(RESUME_EXTERNAL);
 8003f62:	2000      	movs	r0, #0
 8003f64:	4a61      	ldr	r2, [pc, #388]	; (80040ec <USB_Istr+0x258>)
 8003f66:	4790      	blx	r2
 8003f68:	882b      	ldrh	r3, [r5, #0]
 8003f6a:	e7c1      	b.n	8003ef0 <USB_Istr+0x5c>
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
  	//printf(" ISTR_RESET ");
  	
    _SetISTR((uint16_t)CLR_RESET);
    Device_Property.Reset();
 8003f6c:	4a62      	ldr	r2, [pc, #392]	; (80040f8 <USB_Istr+0x264>)
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
  	//printf(" ISTR_RESET ");
  	
    _SetISTR((uint16_t)CLR_RESET);
 8003f6e:	f645 4344 	movw	r3, #23620	; 0x5c44
 8003f72:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f76:	f64f 30ff 	movw	r0, #64511	; 0xfbff
 8003f7a:	6018      	str	r0, [r3, #0]
    Device_Property.Reset();
 8003f7c:	6851      	ldr	r1, [r2, #4]
 8003f7e:	4788      	blx	r1
 8003f80:	882b      	ldrh	r3, [r5, #0]
 8003f82:	e7a4      	b.n	8003ece <USB_Istr+0x3a>
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8003f84:	485d      	ldr	r0, [pc, #372]	; (80040fc <USB_Istr+0x268>)
 8003f86:	4780      	blx	r0
 8003f88:	882b      	ldrh	r3, [r5, #0]
 8003f8a:	e79b      	b.n	8003ec4 <USB_Istr+0x30>
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
	//printf(" ISTR_SOF ");

    _SetISTR((uint16_t)CLR_SOF);
    bIntPackSOF++;
 8003f8c:	4b5c      	ldr	r3, [pc, #368]	; (8004100 <USB_Istr+0x26c>)
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
	//printf(" ISTR_SOF ");

    _SetISTR((uint16_t)CLR_SOF);
 8003f8e:	f64f 50ff 	movw	r0, #65023	; 0xfdff
 8003f92:	6010      	str	r0, [r2, #0]
    bIntPackSOF++;
 8003f94:	781a      	ldrb	r2, [r3, #0]
 8003f96:	1c51      	adds	r1, r2, #1
 8003f98:	b2c8      	uxtb	r0, r1
 8003f9a:	7018      	strb	r0, [r3, #0]

#ifdef SOF_CALLBACK
    SOF_Callback();
 8003f9c:	4b59      	ldr	r3, [pc, #356]	; (8004104 <USB_Istr+0x270>)
 8003f9e:	4798      	blx	r3
 8003fa0:	882b      	ldrh	r3, [r5, #0]
 8003fa2:	e78a      	b.n	8003eba <USB_Istr+0x26>
    _SetISTR((uint16_t)CLR_ESOF);
    
    if ((_GetFNR()&FNR_RXDP)!=0)
    {
      /* increment ESOF counter */
      esof_counter ++;
 8003fa4:	4852      	ldr	r0, [pc, #328]	; (80040f0 <USB_Istr+0x25c>)
 8003fa6:	6801      	ldr	r1, [r0, #0]
 8003fa8:	1c4a      	adds	r2, r1, #1
 8003faa:	6002      	str	r2, [r0, #0]
      
      /* test if we enter in ESOF more than 3 times with FSUSP =0 and RXDP =1=>> possible missing SUSP flag*/
      if ((esof_counter >3)&&((_GetCNTR()&CNTR_FSUSP)==0))
 8003fac:	6801      	ldr	r1, [r0, #0]
 8003fae:	2903      	cmp	r1, #3
 8003fb0:	d9c8      	bls.n	8003f44 <USB_Istr+0xb0>
 8003fb2:	f645 4240 	movw	r2, #23616	; 0x5c40
 8003fb6:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003fba:	6811      	ldr	r1, [r2, #0]
 8003fbc:	0709      	lsls	r1, r1, #28
 8003fbe:	d4c1      	bmi.n	8003f44 <USB_Istr+0xb0>
      {           
        /* this a sequence to apply a force RESET*/
      
        /*Store CNTR value */
        wCNTR = _GetCNTR(); 
 8003fc0:	6815      	ldr	r5, [r2, #0]
 8003fc2:	4951      	ldr	r1, [pc, #324]	; (8004108 <USB_Istr+0x274>)
 8003fc4:	b2ad      	uxth	r5, r5
      
        /*Store endpoints registers status */
        for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 8003fc6:	f44f 44b8 	mov.w	r4, #23552	; 0x5c00
      if ((esof_counter >3)&&((_GetCNTR()&CNTR_FSUSP)==0))
      {           
        /* this a sequence to apply a force RESET*/
      
        /*Store CNTR value */
        wCNTR = _GetCNTR(); 
 8003fca:	600d      	str	r5, [r1, #0]
      
        /*Store endpoints registers status */
        for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 8003fcc:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003fd0:	6825      	ldr	r5, [r4, #0]
 8003fd2:	f645 4404 	movw	r4, #23556	; 0x5c04
 8003fd6:	b2ad      	uxth	r5, r5
 8003fd8:	9500      	str	r5, [sp, #0]
 8003fda:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003fde:	6825      	ldr	r5, [r4, #0]
 8003fe0:	f645 4408 	movw	r4, #23560	; 0x5c08
 8003fe4:	b2ad      	uxth	r5, r5
 8003fe6:	9501      	str	r5, [sp, #4]
 8003fe8:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003fec:	6825      	ldr	r5, [r4, #0]
 8003fee:	f645 440c 	movw	r4, #23564	; 0x5c0c
 8003ff2:	b2ad      	uxth	r5, r5
 8003ff4:	9502      	str	r5, [sp, #8]
 8003ff6:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003ffa:	6825      	ldr	r5, [r4, #0]
 8003ffc:	f645 4410 	movw	r4, #23568	; 0x5c10
 8004000:	b2ad      	uxth	r5, r5
 8004002:	9503      	str	r5, [sp, #12]
 8004004:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8004008:	6825      	ldr	r5, [r4, #0]
 800400a:	f645 4414 	movw	r4, #23572	; 0x5c14
 800400e:	b2ad      	uxth	r5, r5
 8004010:	9504      	str	r5, [sp, #16]
 8004012:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8004016:	6825      	ldr	r5, [r4, #0]
 8004018:	f645 4418 	movw	r4, #23576	; 0x5c18
 800401c:	b2ad      	uxth	r5, r5
 800401e:	9505      	str	r5, [sp, #20]
 8004020:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8004024:	6825      	ldr	r5, [r4, #0]
 8004026:	f645 441c 	movw	r4, #23580	; 0x5c1c
 800402a:	b2ad      	uxth	r5, r5
 800402c:	9506      	str	r5, [sp, #24]
 800402e:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8004032:	6824      	ldr	r4, [r4, #0]
 8004034:	b2a4      	uxth	r4, r4
 8004036:	9407      	str	r4, [sp, #28]
      
        /*apply FRES */
        wCNTR|=CNTR_FRES;
 8004038:	680c      	ldr	r4, [r1, #0]
 800403a:	f044 0401 	orr.w	r4, r4, #1
 800403e:	600c      	str	r4, [r1, #0]
        _SetCNTR(wCNTR);
 8004040:	680c      	ldr	r4, [r1, #0]
 8004042:	b2a4      	uxth	r4, r4
 8004044:	6014      	str	r4, [r2, #0]
 
        /*clear FRES*/
        wCNTR&=~CNTR_FRES;
 8004046:	680c      	ldr	r4, [r1, #0]
 8004048:	f024 0401 	bic.w	r4, r4, #1
 800404c:	600c      	str	r4, [r1, #0]
        _SetCNTR(wCNTR);
 800404e:	6809      	ldr	r1, [r1, #0]
 8004050:	b289      	uxth	r1, r1
 8004052:	6011      	str	r1, [r2, #0]
      
        /*poll for RESET flag in ISTR*/
        while((_GetISTR()&ISTR_RESET) == 0);
 8004054:	6819      	ldr	r1, [r3, #0]
 8004056:	f645 4244 	movw	r2, #23620	; 0x5c44
 800405a:	0549      	lsls	r1, r1, #21
 800405c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8004060:	d5f8      	bpl.n	8004054 <USB_Istr+0x1c0>
  
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
 8004062:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8004066:	6013      	str	r3, [r2, #0]
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
        _SetENDPOINT(i, EP[i]);
 8004068:	9900      	ldr	r1, [sp, #0]
 800406a:	f44f 43b8 	mov.w	r3, #23552	; 0x5c00
 800406e:	b28a      	uxth	r2, r1
 8004070:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	9901      	ldr	r1, [sp, #4]
 8004078:	f645 4304 	movw	r3, #23556	; 0x5c04
 800407c:	b28a      	uxth	r2, r1
 800407e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	9902      	ldr	r1, [sp, #8]
 8004086:	f645 4308 	movw	r3, #23560	; 0x5c08
 800408a:	b28a      	uxth	r2, r1
 800408c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	9903      	ldr	r1, [sp, #12]
 8004094:	f645 430c 	movw	r3, #23564	; 0x5c0c
 8004098:	b28a      	uxth	r2, r1
 800409a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	9904      	ldr	r1, [sp, #16]
 80040a2:	f645 4310 	movw	r3, #23568	; 0x5c10
 80040a6:	b28a      	uxth	r2, r1
 80040a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	9905      	ldr	r1, [sp, #20]
 80040b0:	f645 4314 	movw	r3, #23572	; 0x5c14
 80040b4:	b28a      	uxth	r2, r1
 80040b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	9906      	ldr	r1, [sp, #24]
 80040be:	f645 4318 	movw	r3, #23576	; 0x5c18
 80040c2:	b28a      	uxth	r2, r1
 80040c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	9907      	ldr	r1, [sp, #28]
 80040cc:	f645 431c 	movw	r3, #23580	; 0x5c1c
 80040d0:	b28a      	uxth	r2, r1
 80040d2:	f2c4 0300 	movt	r3, #16384	; 0x4000
      
        esof_counter = 0;
 80040d6:	2100      	movs	r1, #0
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
        _SetENDPOINT(i, EP[i]);
 80040d8:	601a      	str	r2, [r3, #0]
      
        esof_counter = 0;
 80040da:	6001      	str	r1, [r0, #0]
 80040dc:	e732      	b.n	8003f44 <USB_Istr+0xb0>
 80040de:	bf00      	nop
 80040e0:	200013f4 	.word	0x200013f4
 80040e4:	20001c50 	.word	0x20001c50
 80040e8:	20000ad4 	.word	0x20000ad4
 80040ec:	080045c1 	.word	0x080045c1
 80040f0:	20000ac8 	.word	0x20000ac8
 80040f4:	080043f1 	.word	0x080043f1
 80040f8:	2000005c 	.word	0x2000005c
 80040fc:	080057bd 	.word	0x080057bd
 8004100:	20000ac4 	.word	0x20000ac4
 8004104:	08003e65 	.word	0x08003e65
 8004108:	20000ac0 	.word	0x20000ac0

0800410c <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  if (pInfo->Current_Configuration != 0)
 800410c:	4b03      	ldr	r3, [pc, #12]	; (800411c <Virtual_Com_Port_SetConfiguration+0x10>)
 800410e:	7a98      	ldrb	r0, [r3, #10]
 8004110:	b110      	cbz	r0, 8004118 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8004112:	4903      	ldr	r1, [pc, #12]	; (8004120 <Virtual_Com_Port_SetConfiguration+0x14>)
 8004114:	2205      	movs	r2, #5
 8004116:	600a      	str	r2, [r1, #0]
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	20001c2c 	.word	0x20001c2c
 8004120:	20000ad0 	.word	0x20000ad0

08004124 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8004124:	f640 23d0 	movw	r3, #2768	; 0xad0
 8004128:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800412c:	2204      	movs	r2, #4
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop

08004134 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8004134:	4b03      	ldr	r3, [pc, #12]	; (8004144 <Virtual_Com_Port_Status_In+0x10>)
 8004136:	781a      	ldrb	r2, [r3, #0]
 8004138:	2a20      	cmp	r2, #32
 800413a:	d101      	bne.n	8004140 <Virtual_Com_Port_Status_In+0xc>
  {
    //USART_Config();
    Request = 0;
 800413c:	2000      	movs	r0, #0
 800413e:	7018      	strb	r0, [r3, #0]
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	20000acc 	.word	0x20000acc

08004148 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{}
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop

0800414c <Virtual_Com_Port_Data_Setup>:
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 800414c:	2821      	cmp	r0, #33	; 0x21
* Input          : Request Nb.
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
 800414e:	b510      	push	{r4, lr}
 8004150:	4603      	mov	r3, r0
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8004152:	d003      	beq.n	800415c <Virtual_Com_Port_Data_Setup+0x10>
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8004154:	2820      	cmp	r0, #32
 8004156:	d011      	beq.n	800417c <Virtual_Com_Port_Data_Setup+0x30>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8004158:	2002      	movs	r0, #2
 800415a:	bd10      	pop	{r4, pc}

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 800415c:	4a0f      	ldr	r2, [pc, #60]	; (800419c <Virtual_Com_Port_Data_Setup+0x50>)
 800415e:	6813      	ldr	r3, [r2, #0]
 8004160:	7818      	ldrb	r0, [r3, #0]
 8004162:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8004166:	2921      	cmp	r1, #33	; 0x21
 8004168:	d1f6      	bne.n	8004158 <Virtual_Com_Port_Data_Setup+0xc>
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 800416a:	490d      	ldr	r1, [pc, #52]	; (80041a0 <Virtual_Com_Port_Data_Setup+0x54>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800416c:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 800416e:	2400      	movs	r4, #0
  (*CopyRoutine)(0);
 8004170:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8004172:	6191      	str	r1, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8004174:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8004176:	4788      	blx	r1
  return USB_SUCCESS;
 8004178:	4620      	mov	r0, r4
 800417a:	bd10      	pop	{r4, pc}
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 800417c:	4a07      	ldr	r2, [pc, #28]	; (800419c <Virtual_Com_Port_Data_Setup+0x50>)
 800417e:	6811      	ldr	r1, [r2, #0]
 8004180:	7808      	ldrb	r0, [r1, #0]
 8004182:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8004186:	2921      	cmp	r1, #33	; 0x21
 8004188:	d003      	beq.n	8004192 <Virtual_Com_Port_Data_Setup+0x46>
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 800418a:	4a06      	ldr	r2, [pc, #24]	; (80041a4 <Virtual_Com_Port_Data_Setup+0x58>)
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 800418c:	2002      	movs	r0, #2
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 800418e:	7013      	strb	r3, [r2, #0]

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
  return USB_SUCCESS;
}
 8004190:	bd10      	pop	{r4, pc}
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8004192:	4c04      	ldr	r4, [pc, #16]	; (80041a4 <Virtual_Com_Port_Data_Setup+0x58>)
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8004194:	4904      	ldr	r1, [pc, #16]	; (80041a8 <Virtual_Com_Port_Data_Setup+0x5c>)
    }
    Request = SET_LINE_CODING;
 8004196:	7023      	strb	r3, [r4, #0]
 8004198:	e7e8      	b.n	800416c <Virtual_Com_Port_Data_Setup+0x20>
 800419a:	bf00      	nop
 800419c:	20001c4c 	.word	0x20001c4c
 80041a0:	080041e1 	.word	0x080041e1
 80041a4:	20000acc 	.word	0x20000acc
 80041a8:	080041f9 	.word	0x080041f9

080041ac <Virtual_Com_Port_NoData_Setup>:
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80041ac:	4b07      	ldr	r3, [pc, #28]	; (80041cc <Virtual_Com_Port_NoData_Setup+0x20>)
 80041ae:	6819      	ldr	r1, [r3, #0]
 80041b0:	780a      	ldrb	r2, [r1, #0]
 80041b2:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 80041b6:	2b21      	cmp	r3, #33	; 0x21
 80041b8:	d001      	beq.n	80041be <Virtual_Com_Port_NoData_Setup+0x12>
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 80041ba:	2002      	movs	r0, #2
}
 80041bc:	4770      	bx	lr
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
  {
    if (RequestNo == SET_COMM_FEATURE)
 80041be:	2802      	cmp	r0, #2
 80041c0:	d001      	beq.n	80041c6 <Virtual_Com_Port_NoData_Setup+0x1a>
    {
      return USB_SUCCESS;
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
 80041c2:	2822      	cmp	r0, #34	; 0x22
 80041c4:	d1f9      	bne.n	80041ba <Virtual_Com_Port_NoData_Setup+0xe>

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
  {
    if (RequestNo == SET_COMM_FEATURE)
    {
      return USB_SUCCESS;
 80041c6:	2000      	movs	r0, #0
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	20001c4c 	.word	0x20001c4c

080041d0 <Virtual_Com_Port_Get_Interface_Setting>:
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 80041d0:	b109      	cbz	r1, 80041d6 <Virtual_Com_Port_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;
 80041d2:	2002      	movs	r0, #2
 80041d4:	4770      	bx	lr
  }
  else if (Interface > 1)
 80041d6:	2801      	cmp	r0, #1
 80041d8:	d8fb      	bhi.n	80041d2 <Virtual_Com_Port_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 80041da:	4608      	mov	r0, r1
}
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop

080041e0 <Virtual_Com_Port_GetLineCoding>:
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
 80041e0:	b108      	cbz	r0, 80041e6 <Virtual_Com_Port_GetLineCoding+0x6>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
    return NULL;
  }
  return(uint8_t *)&linecoding;
 80041e2:	4803      	ldr	r0, [pc, #12]	; (80041f0 <Virtual_Com_Port_GetLineCoding+0x10>)
}
 80041e4:	4770      	bx	lr
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 80041e6:	4b03      	ldr	r3, [pc, #12]	; (80041f4 <Virtual_Com_Port_GetLineCoding+0x14>)
 80041e8:	2208      	movs	r2, #8
 80041ea:	6819      	ldr	r1, [r3, #0]
 80041ec:	820a      	strh	r2, [r1, #16]
    return NULL;
 80041ee:	4770      	bx	lr
 80041f0:	200000d8 	.word	0x200000d8
 80041f4:	20001c4c 	.word	0x20001c4c

080041f8 <Virtual_Com_Port_SetLineCoding>:
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
  if (Length == 0)
 80041f8:	b108      	cbz	r0, 80041fe <Virtual_Com_Port_SetLineCoding+0x6>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
    return NULL;
  }
  return(uint8_t *)&linecoding;
 80041fa:	4803      	ldr	r0, [pc, #12]	; (8004208 <Virtual_Com_Port_SetLineCoding+0x10>)
}
 80041fc:	4770      	bx	lr
*******************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 80041fe:	4b03      	ldr	r3, [pc, #12]	; (800420c <Virtual_Com_Port_SetLineCoding+0x14>)
 8004200:	2208      	movs	r2, #8
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	820a      	strh	r2, [r1, #16]
    return NULL;
 8004206:	4770      	bx	lr
 8004208:	200000d8 	.word	0x200000d8
 800420c:	20001c4c 	.word	0x20001c4c

08004210 <Virtual_Com_Port_GetStringDescriptor>:
* Input          : Length.
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetStringDescriptor(uint16_t Length)
{
 8004210:	b508      	push	{r3, lr}
  uint8_t wValue0 = pInformation->USBwValue0;
 8004212:	4b06      	ldr	r3, [pc, #24]	; (800422c <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8004214:	6819      	ldr	r1, [r3, #0]
 8004216:	78ca      	ldrb	r2, [r1, #3]
  if (wValue0 > 4)
 8004218:	2a04      	cmp	r2, #4
 800421a:	d805      	bhi.n	8004228 <Virtual_Com_Port_GetStringDescriptor+0x18>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 800421c:	4b04      	ldr	r3, [pc, #16]	; (8004230 <Virtual_Com_Port_GetStringDescriptor+0x20>)
 800421e:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8004222:	4a04      	ldr	r2, [pc, #16]	; (8004234 <Virtual_Com_Port_GetStringDescriptor+0x24>)
 8004224:	4790      	blx	r2
 8004226:	bd08      	pop	{r3, pc}
uint8_t *Virtual_Com_Port_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
  if (wValue0 > 4)
  {
    return NULL;
 8004228:	2000      	movs	r0, #0
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
  }
}
 800422a:	bd08      	pop	{r3, pc}
 800422c:	20001c4c 	.word	0x20001c4c
 8004230:	200000b8 	.word	0x200000b8
 8004234:	08004ddd 	.word	0x08004ddd

08004238 <Virtual_Com_Port_GetConfigDescriptor>:
* Input          : Length.
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetConfigDescriptor(uint16_t Length)
{
 8004238:	b508      	push	{r3, lr}
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 800423a:	f240 0154 	movw	r1, #84	; 0x54
 800423e:	f644 53dd 	movw	r3, #19933	; 0x4ddd
 8004242:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004246:	f6c0 0300 	movt	r3, #2048	; 0x800
 800424a:	4798      	blx	r3
}
 800424c:	bd08      	pop	{r3, pc}
 800424e:	bf00      	nop

08004250 <Virtual_Com_Port_GetDeviceDescriptor>:
* Input          : Length.
* Output         : None.
* Return         : The address of the device descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetDeviceDescriptor(uint16_t Length)
{
 8004250:	b508      	push	{r3, lr}
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8004252:	f240 01b0 	movw	r1, #176	; 0xb0
 8004256:	f644 53dd 	movw	r3, #19933	; 0x4ddd
 800425a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800425e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004262:	4798      	blx	r3
}
 8004264:	bd08      	pop	{r3, pc}
 8004266:	bf00      	nop

08004268 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8004268:	f641 424c 	movw	r2, #7244	; 0x1c4c

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 800426c:	f24e 33fc 	movw	r3, #58364	; 0xe3fc
 8004270:	f6c0 0300 	movt	r3, #2048	; 0x800
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8004274:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004278:	6810      	ldr	r0, [r2, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 800427a:	79d9      	ldrb	r1, [r3, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 800427c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8004280:	2400      	movs	r4, #0
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;

  SetBTABLE(BTABLE_ADDRESS);
 8004282:	f245 45dd 	movw	r5, #21725	; 0x54dd
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8004286:	7241      	strb	r1, [r0, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8004288:	7284      	strb	r4, [r0, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 800428a:	72c4      	strb	r4, [r0, #11]

  SetBTABLE(BTABLE_ADDRESS);
 800428c:	f6c0 0500 	movt	r5, #2048	; 0x800
 8004290:	4620      	mov	r0, r4

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8004292:	f245 46f1 	movw	r6, #21745	; 0x54f1
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;

  SetBTABLE(BTABLE_ADDRESS);
 8004296:	47a8      	blx	r5

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8004298:	f6c0 0600 	movt	r6, #2048	; 0x800
 800429c:	4620      	mov	r0, r4
 800429e:	f44f 7100 	mov.w	r1, #512	; 0x200
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 80042a2:	f245 5509 	movw	r5, #21769	; 0x5509
  pInformation->Current_Interface = 0;

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 80042a6:	47b0      	blx	r6
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 80042a8:	f6c0 0500 	movt	r5, #2048	; 0x800
 80042ac:	2110      	movs	r1, #16
 80042ae:	4620      	mov	r0, r4
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 80042b0:	f245 6a5d 	movw	sl, #22109	; 0x565d

  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 80042b4:	47a8      	blx	r5
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 80042b6:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80042ba:	2140      	movs	r1, #64	; 0x40
 80042bc:	4620      	mov	r0, r4
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 80042be:	f245 6839 	movw	r8, #22073	; 0x5639
  SetBTABLE(BTABLE_ADDRESS);

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_STALL);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 80042c2:	47d0      	blx	sl
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 80042c4:	f6c0 0800 	movt	r8, #2048	; 0x800
 80042c8:	2180      	movs	r1, #128	; 0x80
 80042ca:	4620      	mov	r0, r4
  Clear_Status_Out(ENDP0);
 80042cc:	f245 57d1 	movw	r7, #21969	; 0x55d1

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
  SetEPTxStatus(ENDP0, EP_TX_STALL);
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 80042d0:	47c0      	blx	r8
  Clear_Status_Out(ENDP0);
 80042d2:	f6c0 0700 	movt	r7, #2048	; 0x800
 80042d6:	4620      	mov	r0, r4
 80042d8:	47b8      	blx	r7
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 80042da:	f240 025c 	movw	r2, #92	; 0x5c
 80042de:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80042e2:	f245 69e5 	movw	r9, #22245	; 0x56e5
 80042e6:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 80042ea:	f6c0 0900 	movt	r9, #2048	; 0x800
 80042ee:	4620      	mov	r0, r4
 80042f0:	47c8      	blx	r9
  SetEPRxValid(ENDP0);
 80042f2:	f245 53ad 	movw	r3, #21933	; 0x55ad
 80042f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80042fa:	4620      	mov	r0, r4
 80042fc:	4798      	blx	r3

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 80042fe:	2001      	movs	r0, #1
 8004300:	4621      	mov	r1, r4
 8004302:	47b0      	blx	r6
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8004304:	2001      	movs	r0, #1
 8004306:	21c0      	movs	r1, #192	; 0xc0
 8004308:	47c0      	blx	r8
  SetEPTxStatus(ENDP1, EP_TX_NAK);
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 800430a:	f245 5749 	movw	r7, #21833	; 0x5549
  SetEPRxValid(ENDP0);

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 800430e:	2001      	movs	r0, #1
 8004310:	2120      	movs	r1, #32
 8004312:	47a8      	blx	r5
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8004314:	f6c0 0700 	movt	r7, #2048	; 0x800
 8004318:	2001      	movs	r0, #1
 800431a:	4621      	mov	r1, r4
 800431c:	47b8      	blx	r7

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 800431e:	2002      	movs	r0, #2
 8004320:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004324:	47b0      	blx	r6
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8004326:	2002      	movs	r0, #2
 8004328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800432c:	47c0      	blx	r8
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 800432e:	2002      	movs	r0, #2
 8004330:	4621      	mov	r1, r4
 8004332:	47b8      	blx	r7
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8004334:	2002      	movs	r0, #2
 8004336:	2120      	movs	r1, #32
 8004338:	47a8      	blx	r5

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 800433a:	2003      	movs	r0, #3
 800433c:	4621      	mov	r1, r4
 800433e:	47b0      	blx	r6
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8004340:	2003      	movs	r0, #3
 8004342:	f44f 7188 	mov.w	r1, #272	; 0x110
 8004346:	47d0      	blx	sl
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8004348:	2003      	movs	r0, #3
 800434a:	2140      	movs	r1, #64	; 0x40
 800434c:	47c8      	blx	r9
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 800434e:	2003      	movs	r0, #3
 8004350:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004354:	47b8      	blx	r7
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8004356:	4621      	mov	r1, r4
 8004358:	2003      	movs	r0, #3
 800435a:	47a8      	blx	r5

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 800435c:	f245 21b9 	movw	r1, #21177	; 0x52b9
 8004360:	4620      	mov	r0, r4
 8004362:	f6c0 0100 	movt	r1, #2048	; 0x800
 8004366:	4788      	blx	r1
  
  bDeviceState = ATTACHED;
 8004368:	f640 20d0 	movw	r0, #2768	; 0xad0
 800436c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004370:	2201      	movs	r2, #1
 8004372:	6002      	str	r2, [r0, #0]
 8004374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004378 <Virtual_Com_Port_init>:
void Virtual_Com_Port_init(void)
{

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8004378:	f644 13c9 	movw	r3, #18889	; 0x49c9
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 800437c:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 800437e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004382:	4798      	blx	r3

  pInformation->Current_Configuration = 0;
 8004384:	f641 404c 	movw	r0, #7244	; 0x1c4c
 8004388:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800438c:	6802      	ldr	r2, [r0, #0]
 800438e:	2400      	movs	r4, #0

  /* Connect the device */
  PowerOn();
 8004390:	f244 31b5 	movw	r1, #17333	; 0x43b5

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();

  pInformation->Current_Configuration = 0;
 8004394:	7294      	strb	r4, [r2, #10]

  /* Connect the device */
  PowerOn();
 8004396:	f6c0 0100 	movt	r1, #2048	; 0x800
 800439a:	4788      	blx	r1

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 800439c:	f245 7359 	movw	r3, #22361	; 0x5759
 80043a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80043a4:	4798      	blx	r3

  /* configure the USART to the default settings */
  //USART_Config_Default();

  bDeviceState = UNCONNECTED;
 80043a6:	f640 20d0 	movw	r0, #2768	; 0xad0
 80043aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80043ae:	6004      	str	r4, [r0, #0]
 80043b0:	bd10      	pop	{r4, pc}
 80043b2:	bf00      	nop

080043b4 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 80043b4:	b538      	push	{r3, r4, r5, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);
 80043b6:	f644 0329 	movw	r3, #18473	; 0x4829
 80043ba:	2001      	movs	r0, #1
 80043bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80043c0:	4798      	blx	r3

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80043c2:	f645 4544 	movw	r5, #23620	; 0x5c44
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80043c6:	f645 4340 	movw	r3, #23616	; 0x5c40
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80043ca:	f641 4250 	movw	r2, #7248	; 0x1c50
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80043ce:	f2c4 0300 	movt	r3, #16384	; 0x4000

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80043d2:	2100      	movs	r1, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80043d4:	f44f 54e0 	mov.w	r4, #7168	; 0x1c00
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80043d8:	2001      	movs	r0, #1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80043da:	f2c4 0500 	movt	r5, #16384	; 0x4000
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80043de:	f2c2 0200 	movt	r2, #8192	; 0x2000
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80043e2:	6018      	str	r0, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80043e4:	6019      	str	r1, [r3, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
  _SetCNTR(wInterrupt_Mask);
  
  return USB_SUCCESS;
}
 80043e6:	4608      	mov	r0, r1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80043e8:	6029      	str	r1, [r5, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 80043ea:	8014      	strh	r4, [r2, #0]
  _SetCNTR(wInterrupt_Mask);
 80043ec:	601c      	str	r4, [r3, #0]
  
  return USB_SUCCESS;
}
 80043ee:	bd38      	pop	{r3, r4, r5, pc}

080043f0 <Suspend>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Suspend(void)
{
 80043f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t i =0;
	uint16_t wCNTR;
	uint32_t tmpreg = 0;
  __IO uint32_t savePWR_CR=0;
 80043f2:	2100      	movs	r1, #0
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Suspend(void)
{
 80043f4:	b083      	sub	sp, #12
  __IO uint32_t savePWR_CR=0;
	/* suspend preparation */
	/* ... */
	
	/*Store CNTR value */
	wCNTR = _GetCNTR();  
 80043f6:	f645 4340 	movw	r3, #23616	; 0x5c40

    /* This a sequence to apply a force RESET to handle a robustness case */
    
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 80043fa:	f44f 42b8 	mov.w	r2, #23552	; 0x5c00
void Suspend(void)
{
	uint32_t i =0;
	uint16_t wCNTR;
	uint32_t tmpreg = 0;
  __IO uint32_t savePWR_CR=0;
 80043fe:	9101      	str	r1, [sp, #4]
	/* suspend preparation */
	/* ... */
	
	/*Store CNTR value */
	wCNTR = _GetCNTR();  
 8004400:	f2c4 0300 	movt	r3, #16384	; 0x4000

    /* This a sequence to apply a force RESET to handle a robustness case */
    
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 8004404:	f2c4 0200 	movt	r2, #16384	; 0x4000
  __IO uint32_t savePWR_CR=0;
	/* suspend preparation */
	/* ... */
	
	/*Store CNTR value */
	wCNTR = _GetCNTR();  
 8004408:	6818      	ldr	r0, [r3, #0]

    /* This a sequence to apply a force RESET to handle a robustness case */
    
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 800440a:	6814      	ldr	r4, [r2, #0]
 800440c:	4960      	ldr	r1, [pc, #384]	; (8004590 <Suspend+0x1a0>)
 800440e:	b2a5      	uxth	r5, r4
 8004410:	f645 4604 	movw	r6, #23556	; 0x5c04
 8004414:	600d      	str	r5, [r1, #0]
 8004416:	f2c4 0600 	movt	r6, #16384	; 0x4000
 800441a:	6837      	ldr	r7, [r6, #0]
 800441c:	f645 4208 	movw	r2, #23560	; 0x5c08
 8004420:	b2bc      	uxth	r4, r7
 8004422:	604c      	str	r4, [r1, #4]
 8004424:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8004428:	6815      	ldr	r5, [r2, #0]
 800442a:	f645 460c 	movw	r6, #23564	; 0x5c0c
 800442e:	b2af      	uxth	r7, r5
 8004430:	608f      	str	r7, [r1, #8]
 8004432:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8004436:	6834      	ldr	r4, [r6, #0]
 8004438:	f645 4210 	movw	r2, #23568	; 0x5c10
 800443c:	b2a5      	uxth	r5, r4
 800443e:	60cd      	str	r5, [r1, #12]
 8004440:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8004444:	6816      	ldr	r6, [r2, #0]
 8004446:	f645 4714 	movw	r7, #23572	; 0x5c14
 800444a:	b2b4      	uxth	r4, r6
 800444c:	610c      	str	r4, [r1, #16]
 800444e:	f2c4 0700 	movt	r7, #16384	; 0x4000
 8004452:	683d      	ldr	r5, [r7, #0]
 8004454:	f645 4218 	movw	r2, #23576	; 0x5c18
 8004458:	b2ae      	uxth	r6, r5
 800445a:	614e      	str	r6, [r1, #20]
 800445c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8004460:	6817      	ldr	r7, [r2, #0]
 8004462:	f645 451c 	movw	r5, #23580	; 0x5c1c
 8004466:	b2bc      	uxth	r4, r7
 8004468:	618c      	str	r4, [r1, #24]
 800446a:	f2c4 0500 	movt	r5, #16384	; 0x4000
 800446e:	682e      	ldr	r6, [r5, #0]
	
	/* unmask RESET flag */
	wCNTR|=CNTR_RESETM;
	_SetCNTR(wCNTR);
 8004470:	b282      	uxth	r2, r0
	/*apply FRES */
	wCNTR|=CNTR_FRES;
	_SetCNTR(wCNTR);
	
	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
 8004472:	f64f 74fe 	movw	r4, #65534	; 0xfffe
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
	
	/* unmask RESET flag */
	wCNTR|=CNTR_RESETM;
	_SetCNTR(wCNTR);
 8004476:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	/*apply FRES */
	wCNTR|=CNTR_FRES;
	_SetCNTR(wCNTR);
	
	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
 800447a:	4004      	ands	r4, r0
	wCNTR = _GetCNTR();  

    /* This a sequence to apply a force RESET to handle a robustness case */
    
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 800447c:	b2b7      	uxth	r7, r6
	/*apply FRES */
	wCNTR|=CNTR_FRES;
	_SetCNTR(wCNTR);
	
	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
 800447e:	f444 6580 	orr.w	r5, r4, #1024	; 0x400
	wCNTR|=CNTR_RESETM;
	_SetCNTR(wCNTR);
	
	/*apply FRES */
	wCNTR|=CNTR_FRES;
	_SetCNTR(wCNTR);
 8004482:	f042 0601 	orr.w	r6, r2, #1
	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
	_SetCNTR(wCNTR);
	
	/*poll for RESET flag in ISTR*/
	while((_GetISTR()&ISTR_RESET) == 0);
 8004486:	f645 4044 	movw	r0, #23620	; 0x5c44
	wCNTR = _GetCNTR();  

    /* This a sequence to apply a force RESET to handle a robustness case */
    
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 800448a:	61cf      	str	r7, [r1, #28]
	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
	_SetCNTR(wCNTR);
	
	/*poll for RESET flag in ISTR*/
	while((_GetISTR()&ISTR_RESET) == 0);
 800448c:	f2c4 0000 	movt	r0, #16384	; 0x4000
	/*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
	
	/* unmask RESET flag */
	wCNTR|=CNTR_RESETM;
	_SetCNTR(wCNTR);
 8004490:	601a      	str	r2, [r3, #0]
	
	/*apply FRES */
	wCNTR|=CNTR_FRES;
	_SetCNTR(wCNTR);
 8004492:	601e      	str	r6, [r3, #0]
	
	/*clear FRES*/
	wCNTR&=~CNTR_FRES;
	_SetCNTR(wCNTR);
 8004494:	601d      	str	r5, [r3, #0]
	
	/*poll for RESET flag in ISTR*/
	while((_GetISTR()&ISTR_RESET) == 0);
 8004496:	6802      	ldr	r2, [r0, #0]
 8004498:	f645 4344 	movw	r3, #23620	; 0x5c44
 800449c:	0552      	lsls	r2, r2, #21
 800449e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80044a2:	d5f8      	bpl.n	8004496 <Suspend+0xa6>
	
	/* clear RESET flag in ISTR */
	_SetISTR((uint16_t)CLR_RESET);
 80044a4:	f64f 30ff 	movw	r0, #64511	; 0xfbff
 80044a8:	6018      	str	r0, [r3, #0]
	
	/*restore Enpoints*/
	for (i=0;i<8;i++)
	_SetENDPOINT(i, EP[i]);
 80044aa:	6808      	ldr	r0, [r1, #0]
 80044ac:	f44f 42b8 	mov.w	r2, #23552	; 0x5c00
 80044b0:	b280      	uxth	r0, r0
 80044b2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80044b6:	6010      	str	r0, [r2, #0]
 80044b8:	6848      	ldr	r0, [r1, #4]
 80044ba:	f645 4204 	movw	r2, #23556	; 0x5c04
 80044be:	b280      	uxth	r0, r0
 80044c0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80044c4:	6010      	str	r0, [r2, #0]
 80044c6:	6888      	ldr	r0, [r1, #8]
 80044c8:	f645 4208 	movw	r2, #23560	; 0x5c08
 80044cc:	b280      	uxth	r0, r0
 80044ce:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80044d2:	6010      	str	r0, [r2, #0]
 80044d4:	68c8      	ldr	r0, [r1, #12]
 80044d6:	f645 420c 	movw	r2, #23564	; 0x5c0c
 80044da:	b280      	uxth	r0, r0
 80044dc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80044e0:	6010      	str	r0, [r2, #0]
 80044e2:	6908      	ldr	r0, [r1, #16]
 80044e4:	f645 4210 	movw	r2, #23568	; 0x5c10
 80044e8:	b280      	uxth	r0, r0
 80044ea:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80044ee:	6010      	str	r0, [r2, #0]
 80044f0:	6948      	ldr	r0, [r1, #20]
 80044f2:	f645 4214 	movw	r2, #23572	; 0x5c14
 80044f6:	b280      	uxth	r0, r0
 80044f8:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80044fc:	6010      	str	r0, [r2, #0]
 80044fe:	6988      	ldr	r0, [r1, #24]
 8004500:	f645 4218 	movw	r2, #23576	; 0x5c18
 8004504:	b280      	uxth	r0, r0
 8004506:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800450a:	6010      	str	r0, [r2, #0]
 800450c:	69c8      	ldr	r0, [r1, #28]
	
	/* Now it is safe to enter macrocell in suspend mode */
	wCNTR |= CNTR_FSUSP;
	_SetCNTR(wCNTR);
 800450e:	f645 4240 	movw	r2, #23616	; 0x5c40
	/* clear RESET flag in ISTR */
	_SetISTR((uint16_t)CLR_RESET);
	
	/*restore Enpoints*/
	for (i=0;i<8;i++)
	_SetENDPOINT(i, EP[i]);
 8004512:	f645 411c 	movw	r1, #23580	; 0x5c1c
	
	/* Now it is safe to enter macrocell in suspend mode */
	wCNTR |= CNTR_FSUSP;
	_SetCNTR(wCNTR);
 8004516:	f2c4 0200 	movt	r2, #16384	; 0x4000
	/* clear RESET flag in ISTR */
	_SetISTR((uint16_t)CLR_RESET);
	
	/*restore Enpoints*/
	for (i=0;i<8;i++)
	_SetENDPOINT(i, EP[i]);
 800451a:	b280      	uxth	r0, r0
 800451c:	f2c4 0100 	movt	r1, #16384	; 0x4000
	
	/* Now it is safe to enter macrocell in suspend mode */
	wCNTR |= CNTR_FSUSP;
 8004520:	f444 6481 	orr.w	r4, r4, #1032	; 0x408
	/* clear RESET flag in ISTR */
	_SetISTR((uint16_t)CLR_RESET);
	
	/*restore Enpoints*/
	for (i=0;i<8;i++)
	_SetENDPOINT(i, EP[i]);
 8004524:	6008      	str	r0, [r1, #0]
	
	/* Now it is safe to enter macrocell in suspend mode */
	wCNTR |= CNTR_FSUSP;
	_SetCNTR(wCNTR);
 8004526:	6014      	str	r4, [r2, #0]
	
	/* force low-power mode in the macrocell */
	wCNTR = _GetCNTR();
 8004528:	6810      	ldr	r0, [r2, #0]
	wCNTR |= CNTR_LPMODE;
	_SetCNTR(wCNTR);
	
	/*prepare entry in low power mode (STOP mode)*/
	/* Select the regulator state in STOP mode*/
	savePWR_CR = REG_PWR_CR;
 800452a:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
	_SetCNTR(wCNTR);
	
	/* force low-power mode in the macrocell */
	wCNTR = _GetCNTR();
	wCNTR |= CNTR_LPMODE;
	_SetCNTR(wCNTR);
 800452e:	b284      	uxth	r4, r0
 8004530:	f044 0004 	orr.w	r0, r4, #4
 8004534:	6010      	str	r0, [r2, #0]
	
	/*prepare entry in low power mode (STOP mode)*/
	/* Select the regulator state in STOP mode*/
	savePWR_CR = REG_PWR_CR;
 8004536:	f2c4 0100 	movt	r1, #16384	; 0x4000
 800453a:	6808      	ldr	r0, [r1, #0]
	REG_PWR_CR = tmpreg;
	/* Set SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
        SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
#else
		REG_SCB_SCR |= SCB_SCR_SLEEPDEEP;       
 800453c:	f64e 5410 	movw	r4, #60688	; 0xed10
	wCNTR |= CNTR_LPMODE;
	_SetCNTR(wCNTR);
	
	/*prepare entry in low power mode (STOP mode)*/
	/* Select the regulator state in STOP mode*/
	savePWR_CR = REG_PWR_CR;
 8004540:	9001      	str	r0, [sp, #4]
	
	tmpreg = REG_PWR_CR;
 8004542:	6808      	ldr	r0, [r1, #0]
	REG_PWR_CR = tmpreg;
	/* Set SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
        SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
#else
		REG_SCB_SCR |= SCB_SCR_SLEEPDEEP;       
 8004544:	f2ce 0400 	movt	r4, #57344	; 0xe000
	/* Select the regulator state in STOP mode*/
	savePWR_CR = REG_PWR_CR;
	
	tmpreg = REG_PWR_CR;
	/* Clear PDDS and LPDS bits */
	tmpreg &= ((uint32_t)0xFFFFFFFC);
 8004548:	f020 0003 	bic.w	r0, r0, #3
	/* Set LPDS bit according to PWR_Regulator value */
	tmpreg |= PWR_Regulator_LowPower;
 800454c:	f040 0001 	orr.w	r0, r0, #1
	/* Store the new value */
	REG_PWR_CR = tmpreg;
 8004550:	6008      	str	r0, [r1, #0]
	/* Set SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
        SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
#else
		REG_SCB_SCR |= SCB_SCR_SLEEPDEEP;       
 8004552:	6820      	ldr	r0, [r4, #0]
 8004554:	f040 0004 	orr.w	r0, r0, #4
 8004558:	6020      	str	r0, [r4, #0]
#endif
	
	/* enter system in STOP mode, only when wakeup flag in not set */
	if((_GetISTR()&ISTR_WKUP)==0)
 800455a:	6818      	ldr	r0, [r3, #0]
 800455c:	04c0      	lsls	r0, r0, #19
 800455e:	d50f      	bpl.n	8004580 <Suspend+0x190>
#endif
	}
	else
	{
		/* Clear Wakeup flag */
		_SetISTR(CLR_WKUP);
 8004560:	f64e 70ff 	movw	r0, #61439	; 0xefff
 8004564:	6018      	str	r0, [r3, #0]
		/* clear FSUSP to abort entry in suspend mode  */
        wCNTR = _GetCNTR();
 8004566:	6810      	ldr	r0, [r2, #0]
        wCNTR&=~CNTR_FSUSP;
 8004568:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 800456c:	4003      	ands	r3, r0
        _SetCNTR(wCNTR);
 800456e:	6013      	str	r3, [r2, #0]
		
		/*restore sleep mode configuration */ 
		/* restore Power regulator config in sleep mode*/
		REG_PWR_CR = savePWR_CR;
 8004570:	9a01      	ldr	r2, [sp, #4]
 8004572:	600a      	str	r2, [r1, #0]
		
		/* Reset SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)		
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
#else
                REG_SCB_SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
 8004574:	6821      	ldr	r1, [r4, #0]
 8004576:	f021 0004 	bic.w	r0, r1, #4
 800457a:	6020      	str	r0, [r4, #0]
#endif
    }
}
 800457c:	b003      	add	sp, #12
 800457e:	bdf0      	pop	{r4, r5, r6, r7, pc}
#endif
	
	/* enter system in STOP mode, only when wakeup flag in not set */
	if((_GetISTR()&ISTR_WKUP)==0)
	{
		__WFI();
 8004580:	4b04      	ldr	r3, [pc, #16]	; (8004594 <Suspend+0x1a4>)
 8004582:	4798      	blx	r3
		/* Reset SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); 
#else
                REG_SCB_SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); 
 8004584:	6822      	ldr	r2, [r4, #0]
 8004586:	f022 0104 	bic.w	r1, r2, #4
 800458a:	6021      	str	r1, [r4, #0]
 800458c:	e7f6      	b.n	800457c <Suspend+0x18c>
 800458e:	bf00      	nop
 8004590:	200013fc 	.word	0x200013fc
 8004594:	08004a0d 	.word	0x08004a0d

08004598 <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
 8004598:	b510      	push	{r4, lr}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 800459a:	f645 4440 	movw	r4, #23616	; 0x5c40
 800459e:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80045a2:	6823      	ldr	r3, [r4, #0]
  wCNTR &= (~CNTR_LPMODE);
 80045a4:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 80045a8:	401a      	ands	r2, r3
  _SetCNTR(wCNTR);    
  
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80045aa:	f244 7059 	movw	r0, #18265	; 0x4759
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);    
 80045ae:	6022      	str	r2, [r4, #0]
  
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80045b0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80045b4:	4780      	blx	r0

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 80045b6:	f44f 413f 	mov.w	r1, #48896	; 0xbf00
 80045ba:	6021      	str	r1, [r4, #0]
 80045bc:	bd10      	pop	{r4, pc}
 80045be:	bf00      	nop

080045c0 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 80045c0:	b510      	push	{r4, lr}
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 80045c2:	4c2b      	ldr	r4, [pc, #172]	; (8004670 <Resume+0xb0>)
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 80045c4:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 80045c6:	bf18      	it	ne
 80045c8:	7020      	strbne	r0, [r4, #0]
  switch (ResumeS.eState)
 80045ca:	7823      	ldrb	r3, [r4, #0]
 80045cc:	2b05      	cmp	r3, #5
 80045ce:	d819      	bhi.n	8004604 <Resume+0x44>
 80045d0:	e8df f003 	tbb	[pc, r3]
 80045d4:	2f2a221b 	.word	0x2f2a221b
 80045d8:	033a      	.short	0x033a
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:    
      ResumeS.bESOFcnt--;
 80045da:	7860      	ldrb	r0, [r4, #1]
 80045dc:	1e41      	subs	r1, r0, #1
 80045de:	b2ca      	uxtb	r2, r1
 80045e0:	7062      	strb	r2, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 80045e2:	7863      	ldrb	r3, [r4, #1]
 80045e4:	b983      	cbnz	r3, 8004608 <Resume+0x48>
      {
        wCNTR = _GetCNTR();
 80045e6:	f645 4240 	movw	r2, #23616	; 0x5c40
 80045ea:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80045ee:	6810      	ldr	r0, [r2, #0]
        wCNTR &= (~CNTR_RESUME);
 80045f0:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80045f4:	4001      	ands	r1, r0
        _SetCNTR(wCNTR);
 80045f6:	6011      	str	r1, [r2, #0]
        ResumeS.eState = RESUME_OFF;
 80045f8:	4a1d      	ldr	r2, [pc, #116]	; (8004670 <Resume+0xb0>)
        remotewakeupon = 0;
 80045fa:	491e      	ldr	r1, [pc, #120]	; (8004674 <Resume+0xb4>)
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
        ResumeS.eState = RESUME_OFF;
 80045fc:	2006      	movs	r0, #6
 80045fe:	7010      	strb	r0, [r2, #0]
        remotewakeupon = 0;
 8004600:	600b      	str	r3, [r1, #0]
 8004602:	bd10      	pop	{r4, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 8004604:	2106      	movs	r1, #6
 8004606:	7021      	strb	r1, [r4, #0]
 8004608:	bd10      	pop	{r4, pc}
  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      if (remotewakeupon ==0)
 800460a:	4a1a      	ldr	r2, [pc, #104]	; (8004674 <Resume+0xb4>)
 800460c:	6811      	ldr	r1, [r2, #0]
 800460e:	2900      	cmp	r1, #0
 8004610:	d028      	beq.n	8004664 <Resume+0xa4>
        Resume_Init();
        ResumeS.eState = RESUME_OFF;
      }
      else /* RESUME detected during the RemoteWAkeup signalling => keep RemoteWakeup handling*/
      {
        ResumeS.eState = RESUME_ON;
 8004612:	2005      	movs	r0, #5
 8004614:	7020      	strb	r0, [r4, #0]
 8004616:	bd10      	pop	{r4, pc}
      }
      break;
    case RESUME_INTERNAL:
      Resume_Init();
 8004618:	4a17      	ldr	r2, [pc, #92]	; (8004678 <Resume+0xb8>)
 800461a:	4790      	blx	r2
      ResumeS.eState = RESUME_START;
      remotewakeupon = 1;
 800461c:	4b15      	ldr	r3, [pc, #84]	; (8004674 <Resume+0xb4>)
        ResumeS.eState = RESUME_ON;
      }
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 800461e:	2104      	movs	r1, #4
      remotewakeupon = 1;
 8004620:	2001      	movs	r0, #1
        ResumeS.eState = RESUME_ON;
      }
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 8004622:	7021      	strb	r1, [r4, #0]
      remotewakeupon = 1;
 8004624:	6018      	str	r0, [r3, #0]
      break;
 8004626:	bd10      	pop	{r4, pc}
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 8004628:	2302      	movs	r3, #2
      ResumeS.eState = RESUME_WAIT;
 800462a:	2003      	movs	r0, #3
      Resume_Init();
      ResumeS.eState = RESUME_START;
      remotewakeupon = 1;
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 800462c:	7063      	strb	r3, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 800462e:	7020      	strb	r0, [r4, #0]
      break;
 8004630:	bd10      	pop	{r4, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8004632:	7862      	ldrb	r2, [r4, #1]
 8004634:	1e51      	subs	r1, r2, #1
 8004636:	b2cb      	uxtb	r3, r1
 8004638:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800463a:	7860      	ldrb	r0, [r4, #1]
 800463c:	2800      	cmp	r0, #0
 800463e:	d1e3      	bne.n	8004608 <Resume+0x48>
        ResumeS.eState = RESUME_START;
 8004640:	490b      	ldr	r1, [pc, #44]	; (8004670 <Resume+0xb0>)
 8004642:	2204      	movs	r2, #4
 8004644:	700a      	strb	r2, [r1, #0]
 8004646:	bd10      	pop	{r4, pc}
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 8004648:	f645 4340 	movw	r3, #23616	; 0x5c40
 800464c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004650:	6818      	ldr	r0, [r3, #0]
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 8004652:	b282      	uxth	r2, r0
 8004654:	f042 0110 	orr.w	r1, r2, #16
 8004658:	6019      	str	r1, [r3, #0]
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
 800465a:	200a      	movs	r0, #10
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
 800465c:	2305      	movs	r3, #5
 800465e:	7023      	strb	r3, [r4, #0]
      ResumeS.bESOFcnt = 10;
 8004660:	7060      	strb	r0, [r4, #1]
      break;
 8004662:	bd10      	pop	{r4, pc}
  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      if (remotewakeupon ==0)
      {
        Resume_Init();
 8004664:	4b04      	ldr	r3, [pc, #16]	; (8004678 <Resume+0xb8>)
 8004666:	4798      	blx	r3
        ResumeS.eState = RESUME_OFF;
 8004668:	2206      	movs	r2, #6
 800466a:	7022      	strb	r2, [r4, #0]
 800466c:	bd10      	pop	{r4, pc}
 800466e:	bf00      	nop
 8004670:	200013f8 	.word	0x200013f8
 8004674:	20000ad8 	.word	0x20000ad8
 8004678:	08004599 	.word	0x08004599

0800467c <USBWakeUp_IRQHandler>:


void USBWakeUp_IRQHandler(void)
{
	//EXTI_ClearITPendingBit(EXTI_Line18);
	REG_EXTI_PR = (1 << 18 );
 800467c:	f240 4314 	movw	r3, #1044	; 0x414
 8004680:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004684:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	4770      	bx	lr

0800468c <IntToUnicode>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 800468c:	b470      	push	{r4, r5, r6}
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 800468e:	b38a      	cbz	r2, 80046f4 <IntToUnicode+0x68>
* Description    : Convert Hex 32Bits value into char.
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 8004690:	1e56      	subs	r6, r2, #1
 8004692:	b2f2      	uxtb	r2, r6
 8004694:	1c53      	adds	r3, r2, #1
 8004696:	005e      	lsls	r6, r3, #1
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
  {
    if( ((value >> 28)) < 0xA )
 8004698:	0f03      	lsrs	r3, r0, #28
 800469a:	1eb2      	subs	r2, r6, #2
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 800469c:	2400      	movs	r4, #0
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
  {
    if( ((value >> 28)) < 0xA )
 800469e:	2b09      	cmp	r3, #9
 80046a0:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80046a4:	d928      	bls.n	80046f8 <IntToUnicode+0x6c>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80046a6:	3337      	adds	r3, #55	; 0x37
 80046a8:	700b      	strb	r3, [r1, #0]
 80046aa:	2302      	movs	r3, #2
    }
    
    value = value << 4;
 80046ac:	0100      	lsls	r0, r0, #4
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80046ae:	42b3      	cmp	r3, r6
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 80046b0:	704c      	strb	r4, [r1, #1]
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80046b2:	d01f      	beq.n	80046f4 <IntToUnicode+0x68>
 80046b4:	b152      	cbz	r2, 80046cc <IntToUnicode+0x40>
  {
    if( ((value >> 28)) < 0xA )
 80046b6:	0f02      	lsrs	r2, r0, #28
 80046b8:	2a09      	cmp	r2, #9
 80046ba:	d913      	bls.n	80046e4 <IntToUnicode+0x58>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80046bc:	3237      	adds	r2, #55	; 0x37
 80046be:	54ca      	strb	r2, [r1, r3]
* Description    : Convert Hex 32Bits value into char.
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 80046c0:	18ca      	adds	r2, r1, r3
 80046c2:	3302      	adds	r3, #2
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 80046c4:	0100      	lsls	r0, r0, #4
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80046c6:	42b3      	cmp	r3, r6
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 80046c8:	7054      	strb	r4, [r2, #1]
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80046ca:	d013      	beq.n	80046f4 <IntToUnicode+0x68>
  {
    if( ((value >> 28)) < 0xA )
 80046cc:	0f05      	lsrs	r5, r0, #28
 80046ce:	2d09      	cmp	r5, #9
 80046d0:	d815      	bhi.n	80046fe <IntToUnicode+0x72>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80046d2:	3530      	adds	r5, #48	; 0x30
 80046d4:	54cd      	strb	r5, [r1, r3]
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 80046d6:	0100      	lsls	r0, r0, #4
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
  {
    if( ((value >> 28)) < 0xA )
 80046d8:	0f02      	lsrs	r2, r0, #28
* Description    : Convert Hex 32Bits value into char.
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 80046da:	18cd      	adds	r5, r1, r3
 80046dc:	3302      	adds	r3, #2
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
  {
    if( ((value >> 28)) < 0xA )
 80046de:	2a09      	cmp	r2, #9
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 80046e0:	706c      	strb	r4, [r5, #1]
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
  {
    if( ((value >> 28)) < 0xA )
 80046e2:	d8eb      	bhi.n	80046bc <IntToUnicode+0x30>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80046e4:	3230      	adds	r2, #48	; 0x30
 80046e6:	54ca      	strb	r2, [r1, r3]
* Description    : Convert Hex 32Bits value into char.
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 80046e8:	18ca      	adds	r2, r1, r3
 80046ea:	3302      	adds	r3, #2
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 80046ec:	0100      	lsls	r0, r0, #4
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80046ee:	42b3      	cmp	r3, r6
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 80046f0:	7054      	strb	r4, [r2, #1]
*******************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80046f2:	d1eb      	bne.n	80046cc <IntToUnicode+0x40>
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
  }
}
 80046f4:	bc70      	pop	{r4, r5, r6}
 80046f6:	4770      	bx	lr
  
  for( idx = 0 ; idx < len ; idx ++)
  {
    if( ((value >> 28)) < 0xA )
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80046f8:	3330      	adds	r3, #48	; 0x30
 80046fa:	700b      	strb	r3, [r1, #0]
 80046fc:	e7d5      	b.n	80046aa <IntToUnicode+0x1e>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80046fe:	3537      	adds	r5, #55	; 0x37
 8004700:	54cd      	strb	r5, [r1, r3]
 8004702:	e7e8      	b.n	80046d6 <IntToUnicode+0x4a>

08004704 <USB_LP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_IRQHandler(void)
{
 8004704:	b508      	push	{r3, lr}
	//printf("USB\n");	
	USB_Istr();
 8004706:	f643 6395 	movw	r3, #16021	; 0x3e95
 800470a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800470e:	4798      	blx	r3
 8004710:	bd08      	pop	{r3, pc}
 8004712:	bf00      	nop

08004714 <Set_System>:
*******************************************************************************/
void Set_System(void)
{  	
	#if HW_USE_USB_SMARTROBOT_BD == 1
	//-- PC.13
	REG_GPIOC_CRH &= ~(0x0F << (20));	// Clear
 8004714:	f241 0304 	movw	r3, #4100	; 0x1004
 8004718:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	f422 0070 	bic.w	r0, r2, #15728640	; 0xf00000
 8004722:	6018      	str	r0, [r3, #0]
	REG_GPIOC_CRH |=  (0x02 << (20));	// MODE, PC.13 Output mode, max speed 2Mhz
 8004724:	6819      	ldr	r1, [r3, #0]
 8004726:	f441 1200 	orr.w	r2, r1, #2097152	; 0x200000
 800472a:	601a      	str	r2, [r3, #0]
	REG_GPIOC_CRH |=  (0x00 << (22));	// CNF,  PC.13 General purpose output push-pul
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	6018      	str	r0, [r3, #0]
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop

08004734 <Set_USBClock>:
*******************************************************************************/
void Set_USBClock(void)
{
	//-- USB 72M * 2 / 3 = 48Mhz
	//
	CLR_BIT( REG_RCC_CFGR, 22 );	
 8004734:	f241 0204 	movw	r2, #4100	; 0x1004
 8004738:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800473c:	6811      	ldr	r1, [r2, #0]
	
	//-- USB Clock Enable 
	//
	SET_BIT( REG_RCC_APB1ENR, 23 );
 800473e:	f241 031c 	movw	r3, #4124	; 0x101c
*******************************************************************************/
void Set_USBClock(void)
{
	//-- USB 72M * 2 / 3 = 48Mhz
	//
	CLR_BIT( REG_RCC_CFGR, 22 );	
 8004742:	f421 0080 	bic.w	r0, r1, #4194304	; 0x400000
 8004746:	6010      	str	r0, [r2, #0]
	
	//-- USB Clock Enable 
	//
	SET_BIT( REG_RCC_APB1ENR, 23 );
 8004748:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	f442 0100 	orr.w	r1, r2, #8388608	; 0x800000
 8004752:	6019      	str	r1, [r3, #0]
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop

08004758 <Leave_LowPowerMode>:
void Leave_LowPowerMode(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 8004758:	4b05      	ldr	r3, [pc, #20]	; (8004770 <Leave_LowPowerMode+0x18>)
 800475a:	7a98      	ldrb	r0, [r3, #10]
 800475c:	b918      	cbnz	r0, 8004766 <Leave_LowPowerMode+0xe>
    /* Device configured */
    bDeviceState = CONFIGURED;
  }
  else
  {
    bDeviceState = ATTACHED;
 800475e:	4905      	ldr	r1, [pc, #20]	; (8004774 <Leave_LowPowerMode+0x1c>)
 8004760:	2201      	movs	r2, #1
 8004762:	600a      	str	r2, [r1, #0]
 8004764:	4770      	bx	lr

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8004766:	4b03      	ldr	r3, [pc, #12]	; (8004774 <Leave_LowPowerMode+0x1c>)
 8004768:	2005      	movs	r0, #5
 800476a:	6018      	str	r0, [r3, #0]
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	20001c2c 	.word	0x20001c2c
 8004774:	20000ad0 	.word	0x20000ad0

08004778 <USB_Interrupts_Config>:
void USB_Interrupts_Config(void)
{

	//-- EXTI Line 18 Interrupt Enabled
	//
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
 8004778:	f240 4214 	movw	r2, #1044	; 0x414
* Description    : Configures the USB interrupts
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Interrupts_Config(void)
{
 800477c:	b538      	push	{r3, r4, r5, lr}

	//-- EXTI Line 18 Interrupt Enabled
	//
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
 800477e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004782:	f44f 2180 	mov.w	r1, #262144	; 0x40000
	
	CLR_BIT( REG_EXTI_IMR,  18 );
 8004786:	f44f 6380 	mov.w	r3, #1024	; 0x400
void USB_Interrupts_Config(void)
{

	//-- EXTI Line 18 Interrupt Enabled
	//
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
 800478a:	6011      	str	r1, [r2, #0]
	
	CLR_BIT( REG_EXTI_IMR,  18 );
 800478c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004790:	6818      	ldr	r0, [r3, #0]
	CLR_BIT( REG_EXTI_EMR,  18 );
 8004792:	f240 4404 	movw	r4, #1028	; 0x404

	//-- EXTI Line 18 Interrupt Enabled
	//
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
	
	CLR_BIT( REG_EXTI_IMR,  18 );
 8004796:	f420 2580 	bic.w	r5, r0, #262144	; 0x40000
 800479a:	601d      	str	r5, [r3, #0]
	CLR_BIT( REG_EXTI_EMR,  18 );
 800479c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80047a0:	6822      	ldr	r2, [r4, #0]
	SET_BIT( REG_EXTI_RTSR, 18 );	// Rising Edge
 80047a2:	f44f 6181 	mov.w	r1, #1032	; 0x408
	//-- EXTI Line 18 Interrupt Enabled
	//
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
	
	CLR_BIT( REG_EXTI_IMR,  18 );
	CLR_BIT( REG_EXTI_EMR,  18 );
 80047a6:	f422 2080 	bic.w	r0, r2, #262144	; 0x40000
 80047aa:	6020      	str	r0, [r4, #0]
	SET_BIT( REG_EXTI_RTSR, 18 );	// Rising Edge
 80047ac:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80047b0:	680c      	ldr	r4, [r1, #0]
	CLR_BIT( REG_EXTI_FTSR, 18 );
 80047b2:	f240 450c 	movw	r5, #1036	; 0x40c
	//
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
	
	CLR_BIT( REG_EXTI_IMR,  18 );
	CLR_BIT( REG_EXTI_EMR,  18 );
	SET_BIT( REG_EXTI_RTSR, 18 );	// Rising Edge
 80047b6:	f444 2280 	orr.w	r2, r4, #262144	; 0x40000
 80047ba:	600a      	str	r2, [r1, #0]
	CLR_BIT( REG_EXTI_FTSR, 18 );
 80047bc:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80047c0:	6829      	ldr	r1, [r5, #0]
	SET_BIT( REG_EXTI_IMR,  18 );	// Enable

  
	Hw_ISR_SetIRQFuncByAddr( 0x0090, (u32)USB_LP_IRQHandler, 0 );
 80047c2:	f243 04d5 	movw	r4, #12501	; 0x30d5
	REG_EXTI_PR = (1 << 18 );		// EXTI line 18 Clear Pending Bit connected internally to the USB IP
	
	CLR_BIT( REG_EXTI_IMR,  18 );
	CLR_BIT( REG_EXTI_EMR,  18 );
	SET_BIT( REG_EXTI_RTSR, 18 );	// Rising Edge
	CLR_BIT( REG_EXTI_FTSR, 18 );
 80047c6:	f421 2080 	bic.w	r0, r1, #262144	; 0x40000
 80047ca:	6028      	str	r0, [r5, #0]
	SET_BIT( REG_EXTI_IMR,  18 );	// Enable
 80047cc:	681d      	ldr	r5, [r3, #0]

  
	Hw_ISR_SetIRQFuncByAddr( 0x0090, (u32)USB_LP_IRQHandler, 0 );
 80047ce:	f244 7105 	movw	r1, #18181	; 0x4705
	
	CLR_BIT( REG_EXTI_IMR,  18 );
	CLR_BIT( REG_EXTI_EMR,  18 );
	SET_BIT( REG_EXTI_RTSR, 18 );	// Rising Edge
	CLR_BIT( REG_EXTI_FTSR, 18 );
	SET_BIT( REG_EXTI_IMR,  18 );	// Enable
 80047d2:	f445 2580 	orr.w	r5, r5, #262144	; 0x40000

  
	Hw_ISR_SetIRQFuncByAddr( 0x0090, (u32)USB_LP_IRQHandler, 0 );
 80047d6:	2090      	movs	r0, #144	; 0x90
 80047d8:	f6c0 0100 	movt	r1, #2048	; 0x800
 80047dc:	2200      	movs	r2, #0
 80047de:	f6c0 0400 	movt	r4, #2048	; 0x800
	
	CLR_BIT( REG_EXTI_IMR,  18 );
	CLR_BIT( REG_EXTI_EMR,  18 );
	SET_BIT( REG_EXTI_RTSR, 18 );	// Rising Edge
	CLR_BIT( REG_EXTI_FTSR, 18 );
	SET_BIT( REG_EXTI_IMR,  18 );	// Enable
 80047e2:	601d      	str	r5, [r3, #0]

  
	Hw_ISR_SetIRQFuncByAddr( 0x0090, (u32)USB_LP_IRQHandler, 0 );
 80047e4:	47a0      	blx	r4
	SET_BIT( REG_NVIC_ISER( 20/32 ), 20%32 );	// NVIC 20 USB_LP   
 80047e6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80047ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80047ee:	681a      	ldr	r2, [r3, #0]
	
	Hw_ISR_SetIRQFuncByAddr( 0x00E8, (u32)USBWakeUp_IRQHandler, 0 );
 80047f0:	20e8      	movs	r0, #232	; 0xe8
	CLR_BIT( REG_EXTI_FTSR, 18 );
	SET_BIT( REG_EXTI_IMR,  18 );	// Enable

  
	Hw_ISR_SetIRQFuncByAddr( 0x0090, (u32)USB_LP_IRQHandler, 0 );
	SET_BIT( REG_NVIC_ISER( 20/32 ), 20%32 );	// NVIC 20 USB_LP   
 80047f2:	f442 1180 	orr.w	r1, r2, #1048576	; 0x100000
 80047f6:	6019      	str	r1, [r3, #0]
	
	Hw_ISR_SetIRQFuncByAddr( 0x00E8, (u32)USBWakeUp_IRQHandler, 0 );
 80047f8:	f244 617d 	movw	r1, #18045	; 0x467d
 80047fc:	f6c0 0100 	movt	r1, #2048	; 0x800
 8004800:	2200      	movs	r2, #0
 8004802:	47a0      	blx	r4
	SET_BIT( REG_NVIC_ISER( 42/32 ), 42%32 );	// NVIC 42 USB Wake Up   
 8004804:	f24e 1004 	movw	r0, #57604	; 0xe104
 8004808:	f2ce 0000 	movt	r0, #57344	; 0xe000
 800480c:	6802      	ldr	r2, [r0, #0]

	SET_BIT( REG_EXTI_SWIER, 18 );
 800480e:	f44f 6382 	mov.w	r3, #1040	; 0x410
  
	Hw_ISR_SetIRQFuncByAddr( 0x0090, (u32)USB_LP_IRQHandler, 0 );
	SET_BIT( REG_NVIC_ISER( 20/32 ), 20%32 );	// NVIC 20 USB_LP   
	
	Hw_ISR_SetIRQFuncByAddr( 0x00E8, (u32)USBWakeUp_IRQHandler, 0 );
	SET_BIT( REG_NVIC_ISER( 42/32 ), 42%32 );	// NVIC 42 USB Wake Up   
 8004812:	f442 6180 	orr.w	r1, r2, #1024	; 0x400
 8004816:	6001      	str	r1, [r0, #0]

	SET_BIT( REG_EXTI_SWIER, 18 );
 8004818:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	f440 2280 	orr.w	r2, r0, #262144	; 0x40000
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	bd38      	pop	{r3, r4, r5, pc}
 8004826:	bf00      	nop

08004828 <USB_Cable_Config>:
void USB_Cable_Config (char NewState)
{
  if (NewState != DISABLE)
  {
  	#if HW_USE_USB_SMARTROBOT_BD == 1
	CLR_BIT( REG_GPIOC_ODR, 13 );
 8004828:	f241 030c 	movw	r3, #4108	; 0x100c
 800482c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004830:	681a      	ldr	r2, [r3, #0]
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (char NewState)
{
  if (NewState != DISABLE)
 8004832:	b918      	cbnz	r0, 800483c <USB_Cable_Config+0x14>
	#endif
  }
  else
  {
  	#if HW_USE_USB_SMARTROBOT_BD == 1
	SET_BIT( REG_GPIOC_ODR, 13 );    
 8004834:	f442 5000 	orr.w	r0, r2, #8192	; 0x2000
 8004838:	6018      	str	r0, [r3, #0]
 800483a:	4770      	bx	lr
void USB_Cable_Config (char NewState)
{
  if (NewState != DISABLE)
  {
  	#if HW_USE_USB_SMARTROBOT_BD == 1
	CLR_BIT( REG_GPIOC_ODR, 13 );
 800483c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8004840:	6019      	str	r1, [r3, #0]
 8004842:	4770      	bx	lr

08004844 <USB_To_USART_Send_Data>:
* Input          : data_buffer: data address.
                   Nb_bytes: number of bytes to send.
* Return         : none.
*******************************************************************************/
void USB_To_USART_Send_Data(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8004844:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  
  uint32_t i;
  u8 UartData;
  
  for (i = 0; i < Nb_bytes; i++)
 8004848:	4689      	mov	r9, r1
* Input          : data_buffer: data address.
                   Nb_bytes: number of bytes to send.
* Return         : none.
*******************************************************************************/
void USB_To_USART_Send_Data(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 800484a:	b083      	sub	sp, #12
 800484c:	4606      	mov	r6, r0
  
  uint32_t i;
  u8 UartData;
  
  for (i = 0; i < Nb_bytes; i++)
 800484e:	2900      	cmp	r1, #0
 8004850:	d045      	beq.n	80048de <USB_To_USART_Send_Data+0x9a>
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 8004852:	7803      	ldrb	r3, [r0, #0]
 8004854:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80048e8 <USB_To_USART_Send_Data+0xa4>
 8004858:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 800485c:	4f21      	ldr	r7, [pc, #132]	; (80048e4 <USB_To_USART_Send_Data+0xa0>)
    Hw_Uart_Q_Push( 5, &UartData );	//
 800485e:	f10d 0107 	add.w	r1, sp, #7
 8004862:	2005      	movs	r0, #5
 8004864:	f002 0501 	and.w	r5, r2, #1
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 8004868:	f88d 3007 	strb.w	r3, [sp, #7]
    Hw_Uart_Q_Push( 5, &UartData );	//
 800486c:	47b8      	blx	r7

    if( Hw_VCom_RxdFuncPtr != NULL )
 800486e:	f8d8 1000 	ldr.w	r1, [r8]
 8004872:	b111      	cbz	r1, 800487a <USB_To_USART_Send_Data+0x36>
    {
      Hw_VCom_RxdFuncPtr( UartData );      
 8004874:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004878:	4788      	blx	r1
{
  
  uint32_t i;
  u8 UartData;
  
  for (i = 0; i < Nb_bytes; i++)
 800487a:	2401      	movs	r4, #1
 800487c:	454c      	cmp	r4, r9
 800487e:	d22e      	bcs.n	80048de <USB_To_USART_Send_Data+0x9a>
 8004880:	b17d      	cbz	r5, 80048a2 <USB_To_USART_Send_Data+0x5e>
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 8004882:	5d33      	ldrb	r3, [r6, r4]
    Hw_Uart_Q_Push( 5, &UartData );	//
 8004884:	2005      	movs	r0, #5
 8004886:	f10d 0107 	add.w	r1, sp, #7
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 800488a:	f88d 3007 	strb.w	r3, [sp, #7]
    Hw_Uart_Q_Push( 5, &UartData );	//
 800488e:	47b8      	blx	r7

    if( Hw_VCom_RxdFuncPtr != NULL )
 8004890:	f8d8 2000 	ldr.w	r2, [r8]
 8004894:	b112      	cbz	r2, 800489c <USB_To_USART_Send_Data+0x58>
    {
      Hw_VCom_RxdFuncPtr( UartData );      
 8004896:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800489a:	4790      	blx	r2
{
  
  uint32_t i;
  u8 UartData;
  
  for (i = 0; i < Nb_bytes; i++)
 800489c:	3401      	adds	r4, #1
 800489e:	454c      	cmp	r4, r9
 80048a0:	d21d      	bcs.n	80048de <USB_To_USART_Send_Data+0x9a>
 80048a2:	1c65      	adds	r5, r4, #1
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 80048a4:	5d34      	ldrb	r4, [r6, r4]
    Hw_Uart_Q_Push( 5, &UartData );	//
 80048a6:	f10d 0107 	add.w	r1, sp, #7
 80048aa:	2005      	movs	r0, #5
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 80048ac:	f88d 4007 	strb.w	r4, [sp, #7]
    Hw_Uart_Q_Push( 5, &UartData );	//
 80048b0:	47b8      	blx	r7

    if( Hw_VCom_RxdFuncPtr != NULL )
 80048b2:	f8d8 1000 	ldr.w	r1, [r8]
 80048b6:	b111      	cbz	r1, 80048be <USB_To_USART_Send_Data+0x7a>
    {
      Hw_VCom_RxdFuncPtr( UartData );      
 80048b8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80048bc:	4788      	blx	r1
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 80048be:	5d73      	ldrb	r3, [r6, r5]
    Hw_Uart_Q_Push( 5, &UartData );	//
 80048c0:	f10d 0107 	add.w	r1, sp, #7
 80048c4:	2005      	movs	r0, #5
    //USART_SendData(EVAL_COM1, *(data_buffer + i));
    //while(USART_GetFlagStatus(EVAL_COM1, USART_FLAG_TXE) == RESET); 
    
    //-- PC   
    //
    UartData = *(data_buffer + i);
 80048c6:	f88d 3007 	strb.w	r3, [sp, #7]
    Hw_Uart_Q_Push( 5, &UartData );	//
 80048ca:	47b8      	blx	r7

    if( Hw_VCom_RxdFuncPtr != NULL )
 80048cc:	f8d8 2000 	ldr.w	r2, [r8]
 80048d0:	b112      	cbz	r2, 80048d8 <USB_To_USART_Send_Data+0x94>
    {
      Hw_VCom_RxdFuncPtr( UartData );      
 80048d2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80048d6:	4790      	blx	r2
{
  
  uint32_t i;
  u8 UartData;
  
  for (i = 0; i < Nb_bytes; i++)
 80048d8:	1c6c      	adds	r4, r5, #1
 80048da:	454c      	cmp	r4, r9
 80048dc:	d3e1      	bcc.n	80048a2 <USB_To_USART_Send_Data+0x5e>
    if( Hw_VCom_RxdFuncPtr != NULL )
    {
      Hw_VCom_RxdFuncPtr( UartData );      
    }
  }  
}
 80048de:	b003      	add	sp, #12
 80048e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048e4:	08003039 	.word	0x08003039
 80048e8:	20001390 	.word	0x20001390

080048ec <Handle_USBAsynchXfer>:
* Description    : send data to USB.
* Input          : None.
* Return         : none.
*******************************************************************************/
void Handle_USBAsynchXfer (void)
{
 80048ec:	b570      	push	{r4, r5, r6, lr}
  
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
 80048ee:	4c20      	ldr	r4, [pc, #128]	; (8004970 <Handle_USBAsynchXfer+0x84>)
 80048f0:	7823      	ldrb	r3, [r4, #0]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d023      	beq.n	800493e <Handle_USBAsynchXfer+0x52>
  {
    if (USART_Rx_ptr_out == USART_RX_DATA_SIZE)
 80048f6:	4d1f      	ldr	r5, [pc, #124]	; (8004974 <Handle_USBAsynchXfer+0x88>)
 80048f8:	682b      	ldr	r3, [r5, #0]
 80048fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048fe:	d02c      	beq.n	800495a <Handle_USBAsynchXfer+0x6e>
    {
      USART_Rx_ptr_out = 0;
    }
    
    if(USART_Rx_ptr_out == USART_Rx_ptr_in) 
 8004900:	4a1d      	ldr	r2, [pc, #116]	; (8004978 <Handle_USBAsynchXfer+0x8c>)
 8004902:	6811      	ldr	r1, [r2, #0]
 8004904:	428b      	cmp	r3, r1
 8004906:	d02f      	beq.n	8004968 <Handle_USBAsynchXfer+0x7c>
    {
      USB_Tx_State = 0; 
      return;
    }
    
    if(USART_Rx_ptr_out > USART_Rx_ptr_in) /* rollback */
 8004908:	d81a      	bhi.n	8004940 <Handle_USBAsynchXfer+0x54>
 800490a:	b298      	uxth	r0, r3
    { 
      USART_Rx_length = USART_RX_DATA_SIZE - USART_Rx_ptr_out;
    }
    else 
    {
      USART_Rx_length = USART_Rx_ptr_in - USART_Rx_ptr_out;
 800490c:	1ace      	subs	r6, r1, r3
 800490e:	4a1b      	ldr	r2, [pc, #108]	; (800497c <Handle_USBAsynchXfer+0x90>)
    }
    
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
 8004910:	2e40      	cmp	r6, #64	; 0x40
    { 
      USART_Rx_length = USART_RX_DATA_SIZE - USART_Rx_ptr_out;
    }
    else 
    {
      USART_Rx_length = USART_Rx_ptr_in - USART_Rx_ptr_out;
 8004912:	6016      	str	r6, [r2, #0]
    }
    
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
 8004914:	d91b      	bls.n	800494e <Handle_USBAsynchXfer+0x62>
    {
      USB_Tx_ptr = USART_Rx_ptr_out;
      USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
      
      USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;	
      USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;	
 8004916:	3e40      	subs	r6, #64	; 0x40
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
    {
      USB_Tx_ptr = USART_Rx_ptr_out;
      USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
      
      USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;	
 8004918:	3340      	adds	r3, #64	; 0x40
      USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;	
 800491a:	6016      	str	r6, [r2, #0]
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
    {
      USB_Tx_ptr = USART_Rx_ptr_out;
      USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
      
      USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;	
 800491c:	602b      	str	r3, [r5, #0]
    }
    
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
    {
      USB_Tx_ptr = USART_Rx_ptr_out;
      USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
 800491e:	2640      	movs	r6, #64	; 0x40
      
      USART_Rx_ptr_out += USART_Rx_length;
      USART_Rx_length = 0;
    }
    USB_Tx_State = 1; 
    UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], ENDP1_TXADDR, USB_Tx_length);
 8004920:	4b17      	ldr	r3, [pc, #92]	; (8004980 <Handle_USBAsynchXfer+0x94>)
      USB_Tx_length = USART_Rx_length;
      
      USART_Rx_ptr_out += USART_Rx_length;
      USART_Rx_length = 0;
    }
    USB_Tx_State = 1; 
 8004922:	2501      	movs	r5, #1
    UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], ENDP1_TXADDR, USB_Tx_length);
 8004924:	1818      	adds	r0, r3, r0
 8004926:	4632      	mov	r2, r6
 8004928:	21c0      	movs	r1, #192	; 0xc0
 800492a:	4b16      	ldr	r3, [pc, #88]	; (8004984 <Handle_USBAsynchXfer+0x98>)
      USB_Tx_length = USART_Rx_length;
      
      USART_Rx_ptr_out += USART_Rx_length;
      USART_Rx_length = 0;
    }
    USB_Tx_State = 1; 
 800492c:	7025      	strb	r5, [r4, #0]
    UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], ENDP1_TXADDR, USB_Tx_length);
 800492e:	4798      	blx	r3
    SetEPTxCount(ENDP1, USB_Tx_length);
 8004930:	4628      	mov	r0, r5
 8004932:	4631      	mov	r1, r6
 8004934:	4a14      	ldr	r2, [pc, #80]	; (8004988 <Handle_USBAsynchXfer+0x9c>)
 8004936:	4790      	blx	r2
    SetEPTxValid(ENDP1); 
 8004938:	4628      	mov	r0, r5
 800493a:	4914      	ldr	r1, [pc, #80]	; (800498c <Handle_USBAsynchXfer+0xa0>)
 800493c:	4788      	blx	r1
 800493e:	bd70      	pop	{r4, r5, r6, pc}
      return;
    }
    
    if(USART_Rx_ptr_out > USART_Rx_ptr_in) /* rollback */
    { 
      USART_Rx_length = USART_RX_DATA_SIZE - USART_Rx_ptr_out;
 8004940:	f5c3 6600 	rsb	r6, r3, #2048	; 0x800
 8004944:	4a0d      	ldr	r2, [pc, #52]	; (800497c <Handle_USBAsynchXfer+0x90>)
    else 
    {
      USART_Rx_length = USART_Rx_ptr_in - USART_Rx_ptr_out;
    }
    
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
 8004946:	2e40      	cmp	r6, #64	; 0x40
      return;
    }
    
    if(USART_Rx_ptr_out > USART_Rx_ptr_in) /* rollback */
    { 
      USART_Rx_length = USART_RX_DATA_SIZE - USART_Rx_ptr_out;
 8004948:	6016      	str	r6, [r2, #0]
 800494a:	b298      	uxth	r0, r3
    else 
    {
      USART_Rx_length = USART_Rx_ptr_in - USART_Rx_ptr_out;
    }
    
    if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
 800494c:	d8e3      	bhi.n	8004916 <Handle_USBAsynchXfer+0x2a>
    else
    {
      USB_Tx_ptr = USART_Rx_ptr_out;
      USB_Tx_length = USART_Rx_length;
      
      USART_Rx_ptr_out += USART_Rx_length;
 800494e:	18f1      	adds	r1, r6, r3
 8004950:	6029      	str	r1, [r5, #0]
      USART_Rx_length = 0;
 8004952:	2500      	movs	r5, #0
      USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;	
    }
    else
    {
      USB_Tx_ptr = USART_Rx_ptr_out;
      USB_Tx_length = USART_Rx_length;
 8004954:	b2b6      	uxth	r6, r6
      
      USART_Rx_ptr_out += USART_Rx_length;
      USART_Rx_length = 0;
 8004956:	6015      	str	r5, [r2, #0]
 8004958:	e7e2      	b.n	8004920 <Handle_USBAsynchXfer+0x34>
    if (USART_Rx_ptr_out == USART_RX_DATA_SIZE)
    {
      USART_Rx_ptr_out = 0;
    }
    
    if(USART_Rx_ptr_out == USART_Rx_ptr_in) 
 800495a:	4907      	ldr	r1, [pc, #28]	; (8004978 <Handle_USBAsynchXfer+0x8c>)
  
  if(USB_Tx_State != 1)
  {
    if (USART_Rx_ptr_out == USART_RX_DATA_SIZE)
    {
      USART_Rx_ptr_out = 0;
 800495c:	2000      	movs	r0, #0
    }
    
    if(USART_Rx_ptr_out == USART_Rx_ptr_in) 
 800495e:	6809      	ldr	r1, [r1, #0]
  
  if(USB_Tx_State != 1)
  {
    if (USART_Rx_ptr_out == USART_RX_DATA_SIZE)
    {
      USART_Rx_ptr_out = 0;
 8004960:	6028      	str	r0, [r5, #0]
    }
    
    if(USART_Rx_ptr_out == USART_Rx_ptr_in) 
 8004962:	b109      	cbz	r1, 8004968 <Handle_USBAsynchXfer+0x7c>
 8004964:	4603      	mov	r3, r0
 8004966:	e7d1      	b.n	800490c <Handle_USBAsynchXfer+0x20>
    {
      USB_Tx_State = 0; 
 8004968:	2000      	movs	r0, #0
 800496a:	7020      	strb	r0, [r4, #0]
      return;
 800496c:	bd70      	pop	{r4, r5, r6, pc}
 800496e:	bf00      	nop
 8004970:	20000adc 	.word	0x20000adc
 8004974:	20000ae4 	.word	0x20000ae4
 8004978:	20000ae0 	.word	0x20000ae0
 800497c:	20000ae8 	.word	0x20000ae8
 8004980:	2000141c 	.word	0x2000141c
 8004984:	08005415 	.word	0x08005415
 8004988:	080056c5 	.word	0x080056c5
 800498c:	08005589 	.word	0x08005589

08004990 <USB_Send_Data>:
	
	//--     .
	//
	while(1)
	{
		if( (USART_Rx_length + 1) < USART_RX_DATA_SIZE ) break;
 8004990:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <USB_Send_Data+0x2c>)
* Description    : send the received data from UART 0 to USB.
* Input          : None.
* Return         : none.
*******************************************************************************/
void USB_Send_Data( u8 SendData )
{
 8004992:	b410      	push	{r4}
	
	//--     .
	//
	while(1)
	{
		if( (USART_Rx_length + 1) < USART_RX_DATA_SIZE ) break;
 8004994:	6819      	ldr	r1, [r3, #0]
 8004996:	1c4a      	adds	r2, r1, #1
 8004998:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800499c:	d20c      	bcs.n	80049b8 <USB_Send_Data+0x28>
	}
	
	
	USART_Rx_Buffer[USART_Rx_ptr_in] = SendData;
 800499e:	4b08      	ldr	r3, [pc, #32]	; (80049c0 <USB_Send_Data+0x30>)
 80049a0:	4c08      	ldr	r4, [pc, #32]	; (80049c4 <USB_Send_Data+0x34>)
 80049a2:	6819      	ldr	r1, [r3, #0]
	USART_Rx_ptr_in++;
 80049a4:	1c4a      	adds	r2, r1, #1
  
	/* To avoid buffer overflow */
	if(USART_Rx_ptr_in == USART_RX_DATA_SIZE)
 80049a6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
	{
		if( (USART_Rx_length + 1) < USART_RX_DATA_SIZE ) break;
	}
	
	
	USART_Rx_Buffer[USART_Rx_ptr_in] = SendData;
 80049aa:	5460      	strb	r0, [r4, r1]
	USART_Rx_ptr_in++;
 80049ac:	601a      	str	r2, [r3, #0]
  
	/* To avoid buffer overflow */
	if(USART_Rx_ptr_in == USART_RX_DATA_SIZE)
 80049ae:	d101      	bne.n	80049b4 <USB_Send_Data+0x24>
	{
		USART_Rx_ptr_in = 0;
 80049b0:	2000      	movs	r0, #0
 80049b2:	6018      	str	r0, [r3, #0]
	}
}
 80049b4:	bc10      	pop	{r4}
 80049b6:	4770      	bx	lr
 80049b8:	e7fe      	b.n	80049b8 <USB_Send_Data+0x28>
 80049ba:	bf00      	nop
 80049bc:	20000ae8 	.word	0x20000ae8
 80049c0:	20000ae0 	.word	0x20000ae0
 80049c4:	2000141c 	.word	0x2000141c

080049c8 <Get_SerialNum>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80049c8:	b538      	push	{r3, r4, r5, lr}
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(uint32_t*)ID1;
 80049ca:	f24f 72e8 	movw	r2, #63464	; 0xf7e8
  Device_Serial1 = *(uint32_t*)ID2;
  Device_Serial2 = *(uint32_t*)ID3;  
 80049ce:	f24f 73f0 	movw	r3, #63472	; 0xf7f0
*******************************************************************************/
void Get_SerialNum(void)
{
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(uint32_t*)ID1;
 80049d2:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
  Device_Serial1 = *(uint32_t*)ID2;
  Device_Serial2 = *(uint32_t*)ID3;  
 80049d6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
*******************************************************************************/
void Get_SerialNum(void)
{
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(uint32_t*)ID1;
 80049da:	6810      	ldr	r0, [r2, #0]
  Device_Serial1 = *(uint32_t*)ID2;
  Device_Serial2 = *(uint32_t*)ID3;  

  Device_Serial0 += Device_Serial2;
 80049dc:	681a      	ldr	r2, [r3, #0]
void Get_SerialNum(void)
{
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(uint32_t*)ID1;
  Device_Serial1 = *(uint32_t*)ID2;
 80049de:	f24f 71ec 	movw	r1, #63468	; 0xf7ec
 80049e2:	f6c1 71ff 	movt	r1, #8191	; 0x1fff
  Device_Serial2 = *(uint32_t*)ID3;  

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80049e6:	1880      	adds	r0, r0, r2
void Get_SerialNum(void)
{
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(uint32_t*)ID1;
  Device_Serial1 = *(uint32_t*)ID2;
 80049e8:	680c      	ldr	r4, [r1, #0]
  Device_Serial2 = *(uint32_t*)ID3;  

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80049ea:	d007      	beq.n	80049fc <Get_SerialNum+0x34>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 80049ec:	4904      	ldr	r1, [pc, #16]	; (8004a00 <Get_SerialNum+0x38>)
 80049ee:	2208      	movs	r2, #8
 80049f0:	4d04      	ldr	r5, [pc, #16]	; (8004a04 <Get_SerialNum+0x3c>)
 80049f2:	47a8      	blx	r5
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80049f4:	4620      	mov	r0, r4
 80049f6:	4904      	ldr	r1, [pc, #16]	; (8004a08 <Get_SerialNum+0x40>)
 80049f8:	2204      	movs	r2, #4
 80049fa:	47a8      	blx	r5
 80049fc:	bd38      	pop	{r3, r4, r5, pc}
 80049fe:	bf00      	nop
 8004a00:	20000002 	.word	0x20000002
 8004a04:	0800468d 	.word	0x0800468d
 8004a08:	20000012 	.word	0x20000012

08004a0c <__WFI>:
}


void __WFI(void)
{
	 __asm("wfi");
 8004a0c:	bf30      	wfi
 8004a0e:	4770      	bx	lr

08004a10 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 8004a10:	b508      	push	{r3, lr}
  if (Length == 0)
 8004a12:	b138      	cbz	r0, 8004a24 <Standard_GetConfiguration+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8004a14:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <Standard_GetConfiguration+0x20>)
 8004a16:	6818      	ldr	r0, [r3, #0]
 8004a18:	6801      	ldr	r1, [r0, #0]
 8004a1a:	4788      	blx	r1
  return (uint8_t *)&pInformation->Current_Configuration;
 8004a1c:	4a05      	ldr	r2, [pc, #20]	; (8004a34 <Standard_GetConfiguration+0x24>)
 8004a1e:	6810      	ldr	r0, [r2, #0]
 8004a20:	300a      	adds	r0, #10
}
 8004a22:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8004a24:	4b03      	ldr	r3, [pc, #12]	; (8004a34 <Standard_GetConfiguration+0x24>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	6819      	ldr	r1, [r3, #0]
 8004a2a:	820a      	strh	r2, [r1, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8004a2c:	bd08      	pop	{r3, pc}
 8004a2e:	bf00      	nop
 8004a30:	20001c48 	.word	0x20001c48
 8004a34:	20001c4c 	.word	0x20001c4c

08004a38 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8004a38:	b508      	push	{r3, lr}
  if (Length == 0)
 8004a3a:	b138      	cbz	r0, 8004a4c <Standard_GetInterface+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
 8004a3c:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <Standard_GetInterface+0x20>)
 8004a3e:	6818      	ldr	r0, [r3, #0]
 8004a40:	6881      	ldr	r1, [r0, #8]
 8004a42:	4788      	blx	r1
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 8004a44:	4a05      	ldr	r2, [pc, #20]	; (8004a5c <Standard_GetInterface+0x24>)
 8004a46:	6810      	ldr	r0, [r2, #0]
 8004a48:	300c      	adds	r0, #12
}
 8004a4a:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8004a4c:	4b03      	ldr	r3, [pc, #12]	; (8004a5c <Standard_GetInterface+0x24>)
 8004a4e:	2201      	movs	r2, #1
 8004a50:	6819      	ldr	r1, [r3, #0]
 8004a52:	820a      	strh	r2, [r1, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8004a54:	bd08      	pop	{r3, pc}
 8004a56:	bf00      	nop
 8004a58:	20001c48 	.word	0x20001c48
 8004a5c:	20001c4c 	.word	0x20001c4c

08004a60 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 8004a60:	b508      	push	{r3, lr}
  if (Length == 0)
 8004a62:	2800      	cmp	r0, #0
 8004a64:	d03b      	beq.n	8004ade <Standard_GetStatus+0x7e>
  }

  /* Reset Status Information */
  StatusInfo.w = 0;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8004a66:	4b23      	ldr	r3, [pc, #140]	; (8004af4 <Standard_GetStatus+0x94>)
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8004a68:	4823      	ldr	r0, [pc, #140]	; (8004af8 <Standard_GetStatus+0x98>)
 8004a6a:	2100      	movs	r1, #0

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8004a6c:	681a      	ldr	r2, [r3, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8004a6e:	8001      	strh	r1, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8004a70:	7813      	ldrb	r3, [r2, #0]
 8004a72:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8004a76:	d112      	bne.n	8004a9e <Standard_GetStatus+0x3e>
  {
    /*Get Device Status */
    uint8_t Feature = pInformation->Current_Feature;
 8004a78:	7a53      	ldrb	r3, [r2, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8004a7a:	f003 0220 	and.w	r2, r3, #32
 8004a7e:	b2d1      	uxtb	r1, r2
 8004a80:	bb59      	cbnz	r1, 8004ada <Standard_GetStatus+0x7a>
 8004a82:	7802      	ldrb	r2, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8004a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a88:	b2d9      	uxtb	r1, r3
 8004a8a:	b311      	cbz	r1, 8004ad2 <Standard_GetStatus+0x72>
    {
      SetBit(StatusInfo0, 0);
 8004a8c:	f042 0301 	orr.w	r3, r2, #1
 8004a90:	7003      	strb	r3, [r0, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8004a92:	481a      	ldr	r0, [pc, #104]	; (8004afc <Standard_GetStatus+0x9c>)
 8004a94:	6801      	ldr	r1, [r0, #0]
 8004a96:	690a      	ldr	r2, [r1, #16]
 8004a98:	4790      	blx	r2
  return (uint8_t *)&StatusInfo;
 8004a9a:	4817      	ldr	r0, [pc, #92]	; (8004af8 <Standard_GetStatus+0x98>)
 8004a9c:	bd08      	pop	{r3, pc}
    {
      ClrBit(StatusInfo0, 0);
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d016      	beq.n	8004ad0 <Standard_GetStatus+0x70>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d113      	bne.n	8004ace <Standard_GetStatus+0x6e>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8004aa6:	7951      	ldrb	r1, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8004aa8:	f001 020f 	and.w	r2, r1, #15
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8004aac:	0093      	lsls	r3, r2, #2
 8004aae:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8004ab2:	f502 43b8 	add.w	r3, r2, #23552	; 0x5c00
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8004ab6:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8004aba:	6819      	ldr	r1, [r3, #0]
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8004abc:	d114      	bne.n	8004ae8 <Standard_GetStatus+0x88>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8004abe:	f401 5240 	and.w	r2, r1, #12288	; 0x3000
 8004ac2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004ac6:	d1e4      	bne.n	8004a92 <Standard_GetStatus+0x32>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 8004ac8:	2101      	movs	r1, #1
 8004aca:	7001      	strb	r1, [r0, #0]
 8004acc:	e7e1      	b.n	8004a92 <Standard_GetStatus+0x32>
    }

  }
  else
  {
    return NULL;
 8004ace:	4608      	mov	r0, r1
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 8004ad0:	bd08      	pop	{r3, pc}
    {
      SetBit(StatusInfo0, 0);
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8004ad2:	f022 0201 	bic.w	r2, r2, #1
 8004ad6:	7002      	strb	r2, [r0, #0]
 8004ad8:	e7db      	b.n	8004a92 <Standard_GetStatus+0x32>
    uint8_t Feature = pInformation->Current_Feature;

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
    {
      SetBit(StatusInfo0, 1);
 8004ada:	2202      	movs	r2, #2
 8004adc:	e7d2      	b.n	8004a84 <Standard_GetStatus+0x24>
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8004ade:	4b05      	ldr	r3, [pc, #20]	; (8004af4 <Standard_GetStatus+0x94>)
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	6819      	ldr	r1, [r3, #0]
 8004ae4:	820a      	strh	r2, [r1, #16]
    return 0;
 8004ae6:	bd08      	pop	{r3, pc}

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8004ae8:	f001 0330 	and.w	r3, r1, #48	; 0x30
 8004aec:	2b10      	cmp	r3, #16
 8004aee:	d1d0      	bne.n	8004a92 <Standard_GetStatus+0x32>
 8004af0:	e7ea      	b.n	8004ac8 <Standard_GetStatus+0x68>
 8004af2:	bf00      	nop
 8004af4:	20001c4c 	.word	0x20001c4c
 8004af8:	20001c1c 	.word	0x20001c1c
 8004afc:	20001c48 	.word	0x20001c48

08004b00 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8004b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8004b04:	4e27      	ldr	r6, [pc, #156]	; (8004ba4 <DataStageIn+0xa4>)
 8004b06:	6834      	ldr	r4, [r6, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8004b08:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 8004b0a:	7a27      	ldrb	r7, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8004b0c:	b923      	cbnz	r3, 8004b18 <DataStageIn+0x18>
 8004b0e:	2f04      	cmp	r7, #4
 8004b10:	d02a      	beq.n	8004b68 <DataStageIn+0x68>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8004b12:	8aa5      	ldrh	r5, [r4, #20]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8004b14:	2704      	movs	r7, #4
 8004b16:	e003      	b.n	8004b20 <DataStageIn+0x20>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8004b18:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8004b1a:	42ab      	cmp	r3, r5
 8004b1c:	d9fa      	bls.n	8004b14 <DataStageIn+0x14>
 8004b1e:	2702      	movs	r7, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8004b20:	429d      	cmp	r5, r3
 8004b22:	bf28      	it	cs
 8004b24:	461d      	movcs	r5, r3
 8004b26:	69a1      	ldr	r1, [r4, #24]
 8004b28:	4628      	mov	r0, r5
 8004b2a:	4788      	blx	r1
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8004b2c:	4a1e      	ldr	r2, [pc, #120]	; (8004ba8 <DataStageIn+0xa8>)
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8004b2e:	4680      	mov	r8, r0
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8004b30:	2000      	movs	r0, #0
 8004b32:	4790      	blx	r2
 8004b34:	462a      	mov	r2, r5
 8004b36:	4601      	mov	r1, r0
 8004b38:	4b1c      	ldr	r3, [pc, #112]	; (8004bac <DataStageIn+0xac>)
 8004b3a:	4640      	mov	r0, r8
 8004b3c:	4798      	blx	r3

  SetEPTxCount(ENDP0, Length);
 8004b3e:	4629      	mov	r1, r5
 8004b40:	2000      	movs	r0, #0
 8004b42:	4a1b      	ldr	r2, [pc, #108]	; (8004bb0 <DataStageIn+0xb0>)
 8004b44:	4790      	blx	r2

  pEPinfo->Usb_wLength -= Length;
 8004b46:	8a20      	ldrh	r0, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8004b48:	8a61      	ldrh	r1, [r4, #18]
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8004b4a:	1b43      	subs	r3, r0, r5
 8004b4c:	8223      	strh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8004b4e:	186d      	adds	r5, r5, r1
  vSetEPTxStatus(EP_TX_VALID);
 8004b50:	4818      	ldr	r0, [pc, #96]	; (8004bb4 <DataStageIn+0xb4>)

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8004b52:	4b19      	ldr	r3, [pc, #100]	; (8004bb8 <DataStageIn+0xb8>)
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 8004b54:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8004b56:	2230      	movs	r2, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8004b58:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004b5c:	6834      	ldr	r4, [r6, #0]

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8004b5e:	8002      	strh	r2, [r0, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8004b60:	8019      	strh	r1, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8004b62:	7227      	strb	r7, [r4, #8]
 8004b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8004b68:	4a14      	ldr	r2, [pc, #80]	; (8004bbc <DataStageIn+0xbc>)
 8004b6a:	7810      	ldrb	r0, [r2, #0]
 8004b6c:	2801      	cmp	r0, #1
 8004b6e:	d006      	beq.n	8004b7e <DataStageIn+0x7e>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 8004b70:	4910      	ldr	r1, [pc, #64]	; (8004bb4 <DataStageIn+0xb4>)
 8004b72:	2710      	movs	r7, #16
 8004b74:	800f      	strh	r7, [r1, #0]
 8004b76:	2707      	movs	r7, #7
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8004b78:	7227      	strb	r7, [r4, #8]
 8004b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8004b7e:	f645 4050 	movw	r0, #23632	; 0x5c50
 8004b82:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8004b86:	6800      	ldr	r0, [r0, #0]
 8004b88:	f243 0102 	movw	r1, #12290	; 0x3002
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8004b8c:	b280      	uxth	r0, r0
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8004b8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004b92:	1841      	adds	r1, r0, r1
 8004b94:	0048      	lsls	r0, r1, #1
 8004b96:	4907      	ldr	r1, [pc, #28]	; (8004bb4 <DataStageIn+0xb4>)
 8004b98:	6003      	str	r3, [r0, #0]
 8004b9a:	2030      	movs	r0, #48	; 0x30
 8004b9c:	8008      	strh	r0, [r1, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8004b9e:	7013      	strb	r3, [r2, #0]
 8004ba0:	e7df      	b.n	8004b62 <DataStageIn+0x62>
 8004ba2:	bf00      	nop
 8004ba4:	20001c4c 	.word	0x20001c4c
 8004ba8:	08005685 	.word	0x08005685
 8004bac:	08005415 	.word	0x08005415
 8004bb0:	080056c5 	.word	0x080056c5
 8004bb4:	20001c54 	.word	0x20001c54
 8004bb8:	20001c52 	.word	0x20001c52
 8004bbc:	20000aec 	.word	0x20000aec

08004bc0 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8004bc0:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8004bc2:	4b0b      	ldr	r3, [pc, #44]	; (8004bf0 <Standard_SetConfiguration+0x30>)
 8004bc4:	4a0b      	ldr	r2, [pc, #44]	; (8004bf4 <Standard_SetConfiguration+0x34>)
 8004bc6:	6818      	ldr	r0, [r3, #0]
 8004bc8:	7851      	ldrb	r1, [r2, #1]
 8004bca:	78c3      	ldrb	r3, [r0, #3]
 8004bcc:	4299      	cmp	r1, r3
 8004bce:	d201      	bcs.n	8004bd4 <Standard_SetConfiguration+0x14>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 8004bd0:	2002      	movs	r0, #2
  }
}
 8004bd2:	bd10      	pop	{r4, pc}
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8004bd4:	7882      	ldrb	r2, [r0, #2]
 8004bd6:	2a00      	cmp	r2, #0
 8004bd8:	d1fa      	bne.n	8004bd0 <Standard_SetConfiguration+0x10>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8004bda:	8884      	ldrh	r4, [r0, #4]
 8004bdc:	2c00      	cmp	r4, #0
 8004bde:	d1f7      	bne.n	8004bd0 <Standard_SetConfiguration+0x10>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8004be0:	7283      	strb	r3, [r0, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8004be2:	4805      	ldr	r0, [pc, #20]	; (8004bf8 <Standard_SetConfiguration+0x38>)
 8004be4:	6801      	ldr	r1, [r0, #0]
 8004be6:	684b      	ldr	r3, [r1, #4]
 8004be8:	4798      	blx	r3
    return USB_SUCCESS;
 8004bea:	4620      	mov	r0, r4
 8004bec:	bd10      	pop	{r4, pc}
 8004bee:	bf00      	nop
 8004bf0:	20001c4c 	.word	0x20001c4c
 8004bf4:	200000e0 	.word	0x200000e0
 8004bf8:	20001c48 	.word	0x20001c48

08004bfc <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8004bfc:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8004bfe:	4a10      	ldr	r2, [pc, #64]	; (8004c40 <Standard_SetInterface+0x44>)
 8004c00:	4c10      	ldr	r4, [pc, #64]	; (8004c44 <Standard_SetInterface+0x48>)
 8004c02:	6811      	ldr	r1, [r2, #0]
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	698a      	ldr	r2, [r1, #24]
 8004c08:	7958      	ldrb	r0, [r3, #5]
 8004c0a:	78d9      	ldrb	r1, [r3, #3]
 8004c0c:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	7a99      	ldrb	r1, [r3, #10]
 8004c12:	b909      	cbnz	r1, 8004c18 <Standard_SetInterface+0x1c>
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8004c14:	2002      	movs	r0, #2
}
 8004c16:	bd38      	pop	{r3, r4, r5, pc}
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	d1fb      	bne.n	8004c14 <Standard_SetInterface+0x18>
 8004c1c:	7918      	ldrb	r0, [r3, #4]
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	d1f8      	bne.n	8004c14 <Standard_SetInterface+0x18>
        || (pInformation->USBwValue1 != 0))
 8004c22:	789d      	ldrb	r5, [r3, #2]
 8004c24:	2d00      	cmp	r5, #0
 8004c26:	d1f5      	bne.n	8004c14 <Standard_SetInterface+0x18>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8004c28:	4a07      	ldr	r2, [pc, #28]	; (8004c48 <Standard_SetInterface+0x4c>)
 8004c2a:	6813      	ldr	r3, [r2, #0]
 8004c2c:	68d9      	ldr	r1, [r3, #12]
 8004c2e:	4788      	blx	r1
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8004c30:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 8004c32:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8004c34:	7959      	ldrb	r1, [r3, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8004c36:	78da      	ldrb	r2, [r3, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8004c38:	72d9      	strb	r1, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8004c3a:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 8004c3c:	bd38      	pop	{r3, r4, r5, pc}
 8004c3e:	bf00      	nop
 8004c40:	20001c24 	.word	0x20001c24
 8004c44:	20001c4c 	.word	0x20001c4c
 8004c48:	20001c48 	.word	0x20001c48

08004c4c <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8004c4c:	b538      	push	{r3, r4, r5, lr}
  uint32_t     Type_Rec = Type_Recipient;
 8004c4e:	4b35      	ldr	r3, [pc, #212]	; (8004d24 <Standard_ClearFeature+0xd8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8004c54:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8004c58:	d003      	beq.n	8004c62 <Standard_ClearFeature+0x16>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    return USB_SUCCESS;
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8004c5a:	2802      	cmp	r0, #2
 8004c5c:	d006      	beq.n	8004c6c <Standard_ClearFeature+0x20>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 8004c5e:	2002      	movs	r0, #2
}
 8004c60:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8004c62:	7a59      	ldrb	r1, [r3, #9]
 8004c64:	f021 0220 	bic.w	r2, r1, #32
 8004c68:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8004c6a:	bd38      	pop	{r3, r4, r5, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8004c6c:	885a      	ldrh	r2, [r3, #2]
 8004c6e:	2a00      	cmp	r2, #0
 8004c70:	d1f6      	bne.n	8004c60 <Standard_ClearFeature+0x14>
        || (pInformation->USBwIndex1 != 0))
 8004c72:	7919      	ldrb	r1, [r3, #4]
 8004c74:	2900      	cmp	r1, #0
 8004c76:	d1f3      	bne.n	8004c60 <Standard_ClearFeature+0x14>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8004c78:	795a      	ldrb	r2, [r3, #5]
    rEP = wIndex0 & ~0x80;
 8004c7a:	f022 0080 	bic.w	r0, r2, #128	; 0x80

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8004c7e:	0081      	lsls	r1, r0, #2
 8004c80:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8004c84:	0615      	lsls	r5, r2, #24
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8004c86:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8004c8a:	bf56      	itet	pl
 8004c8c:	6824      	ldrpl	r4, [r4, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8004c8e:	6825      	ldrmi	r5, [r4, #0]
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8004c90:	f404 5540 	andpl.w	r5, r4, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8004c94:	4c24      	ldr	r4, [pc, #144]	; (8004d28 <Standard_ClearFeature+0xdc>)

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8004c96:	bf48      	it	mi
 8004c98:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8004c9c:	7824      	ldrb	r4, [r4, #0]
 8004c9e:	42a0      	cmp	r0, r4
 8004ca0:	d2dd      	bcs.n	8004c5e <Standard_ClearFeature+0x12>
 8004ca2:	2d00      	cmp	r5, #0
 8004ca4:	d0db      	beq.n	8004c5e <Standard_ClearFeature+0x12>
        || (pInformation->Current_Configuration == 0))
 8004ca6:	7a9b      	ldrb	r3, [r3, #10]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0d8      	beq.n	8004c5e <Standard_ClearFeature+0x12>
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8004cac:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004cb0:	b2d3      	uxtb	r3, r2
 8004cb2:	b173      	cbz	r3, 8004cd2 <Standard_ClearFeature+0x86>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8004cb4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8004cb8:	f501 42b8 	add.w	r2, r1, #23552	; 0x5c00
 8004cbc:	6813      	ldr	r3, [r2, #0]
 8004cbe:	f003 0130 	and.w	r1, r3, #48	; 0x30
 8004cc2:	2910      	cmp	r1, #16
 8004cc4:	d021      	beq.n	8004d0a <Standard_ClearFeature+0xbe>
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8004cc6:	4819      	ldr	r0, [pc, #100]	; (8004d2c <Standard_ClearFeature+0xe0>)
 8004cc8:	6801      	ldr	r1, [r0, #0]
 8004cca:	694a      	ldr	r2, [r1, #20]
 8004ccc:	4790      	blx	r2
    return USB_SUCCESS;
 8004cce:	2000      	movs	r0, #0
 8004cd0:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8004cd2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8004cd6:	f501 44b8 	add.w	r4, r1, #23552	; 0x5c00
 8004cda:	6822      	ldr	r2, [r4, #0]
 8004cdc:	f402 5340 	and.w	r3, r2, #12288	; 0x3000
 8004ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce4:	d1ef      	bne.n	8004cc6 <Standard_ClearFeature+0x7a>
      {
        if (Related_Endpoint == ENDP0)
 8004ce6:	b9c8      	cbnz	r0, 8004d1c <Standard_ClearFeature+0xd0>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8004ce8:	4a11      	ldr	r2, [pc, #68]	; (8004d30 <Standard_ClearFeature+0xe4>)
 8004cea:	4b12      	ldr	r3, [pc, #72]	; (8004d34 <Standard_ClearFeature+0xe8>)
 8004cec:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8004cf0:	4798      	blx	r3
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8004cf2:	6820      	ldr	r0, [r4, #0]
 8004cf4:	f64b 718f 	movw	r1, #49039	; 0xbf8f
 8004cf8:	4001      	ands	r1, r0
 8004cfa:	f481 5240 	eor.w	r2, r1, #12288	; 0x3000
 8004cfe:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 8004d02:	f043 0080 	orr.w	r0, r3, #128	; 0x80
 8004d06:	6020      	str	r0, [r4, #0]
 8004d08:	e7dd      	b.n	8004cc6 <Standard_ClearFeature+0x7a>
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
      {
        ClearDTOG_TX(Related_Endpoint);
 8004d0a:	b2c4      	uxtb	r4, r0
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	4a0a      	ldr	r2, [pc, #40]	; (8004d38 <Standard_ClearFeature+0xec>)
 8004d10:	4790      	blx	r2
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8004d12:	4620      	mov	r0, r4
 8004d14:	2130      	movs	r1, #48	; 0x30
 8004d16:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <Standard_ClearFeature+0xf0>)
 8004d18:	4798      	blx	r3
 8004d1a:	e7d4      	b.n	8004cc6 <Standard_ClearFeature+0x7a>
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 8004d1c:	4908      	ldr	r1, [pc, #32]	; (8004d40 <Standard_ClearFeature+0xf4>)
 8004d1e:	4788      	blx	r1
 8004d20:	e7e7      	b.n	8004cf2 <Standard_ClearFeature+0xa6>
 8004d22:	bf00      	nop
 8004d24:	20001c4c 	.word	0x20001c4c
 8004d28:	200000e0 	.word	0x200000e0
 8004d2c:	20001c48 	.word	0x20001c48
 8004d30:	2000005c 	.word	0x2000005c
 8004d34:	080056e5 	.word	0x080056e5
 8004d38:	08005615 	.word	0x08005615
 8004d3c:	08005509 	.word	0x08005509
 8004d40:	080055f1 	.word	0x080055f1

08004d44 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8004d44:	b538      	push	{r3, r4, r5, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t    Status;

  wIndex0 = pInformation->USBwIndex0;
 8004d46:	4b22      	ldr	r3, [pc, #136]	; (8004dd0 <Standard_SetEndPointFeature+0x8c>)
 8004d48:	6819      	ldr	r1, [r3, #0]
 8004d4a:	794b      	ldrb	r3, [r1, #5]
  rEP = wIndex0 & ~0x80;
 8004d4c:	f023 0280 	bic.w	r2, r3, #128	; 0x80

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8004d50:	0090      	lsls	r0, r2, #2
 8004d52:	f100 4480 	add.w	r4, r0, #1073741824	; 0x40000000

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8004d56:	061d      	lsls	r5, r3, #24
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8004d58:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8004d5c:	bf56      	itet	pl
 8004d5e:	6824      	ldrpl	r4, [r4, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8004d60:	6825      	ldrmi	r5, [r4, #0]
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8004d62:	f404 5540 	andpl.w	r5, r4, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8004d66:	4c1b      	ldr	r4, [pc, #108]	; (8004dd4 <Standard_SetEndPointFeature+0x90>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8004d68:	bf48      	it	mi
 8004d6a:	f005 0530 	andmi.w	r5, r5, #48	; 0x30
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8004d6e:	7824      	ldrb	r4, [r4, #0]
 8004d70:	42a2      	cmp	r2, r4
 8004d72:	d301      	bcc.n	8004d78 <Standard_SetEndPointFeature+0x34>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8004d74:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8004d76:	bd38      	pop	{r3, r4, r5, pc}
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
 8004d78:	884a      	ldrh	r2, [r1, #2]
 8004d7a:	2a00      	cmp	r2, #0
 8004d7c:	d1fa      	bne.n	8004d74 <Standard_SetEndPointFeature+0x30>
 8004d7e:	2d00      	cmp	r5, #0
 8004d80:	d0f8      	beq.n	8004d74 <Standard_SetEndPointFeature+0x30>
      || pInformation->Current_Configuration == 0)
 8004d82:	7a89      	ldrb	r1, [r1, #10]
 8004d84:	2900      	cmp	r1, #0
 8004d86:	d0f5      	beq.n	8004d74 <Standard_SetEndPointFeature+0x30>
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8004d88:	f003 0380 	and.w	r3, r3, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8004d8c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004d90:	f500 42b8 	add.w	r2, r0, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8004d94:	b2db      	uxtb	r3, r3
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8004d96:	6811      	ldr	r1, [r2, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8004d98:	b17b      	cbz	r3, 8004dba <Standard_SetEndPointFeature+0x76>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8004d9a:	f648 70bf 	movw	r0, #36799	; 0x8fbf
 8004d9e:	4008      	ands	r0, r1
 8004da0:	f080 0110 	eor.w	r1, r0, #16
 8004da4:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8004da8:	f043 0080 	orr.w	r0, r3, #128	; 0x80
 8004dac:	6010      	str	r0, [r2, #0]
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8004dae:	4a0a      	ldr	r2, [pc, #40]	; (8004dd8 <Standard_SetEndPointFeature+0x94>)
 8004db0:	6811      	ldr	r1, [r2, #0]
 8004db2:	698b      	ldr	r3, [r1, #24]
 8004db4:	4798      	blx	r3
  return USB_SUCCESS;
 8004db6:	2000      	movs	r0, #0
 8004db8:	bd38      	pop	{r3, r4, r5, pc}
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8004dba:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8004dbe:	400b      	ands	r3, r1
 8004dc0:	f483 5080 	eor.w	r0, r3, #4096	; 0x1000
 8004dc4:	f440 4100 	orr.w	r1, r0, #32768	; 0x8000
 8004dc8:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	e7ee      	b.n	8004dae <Standard_SetEndPointFeature+0x6a>
 8004dd0:	20001c4c 	.word	0x20001c4c
 8004dd4:	200000e0 	.word	0x200000e0
 8004dd8:	20001c48 	.word	0x20001c48

08004ddc <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8004ddc:	4b05      	ldr	r3, [pc, #20]	; (8004df4 <Standard_GetDescriptorData+0x18>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	8a5a      	ldrh	r2, [r3, #18]
  if (Length == 0)
 8004de2:	b110      	cbz	r0, 8004dea <Standard_GetDescriptorData+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    return 0;
  }

  return pDesc->Descriptor + wOffset;
 8004de4:	6808      	ldr	r0, [r1, #0]
 8004de6:	1880      	adds	r0, r0, r2
}
 8004de8:	4770      	bx	lr
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8004dea:	8889      	ldrh	r1, [r1, #4]
 8004dec:	1a8a      	subs	r2, r1, r2
 8004dee:	821a      	strh	r2, [r3, #16]
    return 0;
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	20001c4c 	.word	0x20001c4c

08004df8 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8004df8:	b508      	push	{r3, lr}
   
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8004dfa:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <Post0_Process+0x34>)
 8004dfc:	2000      	movs	r0, #0
 8004dfe:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8004e02:	4a0b      	ldr	r2, [pc, #44]	; (8004e30 <Post0_Process+0x38>)
 8004e04:	4790      	blx	r2

  if (pInformation->ControlState == STALLED)
 8004e06:	480b      	ldr	r0, [pc, #44]	; (8004e34 <Post0_Process+0x3c>)
 8004e08:	6801      	ldr	r1, [r0, #0]
 8004e0a:	7a08      	ldrb	r0, [r1, #8]
 8004e0c:	2808      	cmp	r0, #8
 8004e0e:	d106      	bne.n	8004e1e <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8004e10:	4b09      	ldr	r3, [pc, #36]	; (8004e38 <Post0_Process+0x40>)
 8004e12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e16:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8004e18:	4a08      	ldr	r2, [pc, #32]	; (8004e3c <Post0_Process+0x44>)
 8004e1a:	2110      	movs	r1, #16
 8004e1c:	8011      	strh	r1, [r2, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 8004e1e:	f1b0 0c09 	subs.w	ip, r0, #9
 8004e22:	f1dc 0000 	rsbs	r0, ip, #0
 8004e26:	eb50 000c 	adcs.w	r0, r0, ip
 8004e2a:	bd08      	pop	{r3, pc}
 8004e2c:	2000005c 	.word	0x2000005c
 8004e30:	080056e5 	.word	0x080056e5
 8004e34:	20001c4c 	.word	0x20001c4c
 8004e38:	20001c52 	.word	0x20001c52
 8004e3c:	20001c54 	.word	0x20001c54

08004e40 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 8004e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 8004e42:	4d33      	ldr	r5, [pc, #204]	; (8004f10 <Out0_Process+0xd0>)
 8004e44:	682c      	ldr	r4, [r5, #0]
 8004e46:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d007      	beq.n	8004e5c <Out0_Process+0x1c>
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d005      	beq.n	8004e5c <Out0_Process+0x1c>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8004e50:	2b03      	cmp	r3, #3
 8004e52:	d008      	beq.n	8004e66 <Out0_Process+0x26>
 8004e54:	2b05      	cmp	r3, #5
 8004e56:	d006      	beq.n	8004e66 <Out0_Process+0x26>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8004e58:	2b07      	cmp	r3, #7
 8004e5a:	d00d      	beq.n	8004e78 <Out0_Process+0x38>
 8004e5c:	2208      	movs	r2, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8004e5e:	7222      	strb	r2, [r4, #8]

  return Post0_Process();
 8004e60:	4b2c      	ldr	r3, [pc, #176]	; (8004f14 <Out0_Process+0xd4>)
 8004e62:	4798      	blx	r3
 8004e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8004e66:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8004e68:	8a20      	ldrh	r0, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8004e6a:	b311      	cbz	r1, 8004eb2 <Out0_Process+0x72>
 8004e6c:	b958      	cbnz	r0, 8004e86 <Out0_Process+0x46>
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8004e6e:	8aa4      	ldrh	r4, [r4, #20]
 8004e70:	2c00      	cmp	r4, #0
 8004e72:	d045      	beq.n	8004f00 <Out0_Process+0xc0>
 8004e74:	4a28      	ldr	r2, [pc, #160]	; (8004f18 <Out0_Process+0xd8>)
 8004e76:	e02e      	b.n	8004ed6 <Out0_Process+0x96>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
  {
    (*pProperty->Process_Status_OUT)();
 8004e78:	4828      	ldr	r0, [pc, #160]	; (8004f1c <Out0_Process+0xdc>)
 8004e7a:	6801      	ldr	r1, [r0, #0]
 8004e7c:	68ca      	ldr	r2, [r1, #12]
 8004e7e:	4790      	blx	r2
 8004e80:	682c      	ldr	r4, [r5, #0]
 8004e82:	2208      	movs	r2, #8
 8004e84:	e7eb      	b.n	8004e5e <Out0_Process+0x1e>
  if (pEPinfo->CopyData && save_rLength)
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 8004e86:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8004e88:	4286      	cmp	r6, r0
 8004e8a:	bf28      	it	cs
 8004e8c:	4606      	movcs	r6, r0
 8004e8e:	4630      	mov	r0, r6
 8004e90:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8004e92:	8a63      	ldrh	r3, [r4, #18]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8004e94:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8004e96:	8a20      	ldrh	r0, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8004e98:	18f1      	adds	r1, r6, r3
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8004e9a:	1b82      	subs	r2, r0, r6
 8004e9c:	8222      	strh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8004e9e:	8261      	strh	r1, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8004ea0:	4b1f      	ldr	r3, [pc, #124]	; (8004f20 <Out0_Process+0xe0>)
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	4798      	blx	r3
 8004ea6:	4632      	mov	r2, r6
 8004ea8:	4601      	mov	r1, r0
 8004eaa:	4b1e      	ldr	r3, [pc, #120]	; (8004f24 <Out0_Process+0xe4>)
 8004eac:	4638      	mov	r0, r7
 8004eae:	4798      	blx	r3
 8004eb0:	8a20      	ldrh	r0, [r4, #16]

  }

  if (pEPinfo->Usb_rLength != 0)
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	d0db      	beq.n	8004e6e <Out0_Process+0x2e>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8004eb6:	4b1c      	ldr	r3, [pc, #112]	; (8004f28 <Out0_Process+0xe8>)
    SetEPTxCount(ENDP0, 0);
 8004eb8:	2000      	movs	r0, #0

  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8004eba:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8004ebe:	4601      	mov	r1, r0

  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8004ec0:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8004ec2:	4a1a      	ldr	r2, [pc, #104]	; (8004f2c <Out0_Process+0xec>)
 8004ec4:	4790      	blx	r2
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8004ec6:	8a23      	ldrh	r3, [r4, #16]
 8004ec8:	8aa1      	ldrh	r1, [r4, #20]

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8004eca:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <Out0_Process+0xd8>)
 8004ecc:	2030      	movs	r0, #48	; 0x30
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8004ece:	4299      	cmp	r1, r3

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8004ed0:	8010      	strh	r0, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8004ed2:	d915      	bls.n	8004f00 <Out0_Process+0xc0>
  {
    pInformation->ControlState = OUT_DATA;
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8004ed4:	b9c3      	cbnz	r3, 8004f08 <Out0_Process+0xc8>
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8004ed6:	682c      	ldr	r4, [r5, #0]
 8004ed8:	2106      	movs	r1, #6
      USB_StatusIn();
 8004eda:	f645 4350 	movw	r3, #23632	; 0x5c50
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8004ede:	7221      	strb	r1, [r4, #8]
      USB_StatusIn();
 8004ee0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	f243 0302 	movw	r3, #12290	; 0x3002
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8004eea:	b281      	uxth	r1, r0
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8004eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef0:	18c8      	adds	r0, r1, r3
 8004ef2:	0043      	lsls	r3, r0, #1
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	6019      	str	r1, [r3, #0]
 8004ef8:	2030      	movs	r0, #48	; 0x30
 8004efa:	8010      	strh	r0, [r2, #0]
 8004efc:	7a22      	ldrb	r2, [r4, #8]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 8004efe:	e7ae      	b.n	8004e5e <Out0_Process+0x1e>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
  {
    pInformation->ControlState = OUT_DATA;
 8004f00:	682c      	ldr	r4, [r5, #0]
 8004f02:	2203      	movs	r2, #3
 8004f04:	7222      	strb	r2, [r4, #8]
 8004f06:	e7aa      	b.n	8004e5e <Out0_Process+0x1e>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8004f08:	682c      	ldr	r4, [r5, #0]
 8004f0a:	2205      	movs	r2, #5
 8004f0c:	7222      	strb	r2, [r4, #8]
 8004f0e:	e7a6      	b.n	8004e5e <Out0_Process+0x1e>
 8004f10:	20001c4c 	.word	0x20001c4c
 8004f14:	08004df9 	.word	0x08004df9
 8004f18:	20001c54 	.word	0x20001c54
 8004f1c:	20001c24 	.word	0x20001c24
 8004f20:	080056a5 	.word	0x080056a5
 8004f24:	0800548d 	.word	0x0800548d
 8004f28:	20001c52 	.word	0x20001c52
 8004f2c:	080056c5 	.word	0x080056c5

08004f30 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8004f30:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f32:	f645 4350 	movw	r3, #23632	; 0x5c50

  if (pInformation->ControlState != PAUSE)
 8004f36:	4d9e      	ldr	r5, [pc, #632]	; (80051b0 <Setup0_Process+0x280>)
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f38:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004f3c:	681a      	ldr	r2, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8004f3e:	682c      	ldr	r4, [r5, #0]
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f40:	f243 0004 	movw	r0, #12292	; 0x3004
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8004f44:	b291      	uxth	r1, r2
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f46:	f2c2 0000 	movt	r0, #8192	; 0x2000

  if (pInformation->ControlState != PAUSE)
 8004f4a:	7a22      	ldrb	r2, [r4, #8]
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f4c:	180e      	adds	r6, r1, r0
 8004f4e:	0073      	lsls	r3, r6, #1

  if (pInformation->ControlState != PAUSE)
 8004f50:	2a09      	cmp	r2, #9
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8004f52:	b083      	sub	sp, #12
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f54:	681e      	ldr	r6, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 8004f56:	d044      	beq.n	8004fe2 <Setup0_Process+0xb2>
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8004f58:	b2b7      	uxth	r7, r6
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8004f5a:	0078      	lsls	r0, r7, #1
 8004f5c:	f100 4180 	add.w	r1, r0, #1073741824	; 0x40000000
 8004f60:	f501 46c0 	add.w	r6, r1, #24576	; 0x6000

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8004f64:	7832      	ldrb	r2, [r6, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8004f66:	4f93      	ldr	r7, [pc, #588]	; (80051b4 <Setup0_Process+0x284>)
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8004f68:	7022      	strb	r2, [r4, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8004f6a:	7873      	ldrb	r3, [r6, #1]
 8004f6c:	7063      	strb	r3, [r4, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8004f6e:	88b0      	ldrh	r0, [r6, #4]
 8004f70:	47b8      	blx	r7
 8004f72:	8060      	strh	r0, [r4, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8004f74:	8930      	ldrh	r0, [r6, #8]
 8004f76:	682c      	ldr	r4, [r5, #0]
 8004f78:	47b8      	blx	r7
 8004f7a:	80a0      	strh	r0, [r4, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8004f7c:	89b0      	ldrh	r0, [r6, #12]
 8004f7e:	682c      	ldr	r4, [r5, #0]
  }

  pInformation->ControlState = SETTING_UP;
 8004f80:	2101      	movs	r1, #1
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8004f82:	80e0      	strh	r0, [r4, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8004f84:	7221      	strb	r1, [r4, #8]
  if (pInformation->USBwLength == 0)
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d030      	beq.n	8004fec <Setup0_Process+0xbc>
*******************************************************************************/
void Data_Setup0(void)
{
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
 8004f8a:	7861      	ldrb	r1, [r4, #1]

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8004f8c:	2906      	cmp	r1, #6
 8004f8e:	f000 8087 	beq.w	80050a0 <Setup0_Process+0x170>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8004f92:	2900      	cmp	r1, #0
 8004f94:	d15e      	bne.n	8005054 <Setup0_Process+0x124>
 8004f96:	8863      	ldrh	r3, [r4, #2]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 8094 	beq.w	80050c6 <Setup0_Process+0x196>
 8004f9e:	4e86      	ldr	r6, [pc, #536]	; (80051b8 <Setup0_Process+0x288>)
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8004fa0:	6833      	ldr	r3, [r6, #0]
 8004fa2:	4608      	mov	r0, r1
 8004fa4:	6919      	ldr	r1, [r3, #16]
 8004fa6:	4788      	blx	r1
    if (Result == USB_NOT_READY)
 8004fa8:	2803      	cmp	r0, #3
    {
      pInformation->ControlState = PAUSE;
 8004faa:	682b      	ldr	r3, [r5, #0]
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    if (Result == USB_NOT_READY)
 8004fac:	d062      	beq.n	8005074 <Setup0_Process+0x144>
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8004fae:	8a1a      	ldrh	r2, [r3, #16]
 8004fb0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004fb4:	428a      	cmp	r2, r1
 8004fb6:	d05d      	beq.n	8005074 <Setup0_Process+0x144>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8004fb8:	2802      	cmp	r0, #2
 8004fba:	d00c      	beq.n	8004fd6 <Setup0_Process+0xa6>
 8004fbc:	b15a      	cbz	r2, 8004fd6 <Setup0_Process+0xa6>
    pInformation->ControlState = STALLED;
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8004fbe:	f993 1000 	ldrsb.w	r1, [r3]
 8004fc2:	2900      	cmp	r1, #0
 8004fc4:	f2c0 80b5 	blt.w	8005132 <Setup0_Process+0x202>
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8004fc8:	2203      	movs	r2, #3
 8004fca:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8004fcc:	4b7b      	ldr	r3, [pc, #492]	; (80051bc <Setup0_Process+0x28c>)
 8004fce:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004fd2:	8018      	strh	r0, [r3, #0]
 8004fd4:	e001      	b.n	8004fda <Setup0_Process+0xaa>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8004fd6:	2008      	movs	r0, #8
 8004fd8:	7218      	strb	r0, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8004fda:	4b79      	ldr	r3, [pc, #484]	; (80051c0 <Setup0_Process+0x290>)
 8004fdc:	4798      	blx	r3
}
 8004fde:	b003      	add	sp, #12
 8004fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fe2:	88e0      	ldrh	r0, [r4, #6]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	7221      	strb	r1, [r4, #8]
  if (pInformation->USBwLength == 0)
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d1ce      	bne.n	8004f8a <Setup0_Process+0x5a>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8004fec:	7822      	ldrb	r2, [r4, #0]
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
 8004fee:	7866      	ldrb	r6, [r4, #1]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8004ff0:	f012 037f 	ands.w	r3, r2, #127	; 0x7f
 8004ff4:	d141      	bne.n	800507a <Setup0_Process+0x14a>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8004ff6:	2e09      	cmp	r6, #9
 8004ff8:	f000 8108 	beq.w	800520c <Setup0_Process+0x2dc>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8004ffc:	2e05      	cmp	r6, #5
 8004ffe:	f000 80bf 	beq.w	8005180 <Setup0_Process+0x250>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8005002:	2e03      	cmp	r6, #3
 8005004:	f000 80f0 	beq.w	80051e8 <Setup0_Process+0x2b8>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8005008:	2e01      	cmp	r6, #1
 800500a:	d13b      	bne.n	8005084 <Setup0_Process+0x154>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 800500c:	78e1      	ldrb	r1, [r4, #3]
 800500e:	2901      	cmp	r1, #1
 8005010:	d138      	bne.n	8005084 <Setup0_Process+0x154>
          && pInformation->USBwIndex == 0
 8005012:	88a2      	ldrh	r2, [r4, #4]
 8005014:	2a00      	cmp	r2, #0
 8005016:	d135      	bne.n	8005084 <Setup0_Process+0x154>
          && ValBit(pInformation->Current_Feature, 5))
 8005018:	7a63      	ldrb	r3, [r4, #9]
 800501a:	f003 0420 	and.w	r4, r3, #32
 800501e:	b2e0      	uxtb	r0, r4
 8005020:	2800      	cmp	r0, #0
 8005022:	d02f      	beq.n	8005084 <Setup0_Process+0x154>
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
    {
      Result = Standard_ClearFeature();
 8005024:	4967      	ldr	r1, [pc, #412]	; (80051c4 <Setup0_Process+0x294>)
 8005026:	4788      	blx	r1
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8005028:	bb60      	cbnz	r0, 8005084 <Setup0_Process+0x154>
 800502a:	682c      	ldr	r4, [r5, #0]
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 800502c:	f645 4050 	movw	r0, #23632	; 0x5c50
 8005030:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005034:	6801      	ldr	r1, [r0, #0]
 8005036:	f243 0302 	movw	r3, #12290	; 0x3002
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 800503a:	b28a      	uxth	r2, r1
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 800503c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005040:	18d0      	adds	r0, r2, r3
 8005042:	0041      	lsls	r1, r0, #1
 8005044:	2300      	movs	r3, #0
 8005046:	4a60      	ldr	r2, [pc, #384]	; (80051c8 <Setup0_Process+0x298>)
 8005048:	600b      	str	r3, [r1, #0]
 800504a:	2030      	movs	r0, #48	; 0x30
 800504c:	2106      	movs	r1, #6
 800504e:	8010      	strh	r0, [r2, #0]

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8005050:	7221      	strb	r1, [r4, #8]
 8005052:	e7c2      	b.n	8004fda <Setup0_Process+0xaa>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8005054:	2908      	cmp	r1, #8
 8005056:	d148      	bne.n	80050ea <Setup0_Process+0x1ba>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8005058:	7820      	ldrb	r0, [r4, #0]
 800505a:	0643      	lsls	r3, r0, #25
 800505c:	d19f      	bne.n	8004f9e <Setup0_Process+0x6e>
    {
      CopyRoutine = Standard_GetConfiguration;
 800505e:	4a5b      	ldr	r2, [pc, #364]	; (80051cc <Setup0_Process+0x29c>)

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8005060:	2000      	movs	r0, #0
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8005062:	61a2      	str	r2, [r4, #24]

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8005064:	8260      	strh	r0, [r4, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8005066:	4790      	blx	r2
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8005068:	682b      	ldr	r3, [r5, #0]
 800506a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800506e:	8a1a      	ldrh	r2, [r3, #16]
 8005070:	4282      	cmp	r2, r0
 8005072:	d1a3      	bne.n	8004fbc <Setup0_Process+0x8c>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8005074:	2109      	movs	r1, #9
 8005076:	7219      	strb	r1, [r3, #8]
 8005078:	e7af      	b.n	8004fda <Setup0_Process+0xaa>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800507a:	2b01      	cmp	r3, #1
 800507c:	d071      	beq.n	8005162 <Setup0_Process+0x232>
      Result = Standard_SetInterface();
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800507e:	2b02      	cmp	r3, #2
 8005080:	f000 808d 	beq.w	800519e <Setup0_Process+0x26e>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8005084:	494c      	ldr	r1, [pc, #304]	; (80051b8 <Setup0_Process+0x288>)
 8005086:	4630      	mov	r0, r6
 8005088:	680a      	ldr	r2, [r1, #0]
 800508a:	6953      	ldr	r3, [r2, #20]
 800508c:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 800508e:	2803      	cmp	r0, #3
 8005090:	f000 80c5 	beq.w	800521e <Setup0_Process+0x2ee>
 8005094:	682c      	ldr	r4, [r5, #0]
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8005096:	2800      	cmp	r0, #0
 8005098:	d0c8      	beq.n	800502c <Setup0_Process+0xfc>
    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
 800509a:	2108      	movs	r1, #8
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 800509c:	7221      	strb	r1, [r4, #8]
 800509e:	e79c      	b.n	8004fda <Setup0_Process+0xaa>
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80050a0:	7826      	ldrb	r6, [r4, #0]
 80050a2:	0673      	lsls	r3, r6, #25
 80050a4:	f47f af7b 	bne.w	8004f9e <Setup0_Process+0x6e>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 80050a8:	78a2      	ldrb	r2, [r4, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 80050aa:	4e43      	ldr	r6, [pc, #268]	; (80051b8 <Setup0_Process+0x288>)
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 80050ac:	2a01      	cmp	r2, #1
 80050ae:	f000 80b0 	beq.w	8005212 <Setup0_Process+0x2e2>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 80050b2:	2a02      	cmp	r2, #2
 80050b4:	d05e      	beq.n	8005174 <Setup0_Process+0x244>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 80050b6:	2a03      	cmp	r2, #3
 80050b8:	f47f af72 	bne.w	8004fa0 <Setup0_Process+0x70>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 80050bc:	6830      	ldr	r0, [r6, #0]
 80050be:	6a42      	ldr	r2, [r0, #36]	; 0x24
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 80050c0:	2a00      	cmp	r2, #0
 80050c2:	d1cd      	bne.n	8005060 <Setup0_Process+0x130>
 80050c4:	e76c      	b.n	8004fa0 <Setup0_Process+0x70>
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 80050c6:	6860      	ldr	r0, [r4, #4]
 80050c8:	f420 427f 	bic.w	r2, r0, #65280	; 0xff00
 80050cc:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80050d0:	f47f af65 	bne.w	8004f9e <Setup0_Process+0x6e>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80050d4:	7823      	ldrb	r3, [r4, #0]
 80050d6:	f013 007f 	ands.w	r0, r3, #127	; 0x7f
 80050da:	f040 80a4 	bne.w	8005226 <Setup0_Process+0x2f6>
        && (pInformation->USBwIndex == 0))
 80050de:	88a3      	ldrh	r3, [r4, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f47f af5c 	bne.w	8004f9e <Setup0_Process+0x6e>
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
 80050e6:	4a3a      	ldr	r2, [pc, #232]	; (80051d0 <Setup0_Process+0x2a0>)
 80050e8:	e7ba      	b.n	8005060 <Setup0_Process+0x130>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 80050ea:	290a      	cmp	r1, #10
 80050ec:	f47f af57 	bne.w	8004f9e <Setup0_Process+0x6e>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80050f0:	7826      	ldrb	r6, [r4, #0]
 80050f2:	f006 027f 	and.w	r2, r6, #127	; 0x7f
 80050f6:	2a01      	cmp	r2, #1
 80050f8:	f47f af51 	bne.w	8004f9e <Setup0_Process+0x6e>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 80050fc:	7aa3      	ldrb	r3, [r4, #10]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	f43f af4d 	beq.w	8004f9e <Setup0_Process+0x6e>
 8005104:	8863      	ldrh	r3, [r4, #2]
 8005106:	2b00      	cmp	r3, #0
 8005108:	f47f af49 	bne.w	8004f9e <Setup0_Process+0x6e>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 800510c:	6860      	ldr	r0, [r4, #4]
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800510e:	4e2a      	ldr	r6, [pc, #168]	; (80051b8 <Setup0_Process+0x288>)
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8005110:	f420 427f 	bic.w	r2, r0, #65280	; 0xff00
 8005114:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005118:	f47f af42 	bne.w	8004fa0 <Setup0_Process+0x70>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800511c:	6832      	ldr	r2, [r6, #0]
 800511e:	4619      	mov	r1, r3
 8005120:	7960      	ldrb	r0, [r4, #5]
 8005122:	6993      	ldr	r3, [r2, #24]
 8005124:	4798      	blx	r3
 8005126:	2800      	cmp	r0, #0
 8005128:	f040 80b8 	bne.w	800529c <Setup0_Process+0x36c>
 800512c:	682c      	ldr	r4, [r5, #0]
    {
      CopyRoutine = Standard_GetInterface;
 800512e:	4a29      	ldr	r2, [pc, #164]	; (80051d4 <Setup0_Process+0x2a4>)
 8005130:	e796      	b.n	8005060 <Setup0_Process+0x130>


  if (ValBit(pInformation->USBbmRequestType, 7))
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 8005132:	88d9      	ldrh	r1, [r3, #6]
 8005134:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8005136:	9801      	ldr	r0, [sp, #4]
 8005138:	4282      	cmp	r2, r0
 800513a:	d817      	bhi.n	800516c <Setup0_Process+0x23c>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800513c:	428a      	cmp	r2, r1
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 800513e:	491e      	ldr	r1, [pc, #120]	; (80051b8 <Setup0_Process+0x288>)
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8005140:	d208      	bcs.n	8005154 <Setup0_Process+0x224>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8005142:	6808      	ldr	r0, [r1, #0]
 8005144:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8005148:	4282      	cmp	r2, r0
 800514a:	f080 808f 	bcs.w	800526c <Setup0_Process+0x33c>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800514e:	4a22      	ldr	r2, [pc, #136]	; (80051d8 <Setup0_Process+0x2a8>)
 8005150:	2000      	movs	r0, #0
 8005152:	7010      	strb	r0, [r2, #0]
      {
        Data_Mul_MaxPacketSize = TRUE;
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8005154:	6809      	ldr	r1, [r1, #0]
 8005156:	f891 202c 	ldrb.w	r2, [r1, #44]	; 0x2c
 800515a:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 800515c:	4b1f      	ldr	r3, [pc, #124]	; (80051dc <Setup0_Process+0x2ac>)
 800515e:	4798      	blx	r3
 8005160:	e73b      	b.n	8004fda <Setup0_Process+0xaa>

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8005162:	2e0b      	cmp	r6, #11
 8005164:	d18e      	bne.n	8005084 <Setup0_Process+0x154>
    {
      Result = Standard_SetInterface();
 8005166:	481e      	ldr	r0, [pc, #120]	; (80051e0 <Setup0_Process+0x2b0>)
 8005168:	4780      	blx	r0
 800516a:	e75d      	b.n	8005028 <Setup0_Process+0xf8>
    __IO uint32_t wLength = pInformation->USBwLength;
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 800516c:	9801      	ldr	r0, [sp, #4]
 800516e:	4912      	ldr	r1, [pc, #72]	; (80051b8 <Setup0_Process+0x288>)
 8005170:	8218      	strh	r0, [r3, #16]
 8005172:	e7ef      	b.n	8005154 <Setup0_Process+0x224>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8005174:	6833      	ldr	r3, [r6, #0]
 8005176:	6a1a      	ldr	r2, [r3, #32]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8005178:	2a00      	cmp	r2, #0
 800517a:	f47f af71 	bne.w	8005060 <Setup0_Process+0x130>
 800517e:	e70f      	b.n	8004fa0 <Setup0_Process+0x70>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8005180:	f994 0003 	ldrsb.w	r0, [r4, #3]
 8005184:	2800      	cmp	r0, #0
 8005186:	db88      	blt.n	800509a <Setup0_Process+0x16a>
 8005188:	78a1      	ldrb	r1, [r4, #2]
 800518a:	2900      	cmp	r1, #0
 800518c:	d185      	bne.n	800509a <Setup0_Process+0x16a>
          || (pInformation->USBwIndex != 0)
 800518e:	88a2      	ldrh	r2, [r4, #4]
 8005190:	2a00      	cmp	r2, #0
 8005192:	d182      	bne.n	800509a <Setup0_Process+0x16a>
          || (pInformation->Current_Configuration != 0))
 8005194:	7aa3      	ldrb	r3, [r4, #10]
 8005196:	2b00      	cmp	r3, #0
 8005198:	f43f af48 	beq.w	800502c <Setup0_Process+0xfc>
 800519c:	e77d      	b.n	800509a <Setup0_Process+0x16a>

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 800519e:	2e01      	cmp	r6, #1
 80051a0:	f43f af40 	beq.w	8005024 <Setup0_Process+0xf4>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 80051a4:	2e03      	cmp	r6, #3
 80051a6:	f47f af6d 	bne.w	8005084 <Setup0_Process+0x154>
    {
      Result = Standard_SetEndPointFeature();
 80051aa:	4c0e      	ldr	r4, [pc, #56]	; (80051e4 <Setup0_Process+0x2b4>)
 80051ac:	47a0      	blx	r4
 80051ae:	e73b      	b.n	8005028 <Setup0_Process+0xf8>
 80051b0:	20001c4c 	.word	0x20001c4c
 80051b4:	0800574d 	.word	0x0800574d
 80051b8:	20001c24 	.word	0x20001c24
 80051bc:	20001c52 	.word	0x20001c52
 80051c0:	08004df9 	.word	0x08004df9
 80051c4:	08004c4d 	.word	0x08004c4d
 80051c8:	20001c54 	.word	0x20001c54
 80051cc:	08004a11 	.word	0x08004a11
 80051d0:	08004a61 	.word	0x08004a61
 80051d4:	08004a39 	.word	0x08004a39
 80051d8:	20000aec 	.word	0x20000aec
 80051dc:	08004b01 	.word	0x08004b01
 80051e0:	08004bfd 	.word	0x08004bfd
 80051e4:	08004d45 	.word	0x08004d45
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP) \
 80051e8:	78e2      	ldrb	r2, [r4, #3]
 80051ea:	2a01      	cmp	r2, #1
 80051ec:	f47f af4a 	bne.w	8005084 <Setup0_Process+0x154>
          && (pInformation->USBwIndex == 0))
 80051f0:	88a3      	ldrh	r3, [r4, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f47f af46 	bne.w	8005084 <Setup0_Process+0x154>
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80051f8:	7a60      	ldrb	r0, [r4, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80051fa:	4a2a      	ldr	r2, [pc, #168]	; (80052a4 <Setup0_Process+0x374>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80051fc:	f040 0120 	orr.w	r1, r0, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 8005200:	6813      	ldr	r3, [r2, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8005202:	7261      	strb	r1, [r4, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8005204:	69dc      	ldr	r4, [r3, #28]
 8005206:	47a0      	blx	r4
 8005208:	682c      	ldr	r4, [r5, #0]
 800520a:	e70f      	b.n	800502c <Setup0_Process+0xfc>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    {
      Result = Standard_SetConfiguration();
 800520c:	4c26      	ldr	r4, [pc, #152]	; (80052a8 <Setup0_Process+0x378>)
 800520e:	47a0      	blx	r4
 8005210:	e70a      	b.n	8005028 <Setup0_Process+0xf8>
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8005212:	6832      	ldr	r2, [r6, #0]
 8005214:	69d2      	ldr	r2, [r2, #28]
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8005216:	2a00      	cmp	r2, #0
 8005218:	f47f af22 	bne.w	8005060 <Setup0_Process+0x130>
 800521c:	e6c0      	b.n	8004fa0 <Setup0_Process+0x70>
 800521e:	682c      	ldr	r4, [r5, #0]


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
 8005220:	2109      	movs	r1, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8005222:	7221      	strb	r1, [r4, #8]
 8005224:	e6d9      	b.n	8004fda <Setup0_Process+0xaa>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8005226:	2801      	cmp	r0, #1
 8005228:	d02b      	beq.n	8005282 <Setup0_Process+0x352>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800522a:	2802      	cmp	r0, #2
 800522c:	f47f aeb7 	bne.w	8004f9e <Setup0_Process+0x6e>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8005230:	7963      	ldrb	r3, [r4, #5]
 8005232:	f003 020f 	and.w	r2, r3, #15

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8005236:	0096      	lsls	r6, r2, #2
 8005238:	f106 4080 	add.w	r0, r6, #1073741824	; 0x40000000
 800523c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8005240:	061e      	lsls	r6, r3, #24
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8005242:	bf56      	itet	pl
 8005244:	6800      	ldrpl	r0, [r0, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8005246:	6806      	ldrmi	r6, [r0, #0]
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8005248:	f400 5640 	andpl.w	r6, r0, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 800524c:	4817      	ldr	r0, [pc, #92]	; (80052ac <Setup0_Process+0x37c>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800524e:	bf48      	it	mi
 8005250:	f006 0630 	andmi.w	r6, r6, #48	; 0x30
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8005254:	7800      	ldrb	r0, [r0, #0]
 8005256:	4282      	cmp	r2, r0
 8005258:	f4bf aea1 	bcs.w	8004f9e <Setup0_Process+0x6e>
 800525c:	f013 0f70 	tst.w	r3, #112	; 0x70
 8005260:	f47f ae9d 	bne.w	8004f9e <Setup0_Process+0x6e>
          && (Status != 0))
 8005264:	2e00      	cmp	r6, #0
 8005266:	f47f af3e 	bne.w	80050e6 <Setup0_Process+0x1b6>
 800526a:	e698      	b.n	8004f9e <Setup0_Process+0x6e>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
      {
        Data_Mul_MaxPacketSize = FALSE;
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 800526c:	fb92 f4f0 	sdiv	r4, r2, r0
 8005270:	fb00 2214 	mls	r2, r0, r4, r2
 8005274:	2a00      	cmp	r2, #0
 8005276:	f47f af6d 	bne.w	8005154 <Setup0_Process+0x224>
      {
        Data_Mul_MaxPacketSize = TRUE;
 800527a:	4a0d      	ldr	r2, [pc, #52]	; (80052b0 <Setup0_Process+0x380>)
 800527c:	2001      	movs	r0, #1
 800527e:	7010      	strb	r0, [r2, #0]
 8005280:	e768      	b.n	8005154 <Setup0_Process+0x224>
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8005282:	4e0c      	ldr	r6, [pc, #48]	; (80052b4 <Setup0_Process+0x384>)
 8005284:	7960      	ldrb	r0, [r4, #5]
 8005286:	6833      	ldr	r3, [r6, #0]
 8005288:	699a      	ldr	r2, [r3, #24]
 800528a:	4790      	blx	r2
 800528c:	b930      	cbnz	r0, 800529c <Setup0_Process+0x36c>
          && (pInformation->Current_Configuration != 0))
 800528e:	682c      	ldr	r4, [r5, #0]
 8005290:	7aa0      	ldrb	r0, [r4, #10]
 8005292:	2800      	cmp	r0, #0
 8005294:	f47f af27 	bne.w	80050e6 <Setup0_Process+0x1b6>
 8005298:	7861      	ldrb	r1, [r4, #1]
 800529a:	e681      	b.n	8004fa0 <Setup0_Process+0x70>
 800529c:	6829      	ldr	r1, [r5, #0]
 800529e:	7849      	ldrb	r1, [r1, #1]
 80052a0:	e67e      	b.n	8004fa0 <Setup0_Process+0x70>
 80052a2:	bf00      	nop
 80052a4:	20001c48 	.word	0x20001c48
 80052a8:	08004bc1 	.word	0x08004bc1
 80052ac:	200000e0 	.word	0x200000e0
 80052b0:	20000aec 	.word	0x20000aec
 80052b4:	20001c24 	.word	0x20001c24

080052b8 <SetDeviceAddress>:
* Input          : - Val: device address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 80052b8:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;
 80052ba:	4b28      	ldr	r3, [pc, #160]	; (800535c <SetDeviceAddress+0xa4>)
 80052bc:	781e      	ldrb	r6, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80052be:	2e00      	cmp	r6, #0
 80052c0:	d043      	beq.n	800534a <SetDeviceAddress+0x92>
 80052c2:	f44f 42b8 	mov.w	r2, #23552	; 0x5c00
 80052c6:	f2c4 0200 	movt	r2, #16384	; 0x4000
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 80052ca:	6814      	ldr	r4, [r2, #0]
 80052cc:	f640 710f 	movw	r1, #3855	; 0xf0f
 80052d0:	4021      	ands	r1, r4
 80052d2:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 80052d6:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 80052da:	6011      	str	r1, [r2, #0]
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80052dc:	2201      	movs	r2, #1
 80052de:	1e74      	subs	r4, r6, #1
 80052e0:	f645 4304 	movw	r3, #23556	; 0x5c04
 80052e4:	4296      	cmp	r6, r2
 80052e6:	f004 0401 	and.w	r4, r4, #1
 80052ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80052ee:	d92c      	bls.n	800534a <SetDeviceAddress+0x92>
 80052f0:	b17c      	cbz	r4, 8005312 <SetDeviceAddress+0x5a>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 80052f2:	6819      	ldr	r1, [r3, #0]
 80052f4:	f640 720f 	movw	r2, #3855	; 0xf0f
 80052f8:	400a      	ands	r2, r1
 80052fa:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 80052fe:	f041 0281 	orr.w	r2, r1, #129	; 0x81
 8005302:	601a      	str	r2, [r3, #0]
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8005304:	2202      	movs	r2, #2
 8005306:	f645 4308 	movw	r3, #23560	; 0x5c08
 800530a:	4296      	cmp	r6, r2
 800530c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005310:	d91b      	bls.n	800534a <SetDeviceAddress+0x92>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8005312:	681f      	ldr	r7, [r3, #0]
 8005314:	f442 4500 	orr.w	r5, r2, #32768	; 0x8000
 8005318:	f640 740f 	movw	r4, #3855	; 0xf0f
 800531c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005320:	403c      	ands	r4, r7
 8005322:	ea45 0704 	orr.w	r7, r5, r4
 8005326:	4619      	mov	r1, r3
 8005328:	f841 7b04 	str.w	r7, [r1], #4
 800532c:	685f      	ldr	r7, [r3, #4]
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800532e:	3201      	adds	r2, #1
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8005330:	f442 4500 	orr.w	r5, r2, #32768	; 0x8000
 8005334:	f640 740f 	movw	r4, #3855	; 0xf0f
 8005338:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800533c:	403c      	ands	r4, r7
 800533e:	432c      	orrs	r4, r5
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8005340:	3201      	adds	r2, #1
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8005342:	605c      	str	r4, [r3, #4]
 8005344:	1d0b      	adds	r3, r1, #4
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8005346:	4296      	cmp	r6, r2
 8005348:	d8e3      	bhi.n	8005312 <SetDeviceAddress+0x5a>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */ 
 800534a:	f645 434c 	movw	r3, #23628	; 0x5c4c
 800534e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8005352:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005356:	6018      	str	r0, [r3, #0]
}
 8005358:	bcf0      	pop	{r4, r5, r6, r7}
 800535a:	4770      	bx	lr
 800535c:	200000e0 	.word	0x200000e0

08005360 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 8005360:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 8005362:	4c14      	ldr	r4, [pc, #80]	; (80053b4 <In0_Process+0x54>)
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8005368:	2a02      	cmp	r2, #2
 800536a:	d012      	beq.n	8005392 <In0_Process+0x32>
 800536c:	2a04      	cmp	r2, #4
 800536e:	d010      	beq.n	8005392 <In0_Process+0x32>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 8005370:	2a06      	cmp	r2, #6
 8005372:	d004      	beq.n	800537e <In0_Process+0x1e>
 8005374:	2008      	movs	r0, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8005376:	7218      	strb	r0, [r3, #8]

  return Post0_Process();
 8005378:	4b0f      	ldr	r3, [pc, #60]	; (80053b8 <In0_Process+0x58>)
 800537a:	4798      	blx	r3
}
 800537c:	bd10      	pop	{r4, pc}
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 800537e:	7859      	ldrb	r1, [r3, #1]
 8005380:	2905      	cmp	r1, #5
 8005382:	d00b      	beq.n	800539c <In0_Process+0x3c>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
    }
    (*pProperty->Process_Status_IN)();
 8005384:	4b0d      	ldr	r3, [pc, #52]	; (80053bc <In0_Process+0x5c>)
 8005386:	6818      	ldr	r0, [r3, #0]
 8005388:	6881      	ldr	r1, [r0, #8]
 800538a:	4788      	blx	r1
 800538c:	6823      	ldr	r3, [r4, #0]
 800538e:	2008      	movs	r0, #8
 8005390:	e7f1      	b.n	8005376 <In0_Process+0x16>
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    DataStageIn();
 8005392:	4a0b      	ldr	r2, [pc, #44]	; (80053c0 <In0_Process+0x60>)
 8005394:	4790      	blx	r2
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	7a18      	ldrb	r0, [r3, #8]
 800539a:	e7ec      	b.n	8005376 <In0_Process+0x16>
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 800539c:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 800539e:	0652      	lsls	r2, r2, #25
 80053a0:	d1f0      	bne.n	8005384 <In0_Process+0x24>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 80053a2:	78d8      	ldrb	r0, [r3, #3]
 80053a4:	4b07      	ldr	r3, [pc, #28]	; (80053c4 <In0_Process+0x64>)
 80053a6:	4798      	blx	r3
      pUser_Standard_Requests->User_SetDeviceAddress();
 80053a8:	4807      	ldr	r0, [pc, #28]	; (80053c8 <In0_Process+0x68>)
 80053aa:	6801      	ldr	r1, [r0, #0]
 80053ac:	6a0a      	ldr	r2, [r1, #32]
 80053ae:	4790      	blx	r2
 80053b0:	e7e8      	b.n	8005384 <In0_Process+0x24>
 80053b2:	bf00      	nop
 80053b4:	20001c4c 	.word	0x20001c4c
 80053b8:	08004df9 	.word	0x08004df9
 80053bc:	20001c24 	.word	0x20001c24
 80053c0:	08004b01 	.word	0x08004b01
 80053c4:	080052b9 	.word	0x080052b9
 80053c8:	20001c48 	.word	0x20001c48

080053cc <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop

080053d0 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 80053d0:	b510      	push	{r4, lr}
  pInformation = &Device_Info;
 80053d2:	f641 422c 	movw	r2, #7212	; 0x1c2c
 80053d6:	f641 444c 	movw	r4, #7244	; 0x1c4c
 80053da:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80053de:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80053e2:	6022      	str	r2, [r4, #0]
  pInformation->ControlState = 2;
 80053e4:	2402      	movs	r4, #2
 80053e6:	7214      	strb	r4, [r2, #8]
  pProperty = &Device_Property;
 80053e8:	f641 4024 	movw	r0, #7204	; 0x1c24
 80053ec:	f240 035c 	movw	r3, #92	; 0x5c
  pUser_Standard_Requests = &User_Standard_Requests;
 80053f0:	f641 4148 	movw	r1, #7240	; 0x1c48
 80053f4:	f240 028c 	movw	r2, #140	; 0x8c
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 80053f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
  pUser_Standard_Requests = &User_Standard_Requests;
 8005400:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005404:	f2c2 0200 	movt	r2, #8192	; 0x2000
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 8005408:	6003      	str	r3, [r0, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 800540a:	600a      	str	r2, [r1, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	4780      	blx	r0
 8005410:	bd10      	pop	{r4, pc}
 8005412:	bf00      	nop

08005414 <UserToPMABufferCopy>:
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8005414:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8005418:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 800541c:	1c53      	adds	r3, r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 800541e:	004a      	lsls	r2, r1, #1
  for (i = n; i != 0; i--)
 8005420:	1059      	asrs	r1, r3, #1
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005422:	b430      	push	{r4, r5}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8005424:	d02f      	beq.n	8005486 <UserToPMABufferCopy+0x72>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005426:	7845      	ldrb	r5, [r0, #1]
*                  - wPMABufAddr: address into PMA.
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
 8005428:	3002      	adds	r0, #2
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 800542a:	f810 4c02 	ldrb.w	r4, [r0, #-2]
 800542e:	3901      	subs	r1, #1
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005430:	ea44 2305 	orr.w	r3, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8005434:	f822 3b04 	strh.w	r3, [r2], #4
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8005438:	460b      	mov	r3, r1
 800543a:	3204      	adds	r2, #4
 800543c:	f001 0101 	and.w	r1, r1, #1
 8005440:	3002      	adds	r0, #2
 8005442:	b303      	cbz	r3, 8005486 <UserToPMABufferCopy+0x72>
 8005444:	b159      	cbz	r1, 800545e <UserToPMABufferCopy+0x4a>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005446:	f810 4c01 	ldrb.w	r4, [r0, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 800544a:	f810 1c02 	ldrb.w	r1, [r0, #-2]
 800544e:	3002      	adds	r0, #2
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005450:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    *pdwVal++ = temp2;
 8005454:	f822 1c04 	strh.w	r1, [r2, #-4]
 8005458:	3204      	adds	r2, #4
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 800545a:	3b01      	subs	r3, #1
 800545c:	d013      	beq.n	8005486 <UserToPMABufferCopy+0x72>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 800545e:	f810 1c02 	ldrb.w	r1, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005462:	f810 4c01 	ldrb.w	r4, [r0, #-1]
 8005466:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
    *pdwVal++ = temp2;
 800546a:	f822 4c04 	strh.w	r4, [r2, #-4]
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 800546e:	7844      	ldrb	r4, [r0, #1]
 8005470:	3002      	adds	r0, #2
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8005472:	f810 1c02 	ldrb.w	r1, [r0, #-2]
 8005476:	3002      	adds	r0, #2
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8005478:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
    *pdwVal++ = temp2;
 800547c:	f822 1b04 	strh.w	r1, [r2], #4
 8005480:	3204      	adds	r2, #4
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8005482:	3b02      	subs	r3, #2
 8005484:	d1eb      	bne.n	800545e <UserToPMABufferCopy+0x4a>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8005486:	bc30      	pop	{r4, r5}
 8005488:	4770      	bx	lr
 800548a:	bf00      	nop

0800548c <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 800548c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8005490:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8005494:	3201      	adds	r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8005496:	0059      	lsls	r1, r3, #1
  for (i = n; i != 0; i--)
 8005498:	1052      	asrs	r2, r2, #1
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800549a:	b430      	push	{r4, r5}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 800549c:	d01c      	beq.n	80054d8 <PMAToUserBufferCopy+0x4c>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 800549e:	680b      	ldr	r3, [r1, #0]
 80054a0:	3a01      	subs	r2, #1
 80054a2:	f820 3b02 	strh.w	r3, [r0], #2
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 80054a6:	4613      	mov	r3, r2
 80054a8:	3002      	adds	r0, #2
 80054aa:	f002 0201 	and.w	r2, r2, #1
 80054ae:	b19b      	cbz	r3, 80054d8 <PMAToUserBufferCopy+0x4c>
 80054b0:	b132      	cbz	r2, 80054c0 <PMAToUserBufferCopy+0x34>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 80054b2:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80054b6:	f820 2c02 	strh.w	r2, [r0, #-2]
 80054ba:	3002      	adds	r0, #2
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 80054bc:	3b01      	subs	r3, #1
 80054be:	d00b      	beq.n	80054d8 <PMAToUserBufferCopy+0x4c>
 80054c0:	1d0c      	adds	r4, r1, #4
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 80054c2:	684d      	ldr	r5, [r1, #4]
 80054c4:	6889      	ldr	r1, [r1, #8]
 80054c6:	4602      	mov	r2, r0
 80054c8:	f820 5c02 	strh.w	r5, [r0, #-2]
 80054cc:	f822 1b02 	strh.w	r1, [r2], #2
 80054d0:	1c90      	adds	r0, r2, #2
 80054d2:	1d21      	adds	r1, r4, #4
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 80054d4:	3b02      	subs	r3, #2
 80054d6:	d1f3      	bne.n	80054c0 <PMAToUserBufferCopy+0x34>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 80054d8:	bc30      	pop	{r4, r5}
 80054da:	4770      	bx	lr

080054dc <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 80054dc:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80054e0:	f645 4250 	movw	r2, #23632	; 0x5c50
 80054e4:	4003      	ands	r3, r0
 80054e6:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop

080054f0 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 80054f0:	0080      	lsls	r0, r0, #2
 80054f2:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80054f6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80054fa:	6810      	ldr	r0, [r2, #0]
 80054fc:	f648 138f 	movw	r3, #35215	; 0x898f
 8005500:	4003      	ands	r3, r0
 8005502:	4319      	orrs	r1, r3
 8005504:	6011      	str	r1, [r2, #0]
 8005506:	4770      	bx	lr

08005508 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8005508:	0080      	lsls	r0, r0, #2
 800550a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800550e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
*                  wState: new state.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
 8005512:	b410      	push	{r4}
  _SetEPTxStatus(bEpNum, wState);
 8005514:	f001 0010 	and.w	r0, r1, #16
 8005518:	6814      	ldr	r4, [r2, #0]
 800551a:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 800551e:	b280      	uxth	r0, r0
 8005520:	4023      	ands	r3, r4
 8005522:	b968      	cbnz	r0, 8005540 <SetEPTxStatus+0x38>
 8005524:	b29b      	uxth	r3, r3
 8005526:	f001 0120 	and.w	r1, r1, #32
 800552a:	b288      	uxth	r0, r1
 800552c:	b108      	cbz	r0, 8005532 <SetEPTxStatus+0x2a>
 800552e:	f083 0320 	eor.w	r3, r3, #32
 8005532:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8005536:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 800553a:	6010      	str	r0, [r2, #0]
}
 800553c:	bc10      	pop	{r4}
 800553e:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8005540:	f083 0310 	eor.w	r3, r3, #16
 8005544:	e7ef      	b.n	8005526 <SetEPTxStatus+0x1e>
 8005546:	bf00      	nop

08005548 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8005548:	0080      	lsls	r0, r0, #2
 800554a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800554e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
*                  wState: new state.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
 8005552:	b410      	push	{r4}
  _SetEPRxStatus(bEpNum, wState);
 8005554:	f401 5080 	and.w	r0, r1, #4096	; 0x1000
 8005558:	6814      	ldr	r4, [r2, #0]
 800555a:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800555e:	b280      	uxth	r0, r0
 8005560:	4023      	ands	r3, r4
 8005562:	b968      	cbnz	r0, 8005580 <SetEPRxStatus+0x38>
 8005564:	b29b      	uxth	r3, r3
 8005566:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 800556a:	b288      	uxth	r0, r1
 800556c:	b108      	cbz	r0, 8005572 <SetEPRxStatus+0x2a>
 800556e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005572:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8005576:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 800557a:	6010      	str	r0, [r2, #0]
}
 800557c:	bc10      	pop	{r4}
 800557e:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8005580:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005584:	e7ef      	b.n	8005566 <SetEPRxStatus+0x1e>
 8005586:	bf00      	nop

08005588 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8005588:	0080      	lsls	r0, r0, #2
 800558a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800558e:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8005592:	6801      	ldr	r1, [r0, #0]
 8005594:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8005598:	400b      	ands	r3, r1
 800559a:	f083 0230 	eor.w	r2, r3, #48	; 0x30
 800559e:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 80055a2:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 80055a6:	6003      	str	r3, [r0, #0]
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop

080055ac <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 80055ac:	0080      	lsls	r0, r0, #2
 80055ae:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80055b2:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 80055b6:	6801      	ldr	r1, [r0, #0]
 80055b8:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 80055bc:	400b      	ands	r3, r1
 80055be:	f483 5240 	eor.w	r2, r3, #12288	; 0x3000
 80055c2:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 80055c6:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 80055ca:	6003      	str	r3, [r0, #0]
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop

080055d0 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80055d0:	0080      	lsls	r0, r0, #2
 80055d2:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80055d6:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 80055da:	6801      	ldr	r1, [r0, #0]
 80055dc:	f640 630f 	movw	r3, #3599	; 0xe0f
 80055e0:	400b      	ands	r3, r1
 80055e2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80055e6:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 80055ea:	6001      	str	r1, [r0, #0]
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop

080055f0 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80055f0:	0080      	lsls	r0, r0, #2
 80055f2:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80055f6:	f503 40b8 	add.w	r0, r3, #23552	; 0x5c00
 80055fa:	6802      	ldr	r2, [r0, #0]
 80055fc:	0451      	lsls	r1, r2, #17
 80055fe:	d508      	bpl.n	8005612 <ClearDTOG_RX+0x22>
 8005600:	6801      	ldr	r1, [r0, #0]
 8005602:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005606:	400b      	ands	r3, r1
 8005608:	f443 4240 	orr.w	r2, r3, #49152	; 0xc000
 800560c:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 8005610:	6001      	str	r1, [r0, #0]
 8005612:	4770      	bx	lr

08005614 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 8005614:	0080      	lsls	r0, r0, #2
 8005616:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 800561a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	0650      	lsls	r0, r2, #25
 8005622:	d508      	bpl.n	8005636 <ClearDTOG_TX+0x22>
 8005624:	6819      	ldr	r1, [r3, #0]
 8005626:	f640 700f 	movw	r0, #3855	; 0xf0f
 800562a:	4008      	ands	r0, r1
 800562c:	f440 4200 	orr.w	r2, r0, #32768	; 0x8000
 8005630:	f042 01c0 	orr.w	r1, r2, #192	; 0xc0
 8005634:	6019      	str	r1, [r3, #0]
 8005636:	4770      	bx	lr

08005638 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8005638:	f645 4350 	movw	r3, #23632	; 0x5c50
 800563c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	f64f 73fe 	movw	r3, #65534	; 0xfffe
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8005646:	b292      	uxth	r2, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8005648:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800564c:	f100 5200 	add.w	r2, r0, #536870912	; 0x20000000
 8005650:	f502 5040 	add.w	r0, r2, #12288	; 0x3000
 8005654:	0042      	lsls	r2, r0, #1
 8005656:	400b      	ands	r3, r1
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4770      	bx	lr

0800565c <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 800565c:	f645 4350 	movw	r3, #23632	; 0x5c50
 8005660:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	f243 0304 	movw	r3, #12292	; 0x3004
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 800566a:	b292      	uxth	r2, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 800566c:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8005670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005674:	18c3      	adds	r3, r0, r3
 8005676:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800567a:	0058      	lsls	r0, r3, #1
 800567c:	400a      	ands	r2, r1
 800567e:	6002      	str	r2, [r0, #0]
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop

08005684 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8005684:	f645 4350 	movw	r3, #23632	; 0x5c50
 8005688:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800568c:	6819      	ldr	r1, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 800568e:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8005690:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8005694:	f100 5300 	add.w	r3, r0, #536870912	; 0x20000000
 8005698:	f503 5140 	add.w	r1, r3, #12288	; 0x3000
 800569c:	004a      	lsls	r2, r1, #1
}
 800569e:	8810      	ldrh	r0, [r2, #0]
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop

080056a4 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 80056a4:	f645 4350 	movw	r3, #23632	; 0x5c50
 80056a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	f243 0104 	movw	r1, #12292	; 0x3004
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80056b2:	b293      	uxth	r3, r2
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 80056b4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80056b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80056bc:	1842      	adds	r2, r0, r1
 80056be:	0051      	lsls	r1, r2, #1
}
 80056c0:	8808      	ldrh	r0, [r1, #0]
 80056c2:	4770      	bx	lr

080056c4 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 80056c4:	f645 4350 	movw	r3, #23632	; 0x5c50
 80056c8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	f243 0302 	movw	r3, #12290	; 0x3002
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80056d2:	b292      	uxth	r2, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 80056d4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80056d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056dc:	18c3      	adds	r3, r0, r3
 80056de:	005a      	lsls	r2, r3, #1
 80056e0:	6011      	str	r1, [r2, #0]
 80056e2:	4770      	bx	lr

080056e4 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80056e4:	f645 4350 	movw	r3, #23632	; 0x5c50
 80056e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	f243 0306 	movw	r3, #12294	; 0x3006
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80056f2:	b292      	uxth	r2, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80056f4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80056f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056fc:	18c3      	adds	r3, r0, r3
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	293e      	cmp	r1, #62	; 0x3e
 8005702:	d909      	bls.n	8005718 <SetEPRxCount+0x34>
 8005704:	094a      	lsrs	r2, r1, #5
 8005706:	06c9      	lsls	r1, r1, #27
 8005708:	d101      	bne.n	800570e <SetEPRxCount+0x2a>
 800570a:	1e50      	subs	r0, r2, #1
 800570c:	b282      	uxth	r2, r0
 800570e:	0291      	lsls	r1, r2, #10
 8005710:	f441 4000 	orr.w	r0, r1, #32768	; 0x8000
 8005714:	6018      	str	r0, [r3, #0]
 8005716:	4770      	bx	lr
 8005718:	084a      	lsrs	r2, r1, #1
 800571a:	07c8      	lsls	r0, r1, #31
 800571c:	bf48      	it	mi
 800571e:	3201      	addmi	r2, #1
 8005720:	0291      	lsls	r1, r2, #10
 8005722:	6019      	str	r1, [r3, #0]
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop

08005728 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8005728:	f645 4350 	movw	r3, #23632	; 0x5c50
 800572c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	f243 0106 	movw	r1, #12294	; 0x3006
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8005736:	b293      	uxth	r3, r2
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8005738:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800573c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005740:	1842      	adds	r2, r0, r1
 8005742:	0051      	lsls	r1, r2, #1
 8005744:	680b      	ldr	r3, [r1, #0]
}
 8005746:	0598      	lsls	r0, r3, #22
 8005748:	0d80      	lsrs	r0, r0, #22
 800574a:	4770      	bx	lr

0800574c <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 800574c:	b2c3      	uxtb	r3, r0
 800574e:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8005750:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop

08005758 <USB_SIL_Init>:
* Input          : None.
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
 8005758:	b410      	push	{r4}
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 800575a:	f641 4350 	movw	r3, #7248	; 0x1c50
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800575e:	f645 4444 	movw	r4, #23620	; 0x5c44
  wInterrupt_Mask = IMR_MSK;
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8005762:	f645 4240 	movw	r2, #23616	; 0x5c40
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8005766:	f44f 413f 	mov.w	r1, #48896	; 0xbf00
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800576a:	2000      	movs	r0, #0
 800576c:	f2c4 0400 	movt	r4, #16384	; 0x4000
  wInterrupt_Mask = IMR_MSK;
 8005770:	f2c2 0300 	movt	r3, #8192	; 0x2000
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8005774:	f2c4 0200 	movt	r2, #16384	; 0x4000
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8005778:	6020      	str	r0, [r4, #0]
  wInterrupt_Mask = IMR_MSK;
 800577a:	8019      	strh	r1, [r3, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 800577c:	6011      	str	r1, [r2, #0]
  return 0;
}
 800577e:	bc10      	pop	{r4}
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop

08005784 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
 8005784:	b570      	push	{r4, r5, r6, lr}
  uint32_t DataLength = 0;

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8005786:	f245 7329 	movw	r3, #22313	; 0x5729
 800578a:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800578e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005792:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
 8005794:	460e      	mov	r6, r1
  uint32_t DataLength = 0;

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8005796:	4798      	blx	r3
  
  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8005798:	f245 61a5 	movw	r1, #22181	; 0x56a5
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
  uint32_t DataLength = 0;

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800579c:	4604      	mov	r4, r0
  
  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 800579e:	f6c0 0100 	movt	r1, #2048	; 0x800
 80057a2:	4628      	mov	r0, r5
 80057a4:	4788      	blx	r1
 80057a6:	f245 438d 	movw	r3, #21645	; 0x548d
 80057aa:	4601      	mov	r1, r0
 80057ac:	4622      	mov	r2, r4
 80057ae:	4630      	mov	r0, r6
 80057b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80057b4:	4798      	blx	r3

  /* Return the number of received data */
  return DataLength;
}
 80057b6:	4620      	mov	r0, r4
 80057b8:	bd70      	pop	{r4, r5, r6, pc}
 80057ba:	bf00      	nop

080057bc <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 80057bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057c0:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 8005970 <CTR_LP+0x1b4>
 80057c4:	b083      	sub	sp, #12
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80057c6:	f645 4b44 	movw	fp, #23620	; 0x5c44
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
 80057ca:	2300      	movs	r3, #0
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80057cc:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 8005974 <CTR_LP+0x1b8>
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 80057d0:	4d62      	ldr	r5, [pc, #392]	; (800595c <CTR_LP+0x1a0>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
 80057d2:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80057d6:	f2c4 0b00 	movt	fp, #16384	; 0x4000
 80057da:	46d0      	mov	r8, sl
 80057dc:	f8db 0000 	ldr.w	r0, [fp]
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 80057e0:	f44f 44b8 	mov.w	r4, #23552	; 0x5c00
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80057e4:	b282      	uxth	r2, r0
 80057e6:	0403      	lsls	r3, r0, #16
 80057e8:	f8aa 2000 	strh.w	r2, [sl]
 80057ec:	f140 80ab 	bpl.w	8005946 <CTR_LP+0x18a>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80057f0:	f8b8 3000 	ldrh.w	r3, [r8]
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 80057f4:	f2c4 0400 	movt	r4, #16384	; 0x4000
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80057f8:	f003 020f 	and.w	r2, r3, #15
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80057fc:	0090      	lsls	r0, r2, #2
 80057fe:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
	    SaveTState = SaveRState & EPTX_STAT;
 8005802:	4e57      	ldr	r6, [pc, #348]	; (8005960 <CTR_LP+0x1a4>)
	    SaveRState &=  EPRX_STAT;	

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8005804:	f64b 71bf 	movw	r1, #49087	; 0xbfbf
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8005808:	4f54      	ldr	r7, [pc, #336]	; (800595c <CTR_LP+0x1a0>)
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
    if (EPindex == 0)
 800580a:	4613      	mov	r3, r2
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 800580c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8005810:	f889 2000 	strb.w	r2, [r9]
    if (EPindex == 0)
 8005814:	2a00      	cmp	r2, #0
 8005816:	d133      	bne.n	8005880 <CTR_LP+0xc4>
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8005818:	6822      	ldr	r2, [r4, #0]
 800581a:	b290      	uxth	r0, r2
 800581c:	8028      	strh	r0, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 800581e:	882b      	ldrh	r3, [r5, #0]
 8005820:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8005824:	8032      	strh	r2, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 8005826:	8828      	ldrh	r0, [r5, #0]
 8005828:	f400 5340 	and.w	r3, r0, #12288	; 0x3000
 800582c:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 800582e:	6822      	ldr	r2, [r4, #0]
 8005830:	4011      	ands	r1, r2
 8005832:	f481 5100 	eor.w	r1, r1, #8192	; 0x2000
 8005836:	f081 0020 	eor.w	r0, r1, #32
 800583a:	f440 4300 	orr.w	r3, r0, #32768	; 0x8000
 800583e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005842:	6022      	str	r2, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8005844:	f8b8 1000 	ldrh.w	r1, [r8]
 8005848:	f001 0010 	and.w	r0, r1, #16
 800584c:	b283      	uxth	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d049      	beq.n	80058e6 <CTR_LP+0x12a>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8005852:	6822      	ldr	r2, [r4, #0]
 8005854:	b291      	uxth	r1, r2
 8005856:	f8ad 1006 	strh.w	r1, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 800585a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 800585e:	f400 6300 	and.w	r3, r0, #2048	; 0x800
 8005862:	b29a      	uxth	r2, r3
 8005864:	2a00      	cmp	r2, #0
 8005866:	d171      	bne.n	800594c <CTR_LP+0x190>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 8005868:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800586c:	b208      	sxth	r0, r1
 800586e:	2800      	cmp	r0, #0
 8005870:	dab4      	bge.n	80057dc <CTR_LP+0x20>
        {
          _ClearEP_CTR_RX(ENDP0);
 8005872:	6822      	ldr	r2, [r4, #0]
 8005874:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005878:	4013      	ands	r3, r2
 800587a:	6023      	str	r3, [r4, #0]
          Out0_Process();
 800587c:	4939      	ldr	r1, [pc, #228]	; (8005964 <CTR_LP+0x1a8>)
 800587e:	e038      	b.n	80058f2 <CTR_LP+0x136>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8005880:	6804      	ldr	r4, [r0, #0]
 8005882:	b2a1      	uxth	r1, r4
 8005884:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8005888:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800588c:	b214      	sxth	r4, r2
 800588e:	2c00      	cmp	r4, #0
 8005890:	db1b      	blt.n	80058ca <CTR_LP+0x10e>
        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8005892:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8005896:	f001 0280 	and.w	r2, r1, #128	; 0x80
 800589a:	b293      	uxth	r3, r2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d09d      	beq.n	80057dc <CTR_LP+0x20>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80058a0:	f899 4000 	ldrb.w	r4, [r9]
 80058a4:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80058a8:	00a0      	lsls	r0, r4, #2
 80058aa:	f100 4180 	add.w	r1, r0, #1073741824	; 0x40000000
 80058ae:	f501 42b8 	add.w	r2, r1, #23552	; 0x5c00
 80058b2:	6810      	ldr	r0, [r2, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80058b4:	3c01      	subs	r4, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80058b6:	4003      	ands	r3, r0
 80058b8:	6013      	str	r3, [r2, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80058ba:	f240 031c 	movw	r3, #28
 80058be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058c2:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 80058c6:	4788      	blx	r1
 80058c8:	e788      	b.n	80057dc <CTR_LP+0x20>
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 80058ca:	6801      	ldr	r1, [r0, #0]
 80058cc:	f640 728f 	movw	r2, #3983	; 0xf8f
 80058d0:	400a      	ands	r2, r1
 80058d2:	6002      	str	r2, [r0, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80058d4:	f240 0038 	movw	r0, #56	; 0x38
 80058d8:	3b01      	subs	r3, #1
 80058da:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80058de:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80058e2:	47a0      	blx	r4
 80058e4:	e7d5      	b.n	8005892 <CTR_LP+0xd6>
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */

        _ClearEP_CTR_TX(ENDP0);
 80058e6:	6821      	ldr	r1, [r4, #0]
 80058e8:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80058ec:	400b      	ands	r3, r1
        In0_Process();
 80058ee:	491e      	ldr	r1, [pc, #120]	; (8005968 <CTR_LP+0x1ac>)
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */

        _ClearEP_CTR_TX(ENDP0);
 80058f0:	6023      	str	r3, [r4, #0]
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
 80058f2:	4788      	blx	r1
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80058f4:	6820      	ldr	r0, [r4, #0]
 80058f6:	883a      	ldrh	r2, [r7, #0]
 80058f8:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80058fc:	f402 5180 	and.w	r1, r2, #4096	; 0x1000
 8005900:	b28a      	uxth	r2, r1
 8005902:	4003      	ands	r3, r0
 8005904:	b10a      	cbz	r2, 800590a <CTR_LP+0x14e>
 8005906:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800590a:	8838      	ldrh	r0, [r7, #0]
 800590c:	f400 5100 	and.w	r1, r0, #8192	; 0x2000
 8005910:	b28a      	uxth	r2, r1
 8005912:	b10a      	cbz	r2, 8005918 <CTR_LP+0x15c>
 8005914:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005918:	8830      	ldrh	r0, [r6, #0]
 800591a:	f000 0110 	and.w	r1, r0, #16
 800591e:	b28a      	uxth	r2, r1
 8005920:	b10a      	cbz	r2, 8005926 <CTR_LP+0x16a>
 8005922:	f083 0310 	eor.w	r3, r3, #16
 8005926:	8830      	ldrh	r0, [r6, #0]
 8005928:	f000 0120 	and.w	r1, r0, #32
 800592c:	b28a      	uxth	r2, r1
 800592e:	b10a      	cbz	r2, 8005934 <CTR_LP+0x178>
 8005930:	f083 0320 	eor.w	r3, r3, #32
 8005934:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8005938:	f44f 41b8 	mov.w	r1, #23552	; 0x5c00
 800593c:	f040 0280 	orr.w	r2, r0, #128	; 0x80
 8005940:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8005944:	600a      	str	r2, [r1, #0]
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8005946:	b003      	add	sp, #12
 8005948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

        wEPVal = _GetENDPOINT(ENDP0);
        
        if ((wEPVal &EP_SETUP) != 0)
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 800594c:	6820      	ldr	r0, [r4, #0]
 800594e:	f640 728f 	movw	r2, #3983	; 0xf8f
 8005952:	4002      	ands	r2, r0
 8005954:	6022      	str	r2, [r4, #0]
          Setup0_Process();
 8005956:	4905      	ldr	r1, [pc, #20]	; (800596c <CTR_LP+0x1b0>)
 8005958:	e7cb      	b.n	80058f2 <CTR_LP+0x136>
 800595a:	bf00      	nop
 800595c:	20001c52 	.word	0x20001c52
 8005960:	20001c54 	.word	0x20001c54
 8005964:	08004e41 	.word	0x08004e41
 8005968:	08005361 	.word	0x08005361
 800596c:	08004f31 	.word	0x08004f31
 8005970:	200013f4 	.word	0x200013f4
 8005974:	20001c28 	.word	0x20001c28

08005978 <__errno>:
 8005978:	f240 5310 	movw	r3, #1296	; 0x510
 800597c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	4770      	bx	lr

08005984 <sscanf>:
 8005984:	b40e      	push	{r1, r2, r3}
 8005986:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005988:	b09c      	sub	sp, #112	; 0x70
 800598a:	ac21      	add	r4, sp, #132	; 0x84
 800598c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8005990:	f854 6b04 	ldr.w	r6, [r4], #4
 8005994:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005998:	9002      	str	r0, [sp, #8]
 800599a:	9006      	str	r0, [sp, #24]
 800599c:	f000 f910 	bl	8005bc0 <strlen>
 80059a0:	4607      	mov	r7, r0
 80059a2:	f240 5010 	movw	r0, #1296	; 0x510
 80059a6:	2500      	movs	r5, #0
 80059a8:	4632      	mov	r2, r6
 80059aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059ae:	f645 16e1 	movw	r6, #23009	; 0x59e1
 80059b2:	f6c0 0600 	movt	r6, #2048	; 0x800
 80059b6:	950e      	str	r5, [sp, #56]	; 0x38
 80059b8:	9513      	str	r5, [sp, #76]	; 0x4c
 80059ba:	a902      	add	r1, sp, #8
 80059bc:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80059c0:	4623      	mov	r3, r4
 80059c2:	6800      	ldr	r0, [r0, #0]
 80059c4:	9703      	str	r7, [sp, #12]
 80059c6:	9707      	str	r7, [sp, #28]
 80059c8:	960a      	str	r6, [sp, #40]	; 0x28
 80059ca:	f8ad 5016 	strh.w	r5, [sp, #22]
 80059ce:	9401      	str	r4, [sp, #4]
 80059d0:	f000 f9f0 	bl	8005db4 <__ssvfscanf_r>
 80059d4:	b01c      	add	sp, #112	; 0x70
 80059d6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80059da:	b003      	add	sp, #12
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop

080059e0 <__seofread>:
 80059e0:	2000      	movs	r0, #0
 80059e2:	4770      	bx	lr

080059e4 <strcmp>:
 80059e4:	ea80 0201 	eor.w	r2, r0, r1
 80059e8:	f012 0f03 	tst.w	r2, #3
 80059ec:	f040 803a 	bne.w	8005a64 <strcmp_unaligned>
 80059f0:	f010 0203 	ands.w	r2, r0, #3
 80059f4:	f020 0003 	bic.w	r0, r0, #3
 80059f8:	f021 0103 	bic.w	r1, r1, #3
 80059fc:	f850 cb04 	ldr.w	ip, [r0], #4
 8005a00:	bf08      	it	eq
 8005a02:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005a06:	d00d      	beq.n	8005a24 <strcmp+0x40>
 8005a08:	f082 0203 	eor.w	r2, r2, #3
 8005a0c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005a10:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8005a14:	fa23 f202 	lsr.w	r2, r3, r2
 8005a18:	f851 3b04 	ldr.w	r3, [r1], #4
 8005a1c:	ea4c 0c02 	orr.w	ip, ip, r2
 8005a20:	ea43 0302 	orr.w	r3, r3, r2
 8005a24:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8005a28:	459c      	cmp	ip, r3
 8005a2a:	bf01      	itttt	eq
 8005a2c:	ea22 020c 	biceq.w	r2, r2, ip
 8005a30:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8005a34:	f850 cb04 	ldreq.w	ip, [r0], #4
 8005a38:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005a3c:	d0f2      	beq.n	8005a24 <strcmp+0x40>
 8005a3e:	ea4f 600c 	mov.w	r0, ip, lsl #24
 8005a42:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8005a46:	2801      	cmp	r0, #1
 8005a48:	bf28      	it	cs
 8005a4a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8005a4e:	bf08      	it	eq
 8005a50:	0a1b      	lsreq	r3, r3, #8
 8005a52:	d0f4      	beq.n	8005a3e <strcmp+0x5a>
 8005a54:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8005a58:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8005a5c:	eba0 0003 	sub.w	r0, r0, r3
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop

08005a64 <strcmp_unaligned>:
 8005a64:	f010 0f03 	tst.w	r0, #3
 8005a68:	d00a      	beq.n	8005a80 <strcmp_unaligned+0x1c>
 8005a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a72:	2a01      	cmp	r2, #1
 8005a74:	bf28      	it	cs
 8005a76:	429a      	cmpcs	r2, r3
 8005a78:	d0f4      	beq.n	8005a64 <strcmp_unaligned>
 8005a7a:	eba2 0003 	sub.w	r0, r2, r3
 8005a7e:	4770      	bx	lr
 8005a80:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8005a84:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8005a88:	f04f 0201 	mov.w	r2, #1
 8005a8c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8005a90:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8005a94:	f001 0c03 	and.w	ip, r1, #3
 8005a98:	f021 0103 	bic.w	r1, r1, #3
 8005a9c:	f850 4b04 	ldr.w	r4, [r0], #4
 8005aa0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005aa4:	f1bc 0f02 	cmp.w	ip, #2
 8005aa8:	d026      	beq.n	8005af8 <strcmp_unaligned+0x94>
 8005aaa:	d84b      	bhi.n	8005b44 <strcmp_unaligned+0xe0>
 8005aac:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8005ab0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8005ab4:	eba4 0302 	sub.w	r3, r4, r2
 8005ab8:	ea23 0304 	bic.w	r3, r3, r4
 8005abc:	d10d      	bne.n	8005ada <strcmp_unaligned+0x76>
 8005abe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8005ac2:	bf08      	it	eq
 8005ac4:	f851 5b04 	ldreq.w	r5, [r1], #4
 8005ac8:	d10a      	bne.n	8005ae0 <strcmp_unaligned+0x7c>
 8005aca:	ea8c 0c04 	eor.w	ip, ip, r4
 8005ace:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8005ad2:	d10c      	bne.n	8005aee <strcmp_unaligned+0x8a>
 8005ad4:	f850 4b04 	ldr.w	r4, [r0], #4
 8005ad8:	e7e8      	b.n	8005aac <strcmp_unaligned+0x48>
 8005ada:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8005ade:	e05c      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005ae0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8005ae4:	d152      	bne.n	8005b8c <strcmp_unaligned+0x128>
 8005ae6:	780d      	ldrb	r5, [r1, #0]
 8005ae8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8005aec:	e055      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005aee:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8005af2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8005af6:	e050      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005af8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8005afc:	eba4 0302 	sub.w	r3, r4, r2
 8005b00:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005b04:	ea23 0304 	bic.w	r3, r3, r4
 8005b08:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8005b0c:	d117      	bne.n	8005b3e <strcmp_unaligned+0xda>
 8005b0e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8005b12:	bf08      	it	eq
 8005b14:	f851 5b04 	ldreq.w	r5, [r1], #4
 8005b18:	d107      	bne.n	8005b2a <strcmp_unaligned+0xc6>
 8005b1a:	ea8c 0c04 	eor.w	ip, ip, r4
 8005b1e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8005b22:	d108      	bne.n	8005b36 <strcmp_unaligned+0xd2>
 8005b24:	f850 4b04 	ldr.w	r4, [r0], #4
 8005b28:	e7e6      	b.n	8005af8 <strcmp_unaligned+0x94>
 8005b2a:	041b      	lsls	r3, r3, #16
 8005b2c:	d12e      	bne.n	8005b8c <strcmp_unaligned+0x128>
 8005b2e:	880d      	ldrh	r5, [r1, #0]
 8005b30:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005b34:	e031      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005b36:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8005b3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005b3e:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8005b42:	e02a      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005b44:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8005b48:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8005b4c:	eba4 0302 	sub.w	r3, r4, r2
 8005b50:	ea23 0304 	bic.w	r3, r3, r4
 8005b54:	d10d      	bne.n	8005b72 <strcmp_unaligned+0x10e>
 8005b56:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8005b5a:	bf08      	it	eq
 8005b5c:	f851 5b04 	ldreq.w	r5, [r1], #4
 8005b60:	d10a      	bne.n	8005b78 <strcmp_unaligned+0x114>
 8005b62:	ea8c 0c04 	eor.w	ip, ip, r4
 8005b66:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8005b6a:	d10a      	bne.n	8005b82 <strcmp_unaligned+0x11e>
 8005b6c:	f850 4b04 	ldr.w	r4, [r0], #4
 8005b70:	e7e8      	b.n	8005b44 <strcmp_unaligned+0xe0>
 8005b72:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8005b76:	e010      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005b78:	f014 0fff 	tst.w	r4, #255	; 0xff
 8005b7c:	d006      	beq.n	8005b8c <strcmp_unaligned+0x128>
 8005b7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b82:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8005b86:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8005b8a:	e006      	b.n	8005b9a <strcmp_unaligned+0x136>
 8005b8c:	f04f 0000 	mov.w	r0, #0
 8005b90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b94:	f85d 5b04 	ldr.w	r5, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8005b9e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8005ba2:	2801      	cmp	r0, #1
 8005ba4:	bf28      	it	cs
 8005ba6:	4290      	cmpcs	r0, r2
 8005ba8:	bf04      	itt	eq
 8005baa:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8005bae:	0a2d      	lsreq	r5, r5, #8
 8005bb0:	d0f3      	beq.n	8005b9a <strcmp_unaligned+0x136>
 8005bb2:	eba2 0000 	sub.w	r0, r2, r0
 8005bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bba:	f85d 5b04 	ldr.w	r5, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <strlen>:
 8005bc0:	f020 0103 	bic.w	r1, r0, #3
 8005bc4:	f010 0003 	ands.w	r0, r0, #3
 8005bc8:	f1c0 0000 	rsb	r0, r0, #0
 8005bcc:	f851 3b04 	ldr.w	r3, [r1], #4
 8005bd0:	f100 0c04 	add.w	ip, r0, #4
 8005bd4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8005bd8:	f06f 0200 	mvn.w	r2, #0
 8005bdc:	bf1c      	itt	ne
 8005bde:	fa22 f20c 	lsrne.w	r2, r2, ip
 8005be2:	4313      	orrne	r3, r2
 8005be4:	f04f 0c01 	mov.w	ip, #1
 8005be8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8005bec:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8005bf0:	eba3 020c 	sub.w	r2, r3, ip
 8005bf4:	ea22 0203 	bic.w	r2, r2, r3
 8005bf8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8005bfc:	bf04      	itt	eq
 8005bfe:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005c02:	3004      	addeq	r0, #4
 8005c04:	d0f4      	beq.n	8005bf0 <strlen+0x30>
 8005c06:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005c0a:	bf1f      	itttt	ne
 8005c0c:	3001      	addne	r0, #1
 8005c0e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8005c12:	3001      	addne	r0, #1
 8005c14:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8005c18:	bf18      	it	ne
 8005c1a:	3001      	addne	r0, #1
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop

08005c20 <strncmp>:
 8005c20:	b4f0      	push	{r4, r5, r6, r7}
 8005c22:	2a00      	cmp	r2, #0
 8005c24:	f000 8083 	beq.w	8005d2e <strncmp+0x10e>
 8005c28:	ea41 0300 	orr.w	r3, r1, r0
 8005c2c:	f013 0503 	ands.w	r5, r3, #3
 8005c30:	d02e      	beq.n	8005c90 <strncmp+0x70>
 8005c32:	1e55      	subs	r5, r2, #1
 8005c34:	7803      	ldrb	r3, [r0, #0]
 8005c36:	780a      	ldrb	r2, [r1, #0]
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d126      	bne.n	8005c8a <strncmp+0x6a>
 8005c3c:	2d00      	cmp	r5, #0
 8005c3e:	d07a      	beq.n	8005d36 <strncmp+0x116>
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d07a      	beq.n	8005d3a <strncmp+0x11a>
 8005c44:	3501      	adds	r5, #1
 8005c46:	1c8c      	adds	r4, r1, #2
 8005c48:	194d      	adds	r5, r1, r5
 8005c4a:	1b2b      	subs	r3, r5, r4
 8005c4c:	07db      	lsls	r3, r3, #31
 8005c4e:	d516      	bpl.n	8005c7e <strncmp+0x5e>
 8005c50:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8005c54:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d116      	bne.n	8005c8a <strncmp+0x6a>
 8005c5c:	1ccc      	adds	r4, r1, #3
 8005c5e:	b973      	cbnz	r3, 8005c7e <strncmp+0x5e>
 8005c60:	e036      	b.n	8005cd0 <strncmp+0xb0>
 8005c62:	42ac      	cmp	r4, r5
 8005c64:	d034      	beq.n	8005cd0 <strncmp+0xb0>
 8005c66:	3401      	adds	r4, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d031      	beq.n	8005cd0 <strncmp+0xb0>
 8005c6c:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8005c70:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8005c74:	3401      	adds	r4, #1
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d107      	bne.n	8005c8a <strncmp+0x6a>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d028      	beq.n	8005cd0 <strncmp+0xb0>
 8005c7e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8005c82:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d0eb      	beq.n	8005c62 <strncmp+0x42>
 8005c8a:	1a98      	subs	r0, r3, r2
 8005c8c:	bcf0      	pop	{r4, r5, r6, r7}
 8005c8e:	4770      	bx	lr
 8005c90:	2a03      	cmp	r2, #3
 8005c92:	d9ce      	bls.n	8005c32 <strncmp+0x12>
 8005c94:	6804      	ldr	r4, [r0, #0]
 8005c96:	680b      	ldr	r3, [r1, #0]
 8005c98:	429c      	cmp	r4, r3
 8005c9a:	d1ca      	bne.n	8005c32 <strncmp+0x12>
 8005c9c:	1f13      	subs	r3, r2, #4
 8005c9e:	d04c      	beq.n	8005d3a <strncmp+0x11a>
 8005ca0:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8005ca4:	ea22 0404 	bic.w	r4, r2, r4
 8005ca8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8005cac:	d143      	bne.n	8005d36 <strncmp+0x116>
 8005cae:	075a      	lsls	r2, r3, #29
 8005cb0:	d52f      	bpl.n	8005d12 <strncmp+0xf2>
 8005cb2:	6842      	ldr	r2, [r0, #4]
 8005cb4:	684c      	ldr	r4, [r1, #4]
 8005cb6:	3004      	adds	r0, #4
 8005cb8:	3104      	adds	r1, #4
 8005cba:	42a2      	cmp	r2, r4
 8005cbc:	d139      	bne.n	8005d32 <strncmp+0x112>
 8005cbe:	3b04      	subs	r3, #4
 8005cc0:	d006      	beq.n	8005cd0 <strncmp+0xb0>
 8005cc2:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8005cc6:	ea24 0202 	bic.w	r2, r4, r2
 8005cca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8005cce:	d020      	beq.n	8005d12 <strncmp+0xf2>
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	e7db      	b.n	8005c8c <strncmp+0x6c>
 8005cd4:	6872      	ldr	r2, [r6, #4]
 8005cd6:	6864      	ldr	r4, [r4, #4]
 8005cd8:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8005cdc:	42a2      	cmp	r2, r4
 8005cde:	ea25 0502 	bic.w	r5, r5, r2
 8005ce2:	d126      	bne.n	8005d32 <strncmp+0x112>
 8005ce4:	3b04      	subs	r3, #4
 8005ce6:	f100 0004 	add.w	r0, r0, #4
 8005cea:	f101 0104 	add.w	r1, r1, #4
 8005cee:	d0ef      	beq.n	8005cd0 <strncmp+0xb0>
 8005cf0:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8005cf4:	d1ec      	bne.n	8005cd0 <strncmp+0xb0>
 8005cf6:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8005cfa:	687c      	ldr	r4, [r7, #4]
 8005cfc:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8005d00:	42a2      	cmp	r2, r4
 8005d02:	ea25 0502 	bic.w	r5, r5, r2
 8005d06:	d114      	bne.n	8005d32 <strncmp+0x112>
 8005d08:	3b04      	subs	r3, #4
 8005d0a:	d0e1      	beq.n	8005cd0 <strncmp+0xb0>
 8005d0c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8005d10:	d1de      	bne.n	8005cd0 <strncmp+0xb0>
 8005d12:	460c      	mov	r4, r1
 8005d14:	4606      	mov	r6, r0
 8005d16:	3104      	adds	r1, #4
 8005d18:	3004      	adds	r0, #4
 8005d1a:	2b03      	cmp	r3, #3
 8005d1c:	4684      	mov	ip, r0
 8005d1e:	460f      	mov	r7, r1
 8005d20:	d8d8      	bhi.n	8005cd4 <strncmp+0xb4>
 8005d22:	1e5d      	subs	r5, r3, #1
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d185      	bne.n	8005c34 <strncmp+0x14>
 8005d28:	7933      	ldrb	r3, [r6, #4]
 8005d2a:	7922      	ldrb	r2, [r4, #4]
 8005d2c:	e7ad      	b.n	8005c8a <strncmp+0x6a>
 8005d2e:	4610      	mov	r0, r2
 8005d30:	e7ac      	b.n	8005c8c <strncmp+0x6c>
 8005d32:	1e5d      	subs	r5, r3, #1
 8005d34:	e77e      	b.n	8005c34 <strncmp+0x14>
 8005d36:	4628      	mov	r0, r5
 8005d38:	e7a8      	b.n	8005c8c <strncmp+0x6c>
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	e7a6      	b.n	8005c8c <strncmp+0x6c>
 8005d3e:	bf00      	nop

08005d40 <strtok>:
 8005d40:	f240 5310 	movw	r3, #1296	; 0x510
 8005d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	325c      	adds	r2, #92	; 0x5c
 8005d4e:	f000 b801 	b.w	8005d54 <__strtok_r>
 8005d52:	bf00      	nop

08005d54 <__strtok_r>:
 8005d54:	b4f0      	push	{r4, r5, r6, r7}
 8005d56:	2800      	cmp	r0, #0
 8005d58:	d025      	beq.n	8005da6 <__strtok_r+0x52>
 8005d5a:	4607      	mov	r7, r0
 8005d5c:	4638      	mov	r0, r7
 8005d5e:	783e      	ldrb	r6, [r7, #0]
 8005d60:	460d      	mov	r5, r1
 8005d62:	3701      	adds	r7, #1
 8005d64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d68:	b13c      	cbz	r4, 8005d7a <__strtok_r+0x26>
 8005d6a:	42a6      	cmp	r6, r4
 8005d6c:	d1fa      	bne.n	8005d64 <__strtok_r+0x10>
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1f4      	bne.n	8005d5c <__strtok_r+0x8>
 8005d72:	6017      	str	r7, [r2, #0]
 8005d74:	f807 3c01 	strb.w	r3, [r7, #-1]
 8005d78:	e011      	b.n	8005d9e <__strtok_r+0x4a>
 8005d7a:	b1c6      	cbz	r6, 8005dae <__strtok_r+0x5a>
 8005d7c:	463d      	mov	r5, r7
 8005d7e:	e000      	b.n	8005d82 <__strtok_r+0x2e>
 8005d80:	b91b      	cbnz	r3, 8005d8a <__strtok_r+0x36>
 8005d82:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005d86:	460c      	mov	r4, r1
 8005d88:	4628      	mov	r0, r5
 8005d8a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005d8e:	429e      	cmp	r6, r3
 8005d90:	d1f6      	bne.n	8005d80 <__strtok_r+0x2c>
 8005d92:	b136      	cbz	r6, 8005da2 <__strtok_r+0x4e>
 8005d94:	2100      	movs	r1, #0
 8005d96:	f805 1c01 	strb.w	r1, [r5, #-1]
 8005d9a:	6010      	str	r0, [r2, #0]
 8005d9c:	1e78      	subs	r0, r7, #1
 8005d9e:	bcf0      	pop	{r4, r5, r6, r7}
 8005da0:	4770      	bx	lr
 8005da2:	4630      	mov	r0, r6
 8005da4:	e7f9      	b.n	8005d9a <__strtok_r+0x46>
 8005da6:	6810      	ldr	r0, [r2, #0]
 8005da8:	2800      	cmp	r0, #0
 8005daa:	d1d6      	bne.n	8005d5a <__strtok_r+0x6>
 8005dac:	e7f7      	b.n	8005d9e <__strtok_r+0x4a>
 8005dae:	6016      	str	r6, [r2, #0]
 8005db0:	4630      	mov	r0, r6
 8005db2:	e7f4      	b.n	8005d9e <__strtok_r+0x4a>

08005db4 <__ssvfscanf_r>:
 8005db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db8:	468b      	mov	fp, r1
 8005dba:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	4615      	mov	r5, r2
 8005dc2:	9305      	str	r3, [sp, #20]
 8005dc4:	f001 f8d2 	bl	8006f6c <__sfp_lock_acquire>
 8005dc8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005dcc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005dd0:	b210      	sxth	r0, r2
 8005dd2:	b948      	cbnz	r0, 8005de8 <__ssvfscanf_r+0x34>
 8005dd4:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
 8005dd8:	f443 5600 	orr.w	r6, r3, #8192	; 0x2000
 8005ddc:	f421 5700 	bic.w	r7, r1, #8192	; 0x2000
 8005de0:	f8ab 600c 	strh.w	r6, [fp, #12]
 8005de4:	f8cb 7064 	str.w	r7, [fp, #100]	; 0x64
 8005de8:	462a      	mov	r2, r5
 8005dea:	4616      	mov	r6, r2
 8005dec:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005df0:	2700      	movs	r7, #0
 8005df2:	9707      	str	r7, [sp, #28]
 8005df4:	970b      	str	r7, [sp, #44]	; 0x2c
 8005df6:	46b9      	mov	r9, r7
 8005df8:	9709      	str	r7, [sp, #36]	; 0x24
 8005dfa:	f8df a47c 	ldr.w	sl, [pc, #1148]	; 8006278 <__ssvfscanf_r+0x4c4>
 8005dfe:	9311      	str	r3, [sp, #68]	; 0x44
 8005e00:	b37b      	cbz	r3, 8005e62 <__ssvfscanf_r+0xae>
 8005e02:	f8da 0000 	ldr.w	r0, [sl]
 8005e06:	18c1      	adds	r1, r0, r3
 8005e08:	7849      	ldrb	r1, [r1, #1]
 8005e0a:	f001 0108 	and.w	r1, r1, #8
 8005e0e:	b2c9      	uxtb	r1, r1
 8005e10:	2900      	cmp	r1, #0
 8005e12:	d02d      	beq.n	8005e70 <__ssvfscanf_r+0xbc>
 8005e14:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005e18:	e014      	b.n	8005e44 <__ssvfscanf_r+0x90>
 8005e1a:	f8db 0000 	ldr.w	r0, [fp]
 8005e1e:	f8da 2000 	ldr.w	r2, [sl]
 8005e22:	7801      	ldrb	r1, [r0, #0]
 8005e24:	1c43      	adds	r3, r0, #1
 8005e26:	1850      	adds	r0, r2, r1
 8005e28:	7842      	ldrb	r2, [r0, #1]
 8005e2a:	f002 0108 	and.w	r1, r2, #8
 8005e2e:	b2c8      	uxtb	r0, r1
 8005e30:	b180      	cbz	r0, 8005e54 <__ssvfscanf_r+0xa0>
 8005e32:	f8db 2004 	ldr.w	r2, [fp, #4]
 8005e36:	f109 0901 	add.w	r9, r9, #1
 8005e3a:	1e51      	subs	r1, r2, #1
 8005e3c:	f8cb 1004 	str.w	r1, [fp, #4]
 8005e40:	f8cb 3000 	str.w	r3, [fp]
 8005e44:	2900      	cmp	r1, #0
 8005e46:	dce8      	bgt.n	8005e1a <__ssvfscanf_r+0x66>
 8005e48:	4620      	mov	r0, r4
 8005e4a:	4659      	mov	r1, fp
 8005e4c:	f002 ff8c 	bl	8008d68 <__ssrefill_r>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d0e2      	beq.n	8005e1a <__ssvfscanf_r+0x66>
 8005e54:	4632      	mov	r2, r6
 8005e56:	4616      	mov	r6, r2
 8005e58:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005e5c:	9311      	str	r3, [sp, #68]	; 0x44
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1cf      	bne.n	8005e02 <__ssvfscanf_r+0x4e>
 8005e62:	f001 f885 	bl	8006f70 <__sfp_lock_release>
 8005e66:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e68:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
 8005e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e70:	2b25      	cmp	r3, #37	; 0x25
 8005e72:	d017      	beq.n	8005ea4 <__ssvfscanf_r+0xf0>
 8005e74:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005e78:	2900      	cmp	r1, #0
 8005e7a:	f340 8095 	ble.w	8005fa8 <__ssvfscanf_r+0x1f4>
 8005e7e:	f8db 3000 	ldr.w	r3, [fp]
 8005e82:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005e86:	781a      	ldrb	r2, [r3, #0]
 8005e88:	4282      	cmp	r2, r0
 8005e8a:	d1ea      	bne.n	8005e62 <__ssvfscanf_r+0xae>
 8005e8c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005e90:	3301      	adds	r3, #1
 8005e92:	1e48      	subs	r0, r1, #1
 8005e94:	f8cb 0004 	str.w	r0, [fp, #4]
 8005e98:	f8cb 3000 	str.w	r3, [fp]
 8005e9c:	f109 0901 	add.w	r9, r9, #1
 8005ea0:	4632      	mov	r2, r6
 8005ea2:	e7d8      	b.n	8005e56 <__ssvfscanf_r+0xa2>
 8005ea4:	7853      	ldrb	r3, [r2, #1]
 8005ea6:	4688      	mov	r8, r1
 8005ea8:	460d      	mov	r5, r1
 8005eaa:	1c72      	adds	r2, r6, #1
 8005eac:	2b78      	cmp	r3, #120	; 0x78
 8005eae:	f200 8416 	bhi.w	80066de <__ssvfscanf_r+0x92a>
 8005eb2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005eb6:	042e      	.short	0x042e
 8005eb8:	04140414 	.word	0x04140414
 8005ebc:	04140414 	.word	0x04140414
 8005ec0:	04140414 	.word	0x04140414
 8005ec4:	04140414 	.word	0x04140414
 8005ec8:	04140414 	.word	0x04140414
 8005ecc:	04140414 	.word	0x04140414
 8005ed0:	04140414 	.word	0x04140414
 8005ed4:	04140414 	.word	0x04140414
 8005ed8:	04140414 	.word	0x04140414
 8005edc:	04140414 	.word	0x04140414
 8005ee0:	04140414 	.word	0x04140414
 8005ee4:	04140414 	.word	0x04140414
 8005ee8:	04140414 	.word	0x04140414
 8005eec:	04140414 	.word	0x04140414
 8005ef0:	04140414 	.word	0x04140414
 8005ef4:	04140414 	.word	0x04140414
 8005ef8:	04140414 	.word	0x04140414
 8005efc:	04140414 	.word	0x04140414
 8005f00:	04140496 	.word	0x04140496
 8005f04:	04140414 	.word	0x04140414
 8005f08:	049a0414 	.word	0x049a0414
 8005f0c:	04140414 	.word	0x04140414
 8005f10:	04140414 	.word	0x04140414
 8005f14:	04350414 	.word	0x04350414
 8005f18:	04350435 	.word	0x04350435
 8005f1c:	04350435 	.word	0x04350435
 8005f20:	04350435 	.word	0x04350435
 8005f24:	04350435 	.word	0x04350435
 8005f28:	04140435 	.word	0x04140435
 8005f2c:	04140414 	.word	0x04140414
 8005f30:	04140414 	.word	0x04140414
 8005f34:	04140414 	.word	0x04140414
 8005f38:	04140414 	.word	0x04140414
 8005f3c:	043f0414 	.word	0x043f0414
 8005f40:	04140443 	.word	0x04140443
 8005f44:	04140443 	.word	0x04140443
 8005f48:	04140414 	.word	0x04140414
 8005f4c:	04460414 	.word	0x04460414
 8005f50:	04140414 	.word	0x04140414
 8005f54:	0414044c 	.word	0x0414044c
 8005f58:	04140414 	.word	0x04140414
 8005f5c:	04140414 	.word	0x04140414
 8005f60:	04140414 	.word	0x04140414
 8005f64:	04550414 	.word	0x04550414
 8005f68:	04140414 	.word	0x04140414
 8005f6c:	0414045e 	.word	0x0414045e
 8005f70:	04140414 	.word	0x04140414
 8005f74:	04140414 	.word	0x04140414
 8005f78:	04140414 	.word	0x04140414
 8005f7c:	046d0468 	.word	0x046d0468
 8005f80:	04430443 	.word	0x04430443
 8005f84:	046f0443 	.word	0x046f0443
 8005f88:	04140475 	.word	0x04140475
 8005f8c:	047c0414 	.word	0x047c0414
 8005f90:	04850414 	.word	0x04850414
 8005f94:	04a004a8 	.word	0x04a004a8
 8005f98:	04140414 	.word	0x04140414
 8005f9c:	041404a4 	.word	0x041404a4
 8005fa0:	04140090 	.word	0x04140090
 8005fa4:	04550414 	.word	0x04550414
 8005fa8:	4620      	mov	r0, r4
 8005faa:	4659      	mov	r1, fp
 8005fac:	f002 fedc 	bl	8008d68 <__ssrefill_r>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	f43f af64 	beq.w	8005e7e <__ssvfscanf_r+0xca>
 8005fb6:	f000 ffdb 	bl	8006f70 <__sfp_lock_release>
 8005fba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005fbc:	b13f      	cbz	r7, 8005fce <__ssvfscanf_r+0x21a>
 8005fbe:	f8bb 200c 	ldrh.w	r2, [fp, #12]
 8005fc2:	f002 0140 	and.w	r1, r2, #64	; 0x40
 8005fc6:	b20b      	sxth	r3, r1
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f43f af4c 	beq.w	8005e66 <__ssvfscanf_r+0xb2>
 8005fce:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005fd2:	9509      	str	r5, [sp, #36]	; 0x24
 8005fd4:	e747      	b.n	8005e66 <__ssvfscanf_r+0xb2>
 8005fd6:	4fa7      	ldr	r7, [pc, #668]	; (8006274 <__ssvfscanf_r+0x4c0>)
 8005fd8:	200a      	movs	r0, #10
 8005fda:	9208      	str	r2, [sp, #32]
 8005fdc:	9707      	str	r7, [sp, #28]
 8005fde:	900b      	str	r0, [sp, #44]	; 0x2c
 8005fe0:	2603      	movs	r6, #3
 8005fe2:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005fe6:	2900      	cmp	r1, #0
 8005fe8:	f340 838b 	ble.w	8006702 <__ssvfscanf_r+0x94e>
 8005fec:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005ff0:	d00f      	beq.n	8006012 <__ssvfscanf_r+0x25e>
 8005ff2:	3e01      	subs	r6, #1
 8005ff4:	2e03      	cmp	r6, #3
 8005ff6:	f200 8119 	bhi.w	800622c <__ssvfscanf_r+0x478>
 8005ffa:	e8df f016 	tbh	[pc, r6, lsl #1]
 8005ffe:	01b1      	.short	0x01b1
 8006000:	00240094 	.word	0x00240094
 8006004:	013f      	.short	0x013f
 8006006:	4620      	mov	r0, r4
 8006008:	4659      	mov	r1, fp
 800600a:	f002 fead 	bl	8008d68 <__ssrefill_r>
 800600e:	2800      	cmp	r0, #0
 8006010:	d1d1      	bne.n	8005fb6 <__ssvfscanf_r+0x202>
 8006012:	f8da 1000 	ldr.w	r1, [sl]
 8006016:	f8db 3000 	ldr.w	r3, [fp]
 800601a:	e001      	b.n	8006020 <__ssvfscanf_r+0x26c>
 800601c:	f8cb 3000 	str.w	r3, [fp]
 8006020:	781a      	ldrb	r2, [r3, #0]
 8006022:	3301      	adds	r3, #1
 8006024:	188a      	adds	r2, r1, r2
 8006026:	7852      	ldrb	r2, [r2, #1]
 8006028:	f002 0208 	and.w	r2, r2, #8
 800602c:	b2d2      	uxtb	r2, r2
 800602e:	2a00      	cmp	r2, #0
 8006030:	d0df      	beq.n	8005ff2 <__ssvfscanf_r+0x23e>
 8006032:	f8db 2004 	ldr.w	r2, [fp, #4]
 8006036:	f109 0901 	add.w	r9, r9, #1
 800603a:	3a01      	subs	r2, #1
 800603c:	2a00      	cmp	r2, #0
 800603e:	f8cb 2004 	str.w	r2, [fp, #4]
 8006042:	dceb      	bgt.n	800601c <__ssvfscanf_r+0x268>
 8006044:	e7df      	b.n	8006006 <__ssvfscanf_r+0x252>
 8006046:	1e68      	subs	r0, r5, #1
 8006048:	f5b0 7fae 	cmp.w	r0, #348	; 0x15c
 800604c:	bf84      	itt	hi
 800604e:	f46f 76ae 	mvnhi.w	r6, #348	; 0x15c
 8006052:	19a8      	addhi	r0, r5, r6
 8006054:	af56      	add	r7, sp, #344	; 0x158
 8006056:	bf88      	it	hi
 8006058:	f240 155d 	movwhi	r5, #349	; 0x15d
 800605c:	f04f 0e00 	mov.w	lr, #0
 8006060:	bf98      	it	ls
 8006062:	2000      	movls	r0, #0
 8006064:	4623      	mov	r3, r4
 8006066:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006068:	46cc      	mov	ip, r9
 800606a:	f448 6858 	orr.w	r8, r8, #3456	; 0xd80
 800606e:	f8cd e018 	str.w	lr, [sp, #24]
 8006072:	463e      	mov	r6, r7
 8006074:	4681      	mov	r9, r0
 8006076:	f8db 2000 	ldr.w	r2, [fp]
 800607a:	7810      	ldrb	r0, [r2, #0]
 800607c:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
 8006080:	294d      	cmp	r1, #77	; 0x4d
 8006082:	f200 81d3 	bhi.w	800642c <__ssvfscanf_r+0x678>
 8006086:	e8df f011 	tbh	[pc, r1, lsl #1]
 800608a:	0213      	.short	0x0213
 800608c:	021301d1 	.word	0x021301d1
 8006090:	01d101d1 	.word	0x01d101d1
 8006094:	01ee0205 	.word	0x01ee0205
 8006098:	01ee01ee 	.word	0x01ee01ee
 800609c:	01ee01ee 	.word	0x01ee01ee
 80060a0:	01ee01ee 	.word	0x01ee01ee
 80060a4:	01fc01fc 	.word	0x01fc01fc
 80060a8:	01d101d1 	.word	0x01d101d1
 80060ac:	01d101d1 	.word	0x01d101d1
 80060b0:	01d101d1 	.word	0x01d101d1
 80060b4:	01f701d1 	.word	0x01f701d1
 80060b8:	01f701f7 	.word	0x01f701f7
 80060bc:	01f701f7 	.word	0x01f701f7
 80060c0:	01d101f7 	.word	0x01d101f7
 80060c4:	01d101d1 	.word	0x01d101d1
 80060c8:	01d101d1 	.word	0x01d101d1
 80060cc:	01d101d1 	.word	0x01d101d1
 80060d0:	01d101d1 	.word	0x01d101d1
 80060d4:	01d101d1 	.word	0x01d101d1
 80060d8:	01d101d1 	.word	0x01d101d1
 80060dc:	01d101d1 	.word	0x01d101d1
 80060e0:	01d101d1 	.word	0x01d101d1
 80060e4:	01d101b7 	.word	0x01d101b7
 80060e8:	01d101d1 	.word	0x01d101d1
 80060ec:	01d101d1 	.word	0x01d101d1
 80060f0:	01d101d1 	.word	0x01d101d1
 80060f4:	01f701d1 	.word	0x01f701d1
 80060f8:	01f701f7 	.word	0x01f701f7
 80060fc:	01f701f7 	.word	0x01f701f7
 8006100:	01d101f7 	.word	0x01d101f7
 8006104:	01d101d1 	.word	0x01d101d1
 8006108:	01d101d1 	.word	0x01d101d1
 800610c:	01d101d1 	.word	0x01d101d1
 8006110:	01d101d1 	.word	0x01d101d1
 8006114:	01d101d1 	.word	0x01d101d1
 8006118:	01d101d1 	.word	0x01d101d1
 800611c:	01d101d1 	.word	0x01d101d1
 8006120:	01d101d1 	.word	0x01d101d1
 8006124:	01b7      	.short	0x01b7
 8006126:	2d00      	cmp	r5, #0
 8006128:	bf08      	it	eq
 800612a:	f04f 35ff 	moveq.w	r5, #4294967295	; 0xffffffff
 800612e:	f018 0601 	ands.w	r6, r8, #1
 8006132:	f040 836a 	bne.w	800680a <__ssvfscanf_r+0xa56>
 8006136:	f018 0f10 	tst.w	r8, #16
 800613a:	f040 8448 	bne.w	80069ce <__ssvfscanf_r+0xc1a>
 800613e:	9f05      	ldr	r7, [sp, #20]
 8006140:	9a05      	ldr	r2, [sp, #20]
 8006142:	6839      	ldr	r1, [r7, #0]
 8006144:	1d10      	adds	r0, r2, #4
 8006146:	1c4f      	adds	r7, r1, #1
 8006148:	194e      	adds	r6, r1, r5
 800614a:	1bf5      	subs	r5, r6, r7
 800614c:	07eb      	lsls	r3, r5, #31
 800614e:	9106      	str	r1, [sp, #24]
 8006150:	9005      	str	r0, [sp, #20]
 8006152:	f8db 2000 	ldr.w	r2, [fp]
 8006156:	d51e      	bpl.n	8006196 <__ssvfscanf_r+0x3e2>
 8006158:	7813      	ldrb	r3, [r2, #0]
 800615a:	f8da 1000 	ldr.w	r1, [sl]
 800615e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006162:	18c8      	adds	r0, r1, r3
 8006164:	7845      	ldrb	r5, [r0, #1]
 8006166:	f005 0308 	and.w	r3, r5, #8
 800616a:	b2d9      	uxtb	r1, r3
 800616c:	2900      	cmp	r1, #0
 800616e:	f040 848a 	bne.w	8006a86 <__ssvfscanf_r+0xcd2>
 8006172:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006176:	46b8      	mov	r8, r7
 8006178:	1e45      	subs	r5, r0, #1
 800617a:	f8cb 5004 	str.w	r5, [fp, #4]
 800617e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006182:	f807 3c01 	strb.w	r3, [r7, #-1]
 8006186:	f8db 1004 	ldr.w	r1, [fp, #4]
 800618a:	f8cb 2000 	str.w	r2, [fp]
 800618e:	2900      	cmp	r1, #0
 8006190:	f340 8599 	ble.w	8006cc6 <__ssvfscanf_r+0xf12>
 8006194:	3701      	adds	r7, #1
 8006196:	7815      	ldrb	r5, [r2, #0]
 8006198:	4610      	mov	r0, r2
 800619a:	f8da 2000 	ldr.w	r2, [sl]
 800619e:	f107 38ff 	add.w	r8, r7, #4294967295	; 0xffffffff
 80061a2:	1953      	adds	r3, r2, r5
 80061a4:	7859      	ldrb	r1, [r3, #1]
 80061a6:	1c7d      	adds	r5, r7, #1
 80061a8:	f001 0208 	and.w	r2, r1, #8
 80061ac:	b2d3      	uxtb	r3, r2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f040 8469 	bne.w	8006a86 <__ssvfscanf_r+0xcd2>
 80061b4:	f8db 1004 	ldr.w	r1, [fp, #4]
 80061b8:	46b8      	mov	r8, r7
 80061ba:	1e4a      	subs	r2, r1, #1
 80061bc:	f8cb 2004 	str.w	r2, [fp, #4]
 80061c0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80061c4:	42b7      	cmp	r7, r6
 80061c6:	f807 3c01 	strb.w	r3, [r7, #-1]
 80061ca:	f8cb 0000 	str.w	r0, [fp]
 80061ce:	f000 845a 	beq.w	8006a86 <__ssvfscanf_r+0xcd2>
 80061d2:	f8db 1004 	ldr.w	r1, [fp, #4]
 80061d6:	2900      	cmp	r1, #0
 80061d8:	f340 83f0 	ble.w	80069bc <__ssvfscanf_r+0xc08>
 80061dc:	f8da 1000 	ldr.w	r1, [sl]
 80061e0:	4602      	mov	r2, r0
 80061e2:	7800      	ldrb	r0, [r0, #0]
 80061e4:	46b8      	mov	r8, r7
 80061e6:	180f      	adds	r7, r1, r0
 80061e8:	787b      	ldrb	r3, [r7, #1]
 80061ea:	1c6f      	adds	r7, r5, #1
 80061ec:	f003 0108 	and.w	r1, r3, #8
 80061f0:	b2c8      	uxtb	r0, r1
 80061f2:	2800      	cmp	r0, #0
 80061f4:	f040 8447 	bne.w	8006a86 <__ssvfscanf_r+0xcd2>
 80061f8:	f8db 3004 	ldr.w	r3, [fp, #4]
 80061fc:	46a8      	mov	r8, r5
 80061fe:	1e59      	subs	r1, r3, #1
 8006200:	f8cb 1004 	str.w	r1, [fp, #4]
 8006204:	f812 0b01 	ldrb.w	r0, [r2], #1
 8006208:	f805 0c01 	strb.w	r0, [r5, #-1]
 800620c:	f8db 5004 	ldr.w	r5, [fp, #4]
 8006210:	f8cb 2000 	str.w	r2, [fp]
 8006214:	2d00      	cmp	r5, #0
 8006216:	dcbe      	bgt.n	8006196 <__ssvfscanf_r+0x3e2>
 8006218:	4620      	mov	r0, r4
 800621a:	4659      	mov	r1, fp
 800621c:	f002 fda4 	bl	8008d68 <__ssrefill_r>
 8006220:	2800      	cmp	r0, #0
 8006222:	f040 8430 	bne.w	8006a86 <__ssvfscanf_r+0xcd2>
 8006226:	f8db 2000 	ldr.w	r2, [fp]
 800622a:	e7b4      	b.n	8006196 <__ssvfscanf_r+0x3e2>
 800622c:	2d00      	cmp	r5, #0
 800622e:	bf08      	it	eq
 8006230:	2501      	moveq	r5, #1
 8006232:	f018 0601 	ands.w	r6, r8, #1
 8006236:	f040 8459 	bne.w	8006aec <__ssvfscanf_r+0xd38>
 800623a:	f018 0f10 	tst.w	r8, #16
 800623e:	f000 84ce 	beq.w	8006bde <__ssvfscanf_r+0xe2a>
 8006242:	f8db 2004 	ldr.w	r2, [fp, #4]
 8006246:	4620      	mov	r0, r4
 8006248:	42aa      	cmp	r2, r5
 800624a:	4659      	mov	r1, fp
 800624c:	f8db 3000 	ldr.w	r3, [fp]
 8006250:	f280 84f5 	bge.w	8006c3e <__ssvfscanf_r+0xe8a>
 8006254:	189b      	adds	r3, r3, r2
 8006256:	f8cb 3000 	str.w	r3, [fp]
 800625a:	18b6      	adds	r6, r6, r2
 800625c:	1aad      	subs	r5, r5, r2
 800625e:	f002 fd83 	bl	8008d68 <__ssrefill_r>
 8006262:	2800      	cmp	r0, #0
 8006264:	d0ed      	beq.n	8006242 <__ssvfscanf_r+0x48e>
 8006266:	2e00      	cmp	r6, #0
 8006268:	f43f aea5 	beq.w	8005fb6 <__ssvfscanf_r+0x202>
 800626c:	44b1      	add	r9, r6
 800626e:	9e08      	ldr	r6, [sp, #32]
 8006270:	4632      	mov	r2, r6
 8006272:	e5f0      	b.n	8005e56 <__ssvfscanf_r+0xa2>
 8006274:	080089a9 	.word	0x080089a9
 8006278:	200000e4 	.word	0x200000e4
 800627c:	1e6b      	subs	r3, r5, #1
 800627e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8006282:	bf84      	itt	hi
 8006284:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 8006288:	182b      	addhi	r3, r5, r0
 800628a:	a956      	add	r1, sp, #344	; 0x158
 800628c:	bf8c      	ite	hi
 800628e:	f240 155d 	movwhi	r5, #349	; 0x15d
 8006292:	2300      	movls	r3, #0
 8006294:	2600      	movs	r6, #0
 8006296:	f448 67f0 	orr.w	r7, r8, #1920	; 0x780
 800629a:	940a      	str	r4, [sp, #40]	; 0x28
 800629c:	9104      	str	r1, [sp, #16]
 800629e:	46b4      	mov	ip, r6
 80062a0:	960c      	str	r6, [sp, #48]	; 0x30
 80062a2:	960e      	str	r6, [sp, #56]	; 0x38
 80062a4:	9606      	str	r6, [sp, #24]
 80062a6:	960d      	str	r6, [sp, #52]	; 0x34
 80062a8:	f50d 78ac 	add.w	r8, sp, #344	; 0x158
 80062ac:	4634      	mov	r4, r6
 80062ae:	f8db 2000 	ldr.w	r2, [fp]
 80062b2:	7810      	ldrb	r0, [r2, #0]
 80062b4:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
 80062b8:	294e      	cmp	r1, #78	; 0x4e
 80062ba:	f200 8117 	bhi.w	80064ec <__ssvfscanf_r+0x738>
 80062be:	e8df f011 	tbh	[pc, r1, lsl #1]
 80062c2:	01a7      	.short	0x01a7
 80062c4:	01a70115 	.word	0x01a70115
 80062c8:	011501b9 	.word	0x011501b9
 80062cc:	00fd01ad 	.word	0x00fd01ad
 80062d0:	00fd00fd 	.word	0x00fd00fd
 80062d4:	00fd00fd 	.word	0x00fd00fd
 80062d8:	00fd00fd 	.word	0x00fd00fd
 80062dc:	00fd00fd 	.word	0x00fd00fd
 80062e0:	01150115 	.word	0x01150115
 80062e4:	01150115 	.word	0x01150115
 80062e8:	01150115 	.word	0x01150115
 80062ec:	01c00115 	.word	0x01c00115
 80062f0:	01150115 	.word	0x01150115
 80062f4:	01cc0115 	.word	0x01cc0115
 80062f8:	011501c7 	.word	0x011501c7
 80062fc:	01ff0115 	.word	0x01ff0115
 8006300:	01150115 	.word	0x01150115
 8006304:	01150115 	.word	0x01150115
 8006308:	011501ec 	.word	0x011501ec
 800630c:	01150115 	.word	0x01150115
 8006310:	01150115 	.word	0x01150115
 8006314:	011501e7 	.word	0x011501e7
 8006318:	01150115 	.word	0x01150115
 800631c:	01e20115 	.word	0x01e20115
 8006320:	01150115 	.word	0x01150115
 8006324:	01150115 	.word	0x01150115
 8006328:	01150115 	.word	0x01150115
 800632c:	01c00115 	.word	0x01c00115
 8006330:	01150115 	.word	0x01150115
 8006334:	01cc0115 	.word	0x01cc0115
 8006338:	011501c7 	.word	0x011501c7
 800633c:	01ff0115 	.word	0x01ff0115
 8006340:	01150115 	.word	0x01150115
 8006344:	01150115 	.word	0x01150115
 8006348:	011501ec 	.word	0x011501ec
 800634c:	01150115 	.word	0x01150115
 8006350:	01150115 	.word	0x01150115
 8006354:	011501e7 	.word	0x011501e7
 8006358:	01150115 	.word	0x01150115
 800635c:	01e20115 	.word	0x01e20115
 8006360:	2d00      	cmp	r5, #0
 8006362:	bf08      	it	eq
 8006364:	f04f 35ff 	moveq.w	r5, #4294967295	; 0xffffffff
 8006368:	f018 0f10 	tst.w	r8, #16
 800636c:	f000 82a3 	beq.w	80068b6 <__ssvfscanf_r+0xb02>
 8006370:	2600      	movs	r6, #0
 8006372:	07ea      	lsls	r2, r5, #31
 8006374:	f8db 3000 	ldr.w	r3, [fp]
 8006378:	af16      	add	r7, sp, #88	; 0x58
 800637a:	d40f      	bmi.n	800639c <__ssvfscanf_r+0x5e8>
 800637c:	781a      	ldrb	r2, [r3, #0]
 800637e:	5cb9      	ldrb	r1, [r7, r2]
 8006380:	2900      	cmp	r1, #0
 8006382:	f43f ad6e 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006386:	f8db 6004 	ldr.w	r6, [fp, #4]
 800638a:	3301      	adds	r3, #1
 800638c:	1e70      	subs	r0, r6, #1
 800638e:	2601      	movs	r6, #1
 8006390:	2800      	cmp	r0, #0
 8006392:	f8cb 0004 	str.w	r0, [fp, #4]
 8006396:	f8cb 3000 	str.w	r3, [fp]
 800639a:	dd23      	ble.n	80063e4 <__ssvfscanf_r+0x630>
 800639c:	7819      	ldrb	r1, [r3, #0]
 800639e:	1c5a      	adds	r2, r3, #1
 80063a0:	5c78      	ldrb	r0, [r7, r1]
 80063a2:	2800      	cmp	r0, #0
 80063a4:	f000 840a 	beq.w	8006bbc <__ssvfscanf_r+0xe08>
 80063a8:	f8db 3004 	ldr.w	r3, [fp, #4]
 80063ac:	3601      	adds	r6, #1
 80063ae:	3b01      	subs	r3, #1
 80063b0:	42b5      	cmp	r5, r6
 80063b2:	e88b 000c 	stmia.w	fp, {r2, r3}
 80063b6:	46b0      	mov	r8, r6
 80063b8:	f43f af58 	beq.w	800626c <__ssvfscanf_r+0x4b8>
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f340 8270 	ble.w	80068a2 <__ssvfscanf_r+0xaee>
 80063c2:	1c53      	adds	r3, r2, #1
 80063c4:	7812      	ldrb	r2, [r2, #0]
 80063c6:	5cb9      	ldrb	r1, [r7, r2]
 80063c8:	2900      	cmp	r1, #0
 80063ca:	f000 83f7 	beq.w	8006bbc <__ssvfscanf_r+0xe08>
 80063ce:	f8db 6004 	ldr.w	r6, [fp, #4]
 80063d2:	f8cb 3000 	str.w	r3, [fp]
 80063d6:	1e70      	subs	r0, r6, #1
 80063d8:	2800      	cmp	r0, #0
 80063da:	f8cb 0004 	str.w	r0, [fp, #4]
 80063de:	f108 0601 	add.w	r6, r8, #1
 80063e2:	dcdb      	bgt.n	800639c <__ssvfscanf_r+0x5e8>
 80063e4:	4620      	mov	r0, r4
 80063e6:	4659      	mov	r1, fp
 80063e8:	f002 fcbe 	bl	8008d68 <__ssrefill_r>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	f47f af3d 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 80063f2:	f8db 3000 	ldr.w	r3, [fp]
 80063f6:	e7d1      	b.n	800639c <__ssvfscanf_r+0x5e8>
 80063f8:	f408 61c0 	and.w	r1, r8, #1536	; 0x600
 80063fc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8006400:	d114      	bne.n	800642c <__ssvfscanf_r+0x678>
 8006402:	f428 7800 	bic.w	r8, r8, #512	; 0x200
 8006406:	f448 68a0 	orr.w	r8, r8, #1280	; 0x500
 800640a:	2410      	movs	r4, #16
 800640c:	f806 0b01 	strb.w	r0, [r6], #1
 8006410:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006414:	1e41      	subs	r1, r0, #1
 8006416:	2900      	cmp	r1, #0
 8006418:	f8cb 1004 	str.w	r1, [fp, #4]
 800641c:	f340 8233 	ble.w	8006886 <__ssvfscanf_r+0xad2>
 8006420:	3201      	adds	r2, #1
 8006422:	f8cb 2000 	str.w	r2, [fp]
 8006426:	3d01      	subs	r5, #1
 8006428:	f47f ae25 	bne.w	8006076 <__ssvfscanf_r+0x2c2>
 800642c:	f418 7f80 	tst.w	r8, #256	; 0x100
 8006430:	940b      	str	r4, [sp, #44]	; 0x2c
 8006432:	46e1      	mov	r9, ip
 8006434:	461c      	mov	r4, r3
 8006436:	d00b      	beq.n	8006450 <__ssvfscanf_r+0x69c>
 8006438:	42be      	cmp	r6, r7
 800643a:	d906      	bls.n	800644a <__ssvfscanf_r+0x696>
 800643c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006440:	4618      	mov	r0, r3
 8006442:	465a      	mov	r2, fp
 8006444:	f002 fc50 	bl	8008ce8 <_sungetc_r>
 8006448:	3e01      	subs	r6, #1
 800644a:	42be      	cmp	r6, r7
 800644c:	f43f ad09 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006450:	f018 0510 	ands.w	r5, r8, #16
 8006454:	f000 8333 	beq.w	8006abe <__ssvfscanf_r+0xd0a>
 8006458:	1bf6      	subs	r6, r6, r7
 800645a:	9f06      	ldr	r7, [sp, #24]
 800645c:	19f3      	adds	r3, r6, r7
 800645e:	9e08      	ldr	r6, [sp, #32]
 8006460:	4499      	add	r9, r3
 8006462:	4632      	mov	r2, r6
 8006464:	e4f7      	b.n	8005e56 <__ssvfscanf_r+0xa2>
 8006466:	f24e 5148 	movw	r1, #58696	; 0xe548
 800646a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800646e:	f931 4014 	ldrsh.w	r4, [r1, r4, lsl #1]
 8006472:	f428 6838 	bic.w	r8, r8, #2944	; 0xb80
 8006476:	e7c9      	b.n	800640c <__ssvfscanf_r+0x658>
 8006478:	2c0a      	cmp	r4, #10
 800647a:	ddd7      	ble.n	800642c <__ssvfscanf_r+0x678>
 800647c:	f428 6838 	bic.w	r8, r8, #2944	; 0xb80
 8006480:	e7c4      	b.n	800640c <__ssvfscanf_r+0x658>
 8006482:	f24e 5e48 	movw	lr, #58696	; 0xe548
 8006486:	f6c0 0e00 	movt	lr, #2048	; 0x800
 800648a:	f93e 4014 	ldrsh.w	r4, [lr, r4, lsl #1]
 800648e:	2c08      	cmp	r4, #8
 8006490:	dcf4      	bgt.n	800647c <__ssvfscanf_r+0x6c8>
 8006492:	e7cb      	b.n	800642c <__ssvfscanf_r+0x678>
 8006494:	f418 6f00 	tst.w	r8, #2048	; 0x800
 8006498:	d0b8      	beq.n	800640c <__ssvfscanf_r+0x658>
 800649a:	b914      	cbnz	r4, 80064a2 <__ssvfscanf_r+0x6ee>
 800649c:	f448 7800 	orr.w	r8, r8, #512	; 0x200
 80064a0:	2408      	movs	r4, #8
 80064a2:	f418 6f80 	tst.w	r8, #1024	; 0x400
 80064a6:	f000 838e 	beq.w	8006bc6 <__ssvfscanf_r+0xe12>
 80064aa:	f428 68b0 	bic.w	r8, r8, #1408	; 0x580
 80064ae:	e7ad      	b.n	800640c <__ssvfscanf_r+0x658>
 80064b0:	f018 0f80 	tst.w	r8, #128	; 0x80
 80064b4:	d0ba      	beq.n	800642c <__ssvfscanf_r+0x678>
 80064b6:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80064ba:	e7a7      	b.n	800640c <__ssvfscanf_r+0x658>
 80064bc:	eb0c 0106 	add.w	r1, ip, r6
 80064c0:	b9a1      	cbnz	r1, 80064ec <__ssvfscanf_r+0x738>
 80064c2:	f427 77c0 	bic.w	r7, r7, #384	; 0x180
 80064c6:	f808 0b01 	strb.w	r0, [r8], #1
 80064ca:	f8db 0004 	ldr.w	r0, [fp, #4]
 80064ce:	3d01      	subs	r5, #1
 80064d0:	1e41      	subs	r1, r0, #1
 80064d2:	2900      	cmp	r1, #0
 80064d4:	f8cb 1004 	str.w	r1, [fp, #4]
 80064d8:	f109 0901 	add.w	r9, r9, #1
 80064dc:	f340 81bf 	ble.w	800685e <__ssvfscanf_r+0xaaa>
 80064e0:	3201      	adds	r2, #1
 80064e2:	f8cb 2000 	str.w	r2, [fp]
 80064e6:	2d00      	cmp	r5, #0
 80064e8:	f47f aee1 	bne.w	80062ae <__ssvfscanf_r+0x4fa>
 80064ec:	9406      	str	r4, [sp, #24]
 80064ee:	9806      	ldr	r0, [sp, #24]
 80064f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80064f2:	2800      	cmp	r0, #0
 80064f4:	f040 81c4 	bne.w	8006880 <__ssvfscanf_r+0xacc>
 80064f8:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 80064fc:	2901      	cmp	r1, #1
 80064fe:	f240 84ff 	bls.w	8006f00 <__ssvfscanf_r+0x114c>
 8006502:	1e73      	subs	r3, r6, #1
 8006504:	2b06      	cmp	r3, #6
 8006506:	d83f      	bhi.n	8006588 <__ssvfscanf_r+0x7d4>
 8006508:	2e02      	cmp	r6, #2
 800650a:	f240 84c9 	bls.w	8006ea0 <__ssvfscanf_r+0x10ec>
 800650e:	2e03      	cmp	r6, #3
 8006510:	d03a      	beq.n	8006588 <__ssvfscanf_r+0x7d4>
 8006512:	3e04      	subs	r6, #4
 8006514:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8006518:	b2f2      	uxtb	r2, r6
 800651a:	ebc2 060c 	rsb	r6, r2, ip
 800651e:	ebc8 0006 	rsb	r0, r8, r6
 8006522:	ea6f 0e00 	mvn.w	lr, r0
 8006526:	4665      	mov	r5, ip
 8006528:	920a      	str	r2, [sp, #40]	; 0x28
 800652a:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 800652e:	f00e 0301 	and.w	r3, lr, #1
 8006532:	4620      	mov	r0, r4
 8006534:	465a      	mov	r2, fp
 8006536:	f8cd c00c 	str.w	ip, [sp, #12]
 800653a:	930f      	str	r3, [sp, #60]	; 0x3c
 800653c:	f002 fbd4 	bl	8008ce8 <_sungetc_r>
 8006540:	42b5      	cmp	r5, r6
 8006542:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006546:	d018      	beq.n	800657a <__ssvfscanf_r+0x7c6>
 8006548:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800654a:	b141      	cbz	r1, 800655e <__ssvfscanf_r+0x7aa>
 800654c:	3d01      	subs	r5, #1
 800654e:	4620      	mov	r0, r4
 8006550:	f81c 1c01 	ldrb.w	r1, [ip, #-1]
 8006554:	465a      	mov	r2, fp
 8006556:	f002 fbc7 	bl	8008ce8 <_sungetc_r>
 800655a:	42b5      	cmp	r5, r6
 800655c:	d00d      	beq.n	800657a <__ssvfscanf_r+0x7c6>
 800655e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006562:	465a      	mov	r2, fp
 8006564:	4620      	mov	r0, r4
 8006566:	f002 fbbf 	bl	8008ce8 <_sungetc_r>
 800656a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800656e:	4620      	mov	r0, r4
 8006570:	465a      	mov	r2, fp
 8006572:	f002 fbb9 	bl	8008ce8 <_sungetc_r>
 8006576:	42b5      	cmp	r5, r6
 8006578:	d1f1      	bne.n	800655e <__ssvfscanf_r+0x7aa>
 800657a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800657c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006580:	43ea      	mvns	r2, r5
 8006582:	4490      	add	r8, r2
 8006584:	ebc5 0909 	rsb	r9, r5, r9
 8006588:	05fa      	lsls	r2, r7, #23
 800658a:	d51b      	bpl.n	80065c4 <__ssvfscanf_r+0x810>
 800658c:	057b      	lsls	r3, r7, #21
 800658e:	f100 845e 	bmi.w	8006e4e <__ssvfscanf_r+0x109a>
 8006592:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 8006596:	f108 35ff 	add.w	r5, r8, #4294967295	; 0xffffffff
 800659a:	2965      	cmp	r1, #101	; 0x65
 800659c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80065a0:	d00b      	beq.n	80065ba <__ssvfscanf_r+0x806>
 80065a2:	2945      	cmp	r1, #69	; 0x45
 80065a4:	d009      	beq.n	80065ba <__ssvfscanf_r+0x806>
 80065a6:	4620      	mov	r0, r4
 80065a8:	465a      	mov	r2, fp
 80065aa:	f002 fb9d 	bl	8008ce8 <_sungetc_r>
 80065ae:	f818 1c02 	ldrb.w	r1, [r8, #-2]
 80065b2:	f1a8 0502 	sub.w	r5, r8, #2
 80065b6:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80065ba:	4620      	mov	r0, r4
 80065bc:	465a      	mov	r2, fp
 80065be:	f002 fb93 	bl	8008ce8 <_sungetc_r>
 80065c2:	46a8      	mov	r8, r5
 80065c4:	f017 0210 	ands.w	r2, r7, #16
 80065c8:	f040 8145 	bne.w	8006856 <__ssvfscanf_r+0xaa2>
 80065cc:	f407 66c0 	and.w	r6, r7, #1536	; 0x600
 80065d0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80065d4:	f888 2000 	strb.w	r2, [r8]
 80065d8:	f000 8369 	beq.w	8006cae <__ssvfscanf_r+0xefa>
 80065dc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80065de:	2d00      	cmp	r5, #0
 80065e0:	f040 8351 	bne.w	8006c86 <__ssvfscanf_r+0xed2>
 80065e4:	2200      	movs	r2, #0
 80065e6:	4620      	mov	r0, r4
 80065e8:	a956      	add	r1, sp, #344	; 0x158
 80065ea:	f001 f915 	bl	8007818 <_strtod_r>
 80065ee:	07fe      	lsls	r6, r7, #31
 80065f0:	4602      	mov	r2, r0
 80065f2:	460b      	mov	r3, r1
 80065f4:	f140 8308 	bpl.w	8006c08 <__ssvfscanf_r+0xe54>
 80065f8:	9f05      	ldr	r7, [sp, #20]
 80065fa:	683d      	ldr	r5, [r7, #0]
 80065fc:	3704      	adds	r7, #4
 80065fe:	9705      	str	r7, [sp, #20]
 8006600:	e9c5 2300 	strd	r2, r3, [r5]
 8006604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006606:	9e08      	ldr	r6, [sp, #32]
 8006608:	1c55      	adds	r5, r2, #1
 800660a:	9509      	str	r5, [sp, #36]	; 0x24
 800660c:	4632      	mov	r2, r6
 800660e:	e422      	b.n	8005e56 <__ssvfscanf_r+0xa2>
 8006610:	0639      	lsls	r1, r7, #24
 8006612:	f57f af6b 	bpl.w	80064ec <__ssvfscanf_r+0x738>
 8006616:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 800661a:	e754      	b.n	80064c6 <__ssvfscanf_r+0x712>
 800661c:	05f9      	lsls	r1, r7, #23
 800661e:	f57f af4d 	bpl.w	80064bc <__ssvfscanf_r+0x708>
 8006622:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 8006626:	3401      	adds	r4, #1
 8006628:	2b00      	cmp	r3, #0
 800662a:	f43f af4e 	beq.w	80064ca <__ssvfscanf_r+0x716>
 800662e:	3b01      	subs	r3, #1
 8006630:	3501      	adds	r5, #1
 8006632:	e74a      	b.n	80064ca <__ssvfscanf_r+0x716>
 8006634:	05b9      	lsls	r1, r7, #22
 8006636:	f57f af59 	bpl.w	80064ec <__ssvfscanf_r+0x738>
 800663a:	f427 7720 	bic.w	r7, r7, #640	; 0x280
 800663e:	940d      	str	r4, [sp, #52]	; 0x34
 8006640:	e741      	b.n	80064c6 <__ssvfscanf_r+0x712>
 8006642:	f1bc 0f01 	cmp.w	ip, #1
 8006646:	f47f af51 	bne.w	80064ec <__ssvfscanf_r+0x738>
 800664a:	f04f 0c02 	mov.w	ip, #2
 800664e:	e73a      	b.n	80064c6 <__ssvfscanf_r+0x712>
 8006650:	2e02      	cmp	r6, #2
 8006652:	f47f af4b 	bne.w	80064ec <__ssvfscanf_r+0x738>
 8006656:	2603      	movs	r6, #3
 8006658:	e735      	b.n	80064c6 <__ssvfscanf_r+0x712>
 800665a:	f407 61a0 	and.w	r1, r7, #1280	; 0x500
 800665e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006662:	d003      	beq.n	800666c <__ssvfscanf_r+0x8b8>
 8006664:	0579      	lsls	r1, r7, #21
 8006666:	f57f af41 	bpl.w	80064ec <__ssvfscanf_r+0x738>
 800666a:	b3ac      	cbz	r4, 80066d8 <__ssvfscanf_r+0x924>
 800666c:	05b9      	lsls	r1, r7, #22
 800666e:	d404      	bmi.n	800667a <__ssvfscanf_r+0x8c6>
 8006670:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006672:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006676:	1a64      	subs	r4, r4, r1
 8006678:	940e      	str	r4, [sp, #56]	; 0x38
 800667a:	f427 67f0 	bic.w	r7, r7, #1920	; 0x780
 800667e:	f447 77c0 	orr.w	r7, r7, #384	; 0x180
 8006682:	2400      	movs	r4, #0
 8006684:	e71f      	b.n	80064c6 <__ssvfscanf_r+0x712>
 8006686:	2e07      	cmp	r6, #7
 8006688:	f47f af30 	bne.w	80064ec <__ssvfscanf_r+0x738>
 800668c:	2608      	movs	r6, #8
 800668e:	e71a      	b.n	80064c6 <__ssvfscanf_r+0x712>
 8006690:	2e06      	cmp	r6, #6
 8006692:	f47f af2b 	bne.w	80064ec <__ssvfscanf_r+0x738>
 8006696:	2607      	movs	r6, #7
 8006698:	e715      	b.n	80064c6 <__ssvfscanf_r+0x712>
 800669a:	f1bc 0f00 	cmp.w	ip, #0
 800669e:	f040 8200 	bne.w	8006aa2 <__ssvfscanf_r+0xcee>
 80066a2:	b92c      	cbnz	r4, 80066b0 <__ssvfscanf_r+0x8fc>
 80066a4:	f407 61e0 	and.w	r1, r7, #1792	; 0x700
 80066a8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80066ac:	f000 83c1 	beq.w	8006e32 <__ssvfscanf_r+0x107e>
 80066b0:	2e01      	cmp	r6, #1
 80066b2:	d002      	beq.n	80066ba <__ssvfscanf_r+0x906>
 80066b4:	2e04      	cmp	r6, #4
 80066b6:	f47f af19 	bne.w	80064ec <__ssvfscanf_r+0x738>
 80066ba:	3601      	adds	r6, #1
 80066bc:	b2f6      	uxtb	r6, r6
 80066be:	e702      	b.n	80064c6 <__ssvfscanf_r+0x712>
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	f040 81f5 	bne.w	8006ab0 <__ssvfscanf_r+0xcfc>
 80066c6:	2c00      	cmp	r4, #0
 80066c8:	f040 82ad 	bne.w	8006c26 <__ssvfscanf_r+0xe72>
 80066cc:	f407 61e0 	and.w	r1, r7, #1792	; 0x700
 80066d0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80066d4:	f000 8333 	beq.w	8006d3e <__ssvfscanf_r+0xf8a>
 80066d8:	9406      	str	r4, [sp, #24]
 80066da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80066dc:	e70c      	b.n	80064f8 <__ssvfscanf_r+0x744>
 80066de:	9208      	str	r2, [sp, #32]
 80066e0:	18c2      	adds	r2, r0, r3
 80066e2:	7856      	ldrb	r6, [r2, #1]
 80066e4:	f006 0703 	and.w	r7, r6, #3
 80066e8:	2f01      	cmp	r7, #1
 80066ea:	f000 829f 	beq.w	8006c2c <__ssvfscanf_r+0xe78>
 80066ee:	f8db 1004 	ldr.w	r1, [fp, #4]
 80066f2:	4fb0      	ldr	r7, [pc, #704]	; (80069b4 <__ssvfscanf_r+0xc00>)
 80066f4:	200a      	movs	r0, #10
 80066f6:	2603      	movs	r6, #3
 80066f8:	2900      	cmp	r1, #0
 80066fa:	9707      	str	r7, [sp, #28]
 80066fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80066fe:	f73f ac75 	bgt.w	8005fec <__ssvfscanf_r+0x238>
 8006702:	4620      	mov	r0, r4
 8006704:	4659      	mov	r1, fp
 8006706:	f002 fb2f 	bl	8008d68 <__ssrefill_r>
 800670a:	2800      	cmp	r0, #0
 800670c:	f43f ac6e 	beq.w	8005fec <__ssvfscanf_r+0x238>
 8006710:	e451      	b.n	8005fb6 <__ssvfscanf_r+0x202>
 8006712:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006716:	f000 fc2b 	bl	8006f70 <__sfp_lock_release>
 800671a:	9509      	str	r5, [sp, #36]	; 0x24
 800671c:	f7ff bba3 	b.w	8005e66 <__ssvfscanf_r+0xb2>
 8006720:	eb05 0185 	add.w	r1, r5, r5, lsl #2
 8006724:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8006728:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800672c:	7873      	ldrb	r3, [r6, #1]
 800672e:	4616      	mov	r6, r2
 8006730:	f7ff bbbb 	b.w	8005eaa <__ssvfscanf_r+0xf6>
 8006734:	9208      	str	r2, [sp, #32]
 8006736:	f048 0801 	orr.w	r8, r8, #1
 800673a:	e7d8      	b.n	80066ee <__ssvfscanf_r+0x93a>
 800673c:	9208      	str	r2, [sp, #32]
 800673e:	2604      	movs	r6, #4
 8006740:	e44f      	b.n	8005fe2 <__ssvfscanf_r+0x22e>
 8006742:	7873      	ldrb	r3, [r6, #1]
 8006744:	f048 0802 	orr.w	r8, r8, #2
 8006748:	4616      	mov	r6, r2
 800674a:	f7ff bbae 	b.w	8005eaa <__ssvfscanf_r+0xf6>
 800674e:	9208      	str	r2, [sp, #32]
 8006750:	f048 0801 	orr.w	r8, r8, #1
 8006754:	4f98      	ldr	r7, [pc, #608]	; (80069b8 <__ssvfscanf_r+0xc04>)
 8006756:	2008      	movs	r0, #8
 8006758:	9707      	str	r7, [sp, #28]
 800675a:	900b      	str	r0, [sp, #44]	; 0x2c
 800675c:	2603      	movs	r6, #3
 800675e:	e440      	b.n	8005fe2 <__ssvfscanf_r+0x22e>
 8006760:	9208      	str	r2, [sp, #32]
 8006762:	f448 7800 	orr.w	r8, r8, #512	; 0x200
 8006766:	4f94      	ldr	r7, [pc, #592]	; (80069b8 <__ssvfscanf_r+0xc04>)
 8006768:	2010      	movs	r0, #16
 800676a:	9707      	str	r7, [sp, #28]
 800676c:	900b      	str	r0, [sp, #44]	; 0x2c
 800676e:	2603      	movs	r6, #3
 8006770:	e437      	b.n	8005fe2 <__ssvfscanf_r+0x22e>
 8006772:	a816      	add	r0, sp, #88	; 0x58
 8006774:	4611      	mov	r1, r2
 8006776:	9208      	str	r2, [sp, #32]
 8006778:	f000 ffd6 	bl	8007728 <__sccl>
 800677c:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 8006780:	9008      	str	r0, [sp, #32]
 8006782:	2601      	movs	r6, #1
 8006784:	e42d      	b.n	8005fe2 <__ssvfscanf_r+0x22e>
 8006786:	9208      	str	r2, [sp, #32]
 8006788:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 800678c:	2600      	movs	r6, #0
 800678e:	e428      	b.n	8005fe2 <__ssvfscanf_r+0x22e>
 8006790:	9208      	str	r2, [sp, #32]
 8006792:	e7ac      	b.n	80066ee <__ssvfscanf_r+0x93a>
 8006794:	7873      	ldrb	r3, [r6, #1]
 8006796:	f048 0804 	orr.w	r8, r8, #4
 800679a:	4616      	mov	r6, r2
 800679c:	f7ff bb85 	b.w	8005eaa <__ssvfscanf_r+0xf6>
 80067a0:	4f84      	ldr	r7, [pc, #528]	; (80069b4 <__ssvfscanf_r+0xc00>)
 80067a2:	2000      	movs	r0, #0
 80067a4:	9208      	str	r2, [sp, #32]
 80067a6:	9707      	str	r7, [sp, #28]
 80067a8:	900b      	str	r0, [sp, #44]	; 0x2c
 80067aa:	2603      	movs	r6, #3
 80067ac:	e419      	b.n	8005fe2 <__ssvfscanf_r+0x22e>
 80067ae:	7873      	ldrb	r3, [r6, #1]
 80067b0:	2b6c      	cmp	r3, #108	; 0x6c
 80067b2:	f000 823e 	beq.w	8006c32 <__ssvfscanf_r+0xe7e>
 80067b6:	f048 0801 	orr.w	r8, r8, #1
 80067ba:	4616      	mov	r6, r2
 80067bc:	f7ff bb75 	b.w	8005eaa <__ssvfscanf_r+0xf6>
 80067c0:	f018 0f10 	tst.w	r8, #16
 80067c4:	9208      	str	r2, [sp, #32]
 80067c6:	d146      	bne.n	8006856 <__ssvfscanf_r+0xaa2>
 80067c8:	f018 0f04 	tst.w	r8, #4
 80067cc:	f000 8240 	beq.w	8006c50 <__ssvfscanf_r+0xe9c>
 80067d0:	9d05      	ldr	r5, [sp, #20]
 80067d2:	4616      	mov	r6, r2
 80067d4:	6828      	ldr	r0, [r5, #0]
 80067d6:	3504      	adds	r5, #4
 80067d8:	f8a0 9000 	strh.w	r9, [r0]
 80067dc:	9505      	str	r5, [sp, #20]
 80067de:	f7ff bb39 	b.w	8005e54 <__ssvfscanf_r+0xa0>
 80067e2:	9208      	str	r2, [sp, #32]
 80067e4:	4616      	mov	r6, r2
 80067e6:	f7ff bb45 	b.w	8005e74 <__ssvfscanf_r+0xc0>
 80067ea:	7873      	ldrb	r3, [r6, #1]
 80067ec:	f048 0810 	orr.w	r8, r8, #16
 80067f0:	4616      	mov	r6, r2
 80067f2:	f7ff bb5a 	b.w	8005eaa <__ssvfscanf_r+0xf6>
 80067f6:	9208      	str	r2, [sp, #32]
 80067f8:	f448 7808 	orr.w	r8, r8, #544	; 0x220
 80067fc:	e7b3      	b.n	8006766 <__ssvfscanf_r+0x9b2>
 80067fe:	9208      	str	r2, [sp, #32]
 8006800:	2602      	movs	r6, #2
 8006802:	f7ff bbee 	b.w	8005fe2 <__ssvfscanf_r+0x22e>
 8006806:	9208      	str	r2, [sp, #32]
 8006808:	e7a4      	b.n	8006754 <__ssvfscanf_r+0x9a0>
 800680a:	2100      	movs	r1, #0
 800680c:	2208      	movs	r2, #8
 800680e:	a814      	add	r0, sp, #80	; 0x50
 8006810:	f000 feaa 	bl	8007568 <memset>
 8006814:	f018 0110 	ands.w	r1, r8, #16
 8006818:	9106      	str	r1, [sp, #24]
 800681a:	f040 8201 	bne.w	8006c20 <__ssvfscanf_r+0xe6c>
 800681e:	9b05      	ldr	r3, [sp, #20]
 8006820:	1d1f      	adds	r7, r3, #4
 8006822:	f8d3 8000 	ldr.w	r8, [r3]
 8006826:	9705      	str	r7, [sp, #20]
 8006828:	2600      	movs	r6, #0
 800682a:	af56      	add	r7, sp, #344	; 0x158
 800682c:	f8db 2000 	ldr.w	r2, [fp]
 8006830:	f8da 0000 	ldr.w	r0, [sl]
 8006834:	7811      	ldrb	r1, [r2, #0]
 8006836:	1843      	adds	r3, r0, r1
 8006838:	785a      	ldrb	r2, [r3, #1]
 800683a:	f002 0008 	and.w	r0, r2, #8
 800683e:	b2c1      	uxtb	r1, r0
 8006840:	b911      	cbnz	r1, 8006848 <__ssvfscanf_r+0xa94>
 8006842:	2d00      	cmp	r5, #0
 8006844:	f040 8280 	bne.w	8006d48 <__ssvfscanf_r+0xf94>
 8006848:	9d06      	ldr	r5, [sp, #24]
 800684a:	b925      	cbnz	r5, 8006856 <__ssvfscanf_r+0xaa2>
 800684c:	f8c8 5000 	str.w	r5, [r8]
 8006850:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006852:	3701      	adds	r7, #1
 8006854:	9709      	str	r7, [sp, #36]	; 0x24
 8006856:	9e08      	ldr	r6, [sp, #32]
 8006858:	4632      	mov	r2, r6
 800685a:	f7ff bafc 	b.w	8005e56 <__ssvfscanf_r+0xa2>
 800685e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006860:	4659      	mov	r1, fp
 8006862:	9302      	str	r3, [sp, #8]
 8006864:	f8cd c00c 	str.w	ip, [sp, #12]
 8006868:	f002 fa7e 	bl	8008d68 <__ssrefill_r>
 800686c:	9b02      	ldr	r3, [sp, #8]
 800686e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006872:	2800      	cmp	r0, #0
 8006874:	f47f ae3a 	bne.w	80064ec <__ssvfscanf_r+0x738>
 8006878:	2d00      	cmp	r5, #0
 800687a:	f47f ad18 	bne.w	80062ae <__ssvfscanf_r+0x4fa>
 800687e:	e635      	b.n	80064ec <__ssvfscanf_r+0x738>
 8006880:	f427 7780 	bic.w	r7, r7, #256	; 0x100
 8006884:	e638      	b.n	80064f8 <__ssvfscanf_r+0x744>
 8006886:	4618      	mov	r0, r3
 8006888:	4659      	mov	r1, fp
 800688a:	9302      	str	r3, [sp, #8]
 800688c:	f8cd c00c 	str.w	ip, [sp, #12]
 8006890:	f002 fa6a 	bl	8008d68 <__ssrefill_r>
 8006894:	9b02      	ldr	r3, [sp, #8]
 8006896:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800689a:	2800      	cmp	r0, #0
 800689c:	f43f adc3 	beq.w	8006426 <__ssvfscanf_r+0x672>
 80068a0:	e5c4      	b.n	800642c <__ssvfscanf_r+0x678>
 80068a2:	4620      	mov	r0, r4
 80068a4:	4659      	mov	r1, fp
 80068a6:	f002 fa5f 	bl	8008d68 <__ssrefill_r>
 80068aa:	2800      	cmp	r0, #0
 80068ac:	f47f acde 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 80068b0:	f8db 2000 	ldr.w	r2, [fp]
 80068b4:	e585      	b.n	80063c2 <__ssvfscanf_r+0x60e>
 80068b6:	9f05      	ldr	r7, [sp, #20]
 80068b8:	f8db 1000 	ldr.w	r1, [fp]
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	1d38      	adds	r0, r7, #4
 80068c0:	1c56      	adds	r6, r2, #1
 80068c2:	1953      	adds	r3, r2, r5
 80068c4:	1b9d      	subs	r5, r3, r6
 80068c6:	9005      	str	r0, [sp, #20]
 80068c8:	07e8      	lsls	r0, r5, #31
 80068ca:	af16      	add	r7, sp, #88	; 0x58
 80068cc:	d44e      	bmi.n	800696c <__ssvfscanf_r+0xbb8>
 80068ce:	46a0      	mov	r8, r4
 80068d0:	461c      	mov	r4, r3
 80068d2:	4608      	mov	r0, r1
 80068d4:	7809      	ldrb	r1, [r1, #0]
 80068d6:	1e75      	subs	r5, r6, #1
 80068d8:	5c7b      	ldrb	r3, [r7, r1]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d05f      	beq.n	800699e <__ssvfscanf_r+0xbea>
 80068de:	f8db 1004 	ldr.w	r1, [fp, #4]
 80068e2:	4635      	mov	r5, r6
 80068e4:	1e4b      	subs	r3, r1, #1
 80068e6:	f8cb 3004 	str.w	r3, [fp, #4]
 80068ea:	f810 1b01 	ldrb.w	r1, [r0], #1
 80068ee:	42a6      	cmp	r6, r4
 80068f0:	f806 1c01 	strb.w	r1, [r6, #-1]
 80068f4:	f8cb 0000 	str.w	r0, [fp]
 80068f8:	d051      	beq.n	800699e <__ssvfscanf_r+0xbea>
 80068fa:	f8db 3004 	ldr.w	r3, [fp, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	dd28      	ble.n	8006954 <__ssvfscanf_r+0xba0>
 8006902:	7805      	ldrb	r5, [r0, #0]
 8006904:	4601      	mov	r1, r0
 8006906:	5d78      	ldrb	r0, [r7, r5]
 8006908:	3601      	adds	r6, #1
 800690a:	4633      	mov	r3, r6
 800690c:	1e75      	subs	r5, r6, #1
 800690e:	2800      	cmp	r0, #0
 8006910:	d045      	beq.n	800699e <__ssvfscanf_r+0xbea>
 8006912:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006916:	4635      	mov	r5, r6
 8006918:	3801      	subs	r0, #1
 800691a:	f8cb 0004 	str.w	r0, [fp, #4]
 800691e:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006922:	f806 0c01 	strb.w	r0, [r6, #-1]
 8006926:	f8db 0004 	ldr.w	r0, [fp, #4]
 800692a:	f8cb 1000 	str.w	r1, [fp]
 800692e:	2800      	cmp	r0, #0
 8006930:	dd01      	ble.n	8006936 <__ssvfscanf_r+0xb82>
 8006932:	1c5e      	adds	r6, r3, #1
 8006934:	e7cd      	b.n	80068d2 <__ssvfscanf_r+0xb1e>
 8006936:	4640      	mov	r0, r8
 8006938:	4659      	mov	r1, fp
 800693a:	9203      	str	r2, [sp, #12]
 800693c:	9602      	str	r6, [sp, #8]
 800693e:	f002 fa13 	bl	8008d68 <__ssrefill_r>
 8006942:	9a03      	ldr	r2, [sp, #12]
 8006944:	9b02      	ldr	r3, [sp, #8]
 8006946:	2800      	cmp	r0, #0
 8006948:	f040 826d 	bne.w	8006e26 <__ssvfscanf_r+0x1072>
 800694c:	f8db 1000 	ldr.w	r1, [fp]
 8006950:	1c5e      	adds	r6, r3, #1
 8006952:	e7be      	b.n	80068d2 <__ssvfscanf_r+0xb1e>
 8006954:	4640      	mov	r0, r8
 8006956:	4659      	mov	r1, fp
 8006958:	9203      	str	r2, [sp, #12]
 800695a:	f002 fa05 	bl	8008d68 <__ssrefill_r>
 800695e:	9a03      	ldr	r2, [sp, #12]
 8006960:	2800      	cmp	r0, #0
 8006962:	f040 8260 	bne.w	8006e26 <__ssvfscanf_r+0x1072>
 8006966:	f8db 0000 	ldr.w	r0, [fp]
 800696a:	e7ca      	b.n	8006902 <__ssvfscanf_r+0xb4e>
 800696c:	7808      	ldrb	r0, [r1, #0]
 800696e:	4615      	mov	r5, r2
 8006970:	5c38      	ldrb	r0, [r7, r0]
 8006972:	b1a8      	cbz	r0, 80069a0 <__ssvfscanf_r+0xbec>
 8006974:	f8db 0004 	ldr.w	r0, [fp, #4]
 8006978:	4635      	mov	r5, r6
 800697a:	3801      	subs	r0, #1
 800697c:	f8cb 0004 	str.w	r0, [fp, #4]
 8006980:	f811 0b01 	ldrb.w	r0, [r1], #1
 8006984:	f806 0c01 	strb.w	r0, [r6, #-1]
 8006988:	f8db 0004 	ldr.w	r0, [fp, #4]
 800698c:	f8cb 1000 	str.w	r1, [fp]
 8006990:	2800      	cmp	r0, #0
 8006992:	f340 8226 	ble.w	8006de2 <__ssvfscanf_r+0x102e>
 8006996:	46a0      	mov	r8, r4
 8006998:	3601      	adds	r6, #1
 800699a:	461c      	mov	r4, r3
 800699c:	e799      	b.n	80068d2 <__ssvfscanf_r+0xb1e>
 800699e:	4644      	mov	r4, r8
 80069a0:	1aae      	subs	r6, r5, r2
 80069a2:	f43f aa5e 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 80069a6:	2000      	movs	r0, #0
 80069a8:	7028      	strb	r0, [r5, #0]
 80069aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80069ac:	3501      	adds	r5, #1
 80069ae:	9509      	str	r5, [sp, #36]	; 0x24
 80069b0:	e45c      	b.n	800626c <__ssvfscanf_r+0x4b8>
 80069b2:	bf00      	nop
 80069b4:	080086c9 	.word	0x080086c9
 80069b8:	080089a9 	.word	0x080089a9
 80069bc:	4659      	mov	r1, fp
 80069be:	4620      	mov	r0, r4
 80069c0:	f002 f9d2 	bl	8008d68 <__ssrefill_r>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	d15e      	bne.n	8006a86 <__ssvfscanf_r+0xcd2>
 80069c8:	f8db 0000 	ldr.w	r0, [fp]
 80069cc:	e406      	b.n	80061dc <__ssvfscanf_r+0x428>
 80069ce:	07ea      	lsls	r2, r5, #31
 80069d0:	f8da 1000 	ldr.w	r1, [sl]
 80069d4:	f8db 3000 	ldr.w	r3, [fp]
 80069d8:	d413      	bmi.n	8006a02 <__ssvfscanf_r+0xc4e>
 80069da:	781a      	ldrb	r2, [r3, #0]
 80069dc:	1888      	adds	r0, r1, r2
 80069de:	7842      	ldrb	r2, [r0, #1]
 80069e0:	f002 0008 	and.w	r0, r2, #8
 80069e4:	b2c2      	uxtb	r2, r0
 80069e6:	2a00      	cmp	r2, #0
 80069e8:	f47f ac40 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 80069ec:	f8db 6004 	ldr.w	r6, [fp, #4]
 80069f0:	3301      	adds	r3, #1
 80069f2:	1e70      	subs	r0, r6, #1
 80069f4:	2601      	movs	r6, #1
 80069f6:	2800      	cmp	r0, #0
 80069f8:	f8cb 0004 	str.w	r0, [fp, #4]
 80069fc:	f8cb 3000 	str.w	r3, [fp]
 8006a00:	dd29      	ble.n	8006a56 <__ssvfscanf_r+0xca2>
 8006a02:	7818      	ldrb	r0, [r3, #0]
 8006a04:	1c5a      	adds	r2, r3, #1
 8006a06:	180b      	adds	r3, r1, r0
 8006a08:	7858      	ldrb	r0, [r3, #1]
 8006a0a:	f000 0308 	and.w	r3, r0, #8
 8006a0e:	b2d8      	uxtb	r0, r3
 8006a10:	2800      	cmp	r0, #0
 8006a12:	f47f ac2b 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 8006a16:	f8db 7004 	ldr.w	r7, [fp, #4]
 8006a1a:	3601      	adds	r6, #1
 8006a1c:	1e7b      	subs	r3, r7, #1
 8006a1e:	42b5      	cmp	r5, r6
 8006a20:	e88b 000c 	stmia.w	fp, {r2, r3}
 8006a24:	4637      	mov	r7, r6
 8006a26:	f43f ac21 	beq.w	800626c <__ssvfscanf_r+0x4b8>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	dd1f      	ble.n	8006a6e <__ssvfscanf_r+0xcba>
 8006a2e:	1c53      	adds	r3, r2, #1
 8006a30:	7812      	ldrb	r2, [r2, #0]
 8006a32:	1888      	adds	r0, r1, r2
 8006a34:	7842      	ldrb	r2, [r0, #1]
 8006a36:	f002 0008 	and.w	r0, r2, #8
 8006a3a:	b2c2      	uxtb	r2, r0
 8006a3c:	2a00      	cmp	r2, #0
 8006a3e:	f47f ac15 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 8006a42:	f8db 6004 	ldr.w	r6, [fp, #4]
 8006a46:	f8cb 3000 	str.w	r3, [fp]
 8006a4a:	1e70      	subs	r0, r6, #1
 8006a4c:	1c7e      	adds	r6, r7, #1
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	f8cb 0004 	str.w	r0, [fp, #4]
 8006a54:	dcd5      	bgt.n	8006a02 <__ssvfscanf_r+0xc4e>
 8006a56:	4620      	mov	r0, r4
 8006a58:	4659      	mov	r1, fp
 8006a5a:	f002 f985 	bl	8008d68 <__ssrefill_r>
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	f47f ac04 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 8006a64:	f8da 1000 	ldr.w	r1, [sl]
 8006a68:	f8db 3000 	ldr.w	r3, [fp]
 8006a6c:	e7c9      	b.n	8006a02 <__ssvfscanf_r+0xc4e>
 8006a6e:	4620      	mov	r0, r4
 8006a70:	4659      	mov	r1, fp
 8006a72:	f002 f979 	bl	8008d68 <__ssrefill_r>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f47f abf8 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 8006a7c:	f8da 1000 	ldr.w	r1, [sl]
 8006a80:	f8db 2000 	ldr.w	r2, [fp]
 8006a84:	e7d3      	b.n	8006a2e <__ssvfscanf_r+0xc7a>
 8006a86:	9e06      	ldr	r6, [sp, #24]
 8006a88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a8a:	ebc6 0108 	rsb	r1, r6, r8
 8006a8e:	9e08      	ldr	r6, [sp, #32]
 8006a90:	2300      	movs	r3, #0
 8006a92:	1c45      	adds	r5, r0, #1
 8006a94:	f888 3000 	strb.w	r3, [r8]
 8006a98:	4489      	add	r9, r1
 8006a9a:	9509      	str	r5, [sp, #36]	; 0x24
 8006a9c:	4632      	mov	r2, r6
 8006a9e:	f7ff b9da 	b.w	8005e56 <__ssvfscanf_r+0xa2>
 8006aa2:	f1bc 0f02 	cmp.w	ip, #2
 8006aa6:	f47f ae03 	bne.w	80066b0 <__ssvfscanf_r+0x8fc>
 8006aaa:	f04f 0c03 	mov.w	ip, #3
 8006aae:	e50a      	b.n	80064c6 <__ssvfscanf_r+0x712>
 8006ab0:	2e03      	cmp	r6, #3
 8006ab2:	f43f ae02 	beq.w	80066ba <__ssvfscanf_r+0x906>
 8006ab6:	2e05      	cmp	r6, #5
 8006ab8:	f43f adff 	beq.w	80066ba <__ssvfscanf_r+0x906>
 8006abc:	e516      	b.n	80064ec <__ssvfscanf_r+0x738>
 8006abe:	462a      	mov	r2, r5
 8006ac0:	7035      	strb	r5, [r6, #0]
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ac8:	9d07      	ldr	r5, [sp, #28]
 8006aca:	47a8      	blx	r5
 8006acc:	f018 0f20 	tst.w	r8, #32
 8006ad0:	d16e      	bne.n	8006bb0 <__ssvfscanf_r+0xdfc>
 8006ad2:	f018 0f04 	tst.w	r8, #4
 8006ad6:	f000 8102 	beq.w	8006cde <__ssvfscanf_r+0xf2a>
 8006ada:	9905      	ldr	r1, [sp, #20]
 8006adc:	680a      	ldr	r2, [r1, #0]
 8006ade:	1d0b      	adds	r3, r1, #4
 8006ae0:	9305      	str	r3, [sp, #20]
 8006ae2:	8010      	strh	r0, [r2, #0]
 8006ae4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ae6:	1c45      	adds	r5, r0, #1
 8006ae8:	9509      	str	r5, [sp, #36]	; 0x24
 8006aea:	e4b5      	b.n	8006458 <__ssvfscanf_r+0x6a4>
 8006aec:	2100      	movs	r1, #0
 8006aee:	2208      	movs	r2, #8
 8006af0:	a812      	add	r0, sp, #72	; 0x48
 8006af2:	f000 fd39 	bl	8007568 <memset>
 8006af6:	f018 0710 	ands.w	r7, r8, #16
 8006afa:	9706      	str	r7, [sp, #24]
 8006afc:	f040 808e 	bne.w	8006c1c <__ssvfscanf_r+0xe68>
 8006b00:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8006b04:	4646      	mov	r6, r8
 8006b06:	1d32      	adds	r2, r6, #4
 8006b08:	f8d8 7000 	ldr.w	r7, [r8]
 8006b0c:	9205      	str	r2, [sp, #20]
 8006b0e:	4659      	mov	r1, fp
 8006b10:	f04f 0800 	mov.w	r8, #0
 8006b14:	46a3      	mov	fp, r4
 8006b16:	ae56      	add	r6, sp, #344	; 0x158
 8006b18:	460c      	mov	r4, r1
 8006b1a:	f000 fa3f 	bl	8006f9c <__locale_mb_cur_max>
 8006b1e:	4540      	cmp	r0, r8
 8006b20:	d043      	beq.n	8006baa <__ssvfscanf_r+0xdf6>
 8006b22:	6820      	ldr	r0, [r4, #0]
 8006b24:	6863      	ldr	r3, [r4, #4]
 8006b26:	f810 1b01 	ldrb.w	r1, [r0], #1
 8006b2a:	1e5a      	subs	r2, r3, #1
 8006b2c:	f806 1008 	strb.w	r1, [r6, r8]
 8006b30:	6020      	str	r0, [r4, #0]
 8006b32:	f108 0801 	add.w	r8, r8, #1
 8006b36:	a812      	add	r0, sp, #72	; 0x48
 8006b38:	6062      	str	r2, [r4, #4]
 8006b3a:	4639      	mov	r1, r7
 8006b3c:	9000      	str	r0, [sp, #0]
 8006b3e:	4632      	mov	r2, r6
 8006b40:	4658      	mov	r0, fp
 8006b42:	4643      	mov	r3, r8
 8006b44:	f000 fcce 	bl	80074e4 <_mbrtowc_r>
 8006b48:	1c41      	adds	r1, r0, #1
 8006b4a:	d02e      	beq.n	8006baa <__ssvfscanf_r+0xdf6>
 8006b4c:	bb18      	cbnz	r0, 8006b96 <__ssvfscanf_r+0xde2>
 8006b4e:	9b06      	ldr	r3, [sp, #24]
 8006b50:	b903      	cbnz	r3, 8006b54 <__ssvfscanf_r+0xda0>
 8006b52:	603b      	str	r3, [r7, #0]
 8006b54:	9906      	ldr	r1, [sp, #24]
 8006b56:	44c1      	add	r9, r8
 8006b58:	3d01      	subs	r5, #1
 8006b5a:	bb19      	cbnz	r1, 8006ba4 <__ssvfscanf_r+0xdf0>
 8006b5c:	3704      	adds	r7, #4
 8006b5e:	4688      	mov	r8, r1
 8006b60:	6862      	ldr	r2, [r4, #4]
 8006b62:	2a00      	cmp	r2, #0
 8006b64:	dd09      	ble.n	8006b7a <__ssvfscanf_r+0xdc6>
 8006b66:	2d00      	cmp	r5, #0
 8006b68:	d1d7      	bne.n	8006b1a <__ssvfscanf_r+0xd66>
 8006b6a:	4625      	mov	r5, r4
 8006b6c:	465c      	mov	r4, fp
 8006b6e:	46ab      	mov	fp, r5
 8006b70:	9d06      	ldr	r5, [sp, #24]
 8006b72:	2d00      	cmp	r5, #0
 8006b74:	f43f ae6c 	beq.w	8006850 <__ssvfscanf_r+0xa9c>
 8006b78:	e66d      	b.n	8006856 <__ssvfscanf_r+0xaa2>
 8006b7a:	4658      	mov	r0, fp
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	f002 f8f3 	bl	8008d68 <__ssrefill_r>
 8006b82:	2800      	cmp	r0, #0
 8006b84:	d0ef      	beq.n	8006b66 <__ssvfscanf_r+0xdb2>
 8006b86:	4620      	mov	r0, r4
 8006b88:	465c      	mov	r4, fp
 8006b8a:	4683      	mov	fp, r0
 8006b8c:	f1b8 0f00 	cmp.w	r8, #0
 8006b90:	d0ee      	beq.n	8006b70 <__ssvfscanf_r+0xdbc>
 8006b92:	f7ff ba10 	b.w	8005fb6 <__ssvfscanf_r+0x202>
 8006b96:	3002      	adds	r0, #2
 8006b98:	d0e2      	beq.n	8006b60 <__ssvfscanf_r+0xdac>
 8006b9a:	9906      	ldr	r1, [sp, #24]
 8006b9c:	44c1      	add	r9, r8
 8006b9e:	3d01      	subs	r5, #1
 8006ba0:	2900      	cmp	r1, #0
 8006ba2:	d0db      	beq.n	8006b5c <__ssvfscanf_r+0xda8>
 8006ba4:	f04f 0800 	mov.w	r8, #0
 8006ba8:	e7da      	b.n	8006b60 <__ssvfscanf_r+0xdac>
 8006baa:	46a3      	mov	fp, r4
 8006bac:	f7ff ba03 	b.w	8005fb6 <__ssvfscanf_r+0x202>
 8006bb0:	9d05      	ldr	r5, [sp, #20]
 8006bb2:	6829      	ldr	r1, [r5, #0]
 8006bb4:	1d2a      	adds	r2, r5, #4
 8006bb6:	9205      	str	r2, [sp, #20]
 8006bb8:	6008      	str	r0, [r1, #0]
 8006bba:	e793      	b.n	8006ae4 <__ssvfscanf_r+0xd30>
 8006bbc:	2e00      	cmp	r6, #0
 8006bbe:	f47f ab55 	bne.w	800626c <__ssvfscanf_r+0x4b8>
 8006bc2:	f7ff b94e 	b.w	8005e62 <__ssvfscanf_r+0xae>
 8006bc6:	f428 7860 	bic.w	r8, r8, #896	; 0x380
 8006bca:	f1b9 0f00 	cmp.w	r9, #0
 8006bce:	d002      	beq.n	8006bd6 <__ssvfscanf_r+0xe22>
 8006bd0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006bd4:	3501      	adds	r5, #1
 8006bd6:	9806      	ldr	r0, [sp, #24]
 8006bd8:	1c41      	adds	r1, r0, #1
 8006bda:	9106      	str	r1, [sp, #24]
 8006bdc:	e418      	b.n	8006410 <__ssvfscanf_r+0x65c>
 8006bde:	9f05      	ldr	r7, [sp, #20]
 8006be0:	2201      	movs	r2, #1
 8006be2:	6839      	ldr	r1, [r7, #0]
 8006be4:	4620      	mov	r0, r4
 8006be6:	f8cd b000 	str.w	fp, [sp]
 8006bea:	462b      	mov	r3, r5
 8006bec:	f002 f8da 	bl	8008da4 <_sfread_r>
 8006bf0:	1d3a      	adds	r2, r7, #4
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	f43f a9df 	beq.w	8005fb6 <__ssvfscanf_r+0x202>
 8006bf8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006bfa:	4481      	add	r9, r0
 8006bfc:	3501      	adds	r5, #1
 8006bfe:	9509      	str	r5, [sp, #36]	; 0x24
 8006c00:	9205      	str	r2, [sp, #20]
 8006c02:	9e08      	ldr	r6, [sp, #32]
 8006c04:	f7ff b926 	b.w	8005e54 <__ssvfscanf_r+0xa0>
 8006c08:	07bd      	lsls	r5, r7, #30
 8006c0a:	f140 8084 	bpl.w	8006d16 <__ssvfscanf_r+0xf62>
 8006c0e:	9805      	ldr	r0, [sp, #20]
 8006c10:	6801      	ldr	r1, [r0, #0]
 8006c12:	1d06      	adds	r6, r0, #4
 8006c14:	9605      	str	r6, [sp, #20]
 8006c16:	e9c1 2300 	strd	r2, r3, [r1]
 8006c1a:	e4f3      	b.n	8006604 <__ssvfscanf_r+0x850>
 8006c1c:	2700      	movs	r7, #0
 8006c1e:	e776      	b.n	8006b0e <__ssvfscanf_r+0xd5a>
 8006c20:	f10d 0844 	add.w	r8, sp, #68	; 0x44
 8006c24:	e600      	b.n	8006828 <__ssvfscanf_r+0xa74>
 8006c26:	9406      	str	r4, [sp, #24]
 8006c28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c2a:	e629      	b.n	8006880 <__ssvfscanf_r+0xacc>
 8006c2c:	f048 0801 	orr.w	r8, r8, #1
 8006c30:	e55d      	b.n	80066ee <__ssvfscanf_r+0x93a>
 8006c32:	78b3      	ldrb	r3, [r6, #2]
 8006c34:	f048 0802 	orr.w	r8, r8, #2
 8006c38:	3602      	adds	r6, #2
 8006c3a:	f7ff b936 	b.w	8005eaa <__ssvfscanf_r+0xf6>
 8006c3e:	1b51      	subs	r1, r2, r5
 8006c40:	1958      	adds	r0, r3, r5
 8006c42:	1976      	adds	r6, r6, r5
 8006c44:	f8cb 1004 	str.w	r1, [fp, #4]
 8006c48:	f8cb 0000 	str.w	r0, [fp]
 8006c4c:	f7ff bb0e 	b.w	800626c <__ssvfscanf_r+0x4b8>
 8006c50:	f018 0f01 	tst.w	r8, #1
 8006c54:	d10e      	bne.n	8006c74 <__ssvfscanf_r+0xec0>
 8006c56:	f018 0f02 	tst.w	r8, #2
 8006c5a:	d00b      	beq.n	8006c74 <__ssvfscanf_r+0xec0>
 8006c5c:	9d05      	ldr	r5, [sp, #20]
 8006c5e:	464e      	mov	r6, r9
 8006c60:	6828      	ldr	r0, [r5, #0]
 8006c62:	17f3      	asrs	r3, r6, #31
 8006c64:	3504      	adds	r5, #4
 8006c66:	f8c0 9000 	str.w	r9, [r0]
 8006c6a:	6043      	str	r3, [r0, #4]
 8006c6c:	9505      	str	r5, [sp, #20]
 8006c6e:	9e08      	ldr	r6, [sp, #32]
 8006c70:	f7ff b8f0 	b.w	8005e54 <__ssvfscanf_r+0xa0>
 8006c74:	9f05      	ldr	r7, [sp, #20]
 8006c76:	9e08      	ldr	r6, [sp, #32]
 8006c78:	6839      	ldr	r1, [r7, #0]
 8006c7a:	3704      	adds	r7, #4
 8006c7c:	f8c1 9000 	str.w	r9, [r1]
 8006c80:	9705      	str	r7, [sp, #20]
 8006c82:	f7ff b8e7 	b.w	8005e54 <__ssvfscanf_r+0xa0>
 8006c86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c88:	4620      	mov	r0, r4
 8006c8a:	1c59      	adds	r1, r3, #1
 8006c8c:	230a      	movs	r3, #10
 8006c8e:	f001 fd1b 	bl	80086c8 <_strtol_r>
 8006c92:	1b42      	subs	r2, r0, r5
 8006c94:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c96:	f20d 26ab 	addw	r6, sp, #683	; 0x2ab
 8006c9a:	42b5      	cmp	r5, r6
 8006c9c:	bf24      	itt	cs
 8006c9e:	f20d 25aa 	addwcs	r5, sp, #682	; 0x2aa
 8006ca2:	950c      	strcs	r5, [sp, #48]	; 0x30
 8006ca4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006ca6:	49b0      	ldr	r1, [pc, #704]	; (8006f68 <__ssvfscanf_r+0x11b4>)
 8006ca8:	f000 fd8c 	bl	80077c4 <sprintf>
 8006cac:	e49a      	b.n	80065e4 <__ssvfscanf_r+0x830>
 8006cae:	9806      	ldr	r0, [sp, #24]
 8006cb0:	f8dd e034 	ldr.w	lr, [sp, #52]	; 0x34
 8006cb4:	ebce 0100 	rsb	r1, lr, r0
 8006cb8:	424a      	negs	r2, r1
 8006cba:	2900      	cmp	r1, #0
 8006cbc:	f43f ac92 	beq.w	80065e4 <__ssvfscanf_r+0x830>
 8006cc0:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006cc4:	e7e6      	b.n	8006c94 <__ssvfscanf_r+0xee0>
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	4659      	mov	r1, fp
 8006cca:	f002 f84d 	bl	8008d68 <__ssrefill_r>
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	f47f aed9 	bne.w	8006a86 <__ssvfscanf_r+0xcd2>
 8006cd4:	f8db 2000 	ldr.w	r2, [fp]
 8006cd8:	3701      	adds	r7, #1
 8006cda:	f7ff ba5c 	b.w	8006196 <__ssvfscanf_r+0x3e2>
 8006cde:	f018 0201 	ands.w	r2, r8, #1
 8006ce2:	f47f af65 	bne.w	8006bb0 <__ssvfscanf_r+0xdfc>
 8006ce6:	f018 0f02 	tst.w	r8, #2
 8006cea:	f43f af61 	beq.w	8006bb0 <__ssvfscanf_r+0xdfc>
 8006cee:	9d07      	ldr	r5, [sp, #28]
 8006cf0:	f648 1ea9 	movw	lr, #35241	; 0x89a9
 8006cf4:	f6c0 0e00 	movt	lr, #2048	; 0x800
 8006cf8:	4575      	cmp	r5, lr
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	4639      	mov	r1, r7
 8006cfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d00:	f000 812e 	beq.w	8006f60 <__ssvfscanf_r+0x11ac>
 8006d04:	f001 fd78 	bl	80087f8 <_strtoll_r>
 8006d08:	9a05      	ldr	r2, [sp, #20]
 8006d0a:	6813      	ldr	r3, [r2, #0]
 8006d0c:	1d15      	adds	r5, r2, #4
 8006d0e:	9505      	str	r5, [sp, #20]
 8006d10:	e883 0003 	stmia.w	r3, {r0, r1}
 8006d14:	e6e6      	b.n	8006ae4 <__ssvfscanf_r+0xd30>
 8006d16:	9f05      	ldr	r7, [sp, #20]
 8006d18:	1d3e      	adds	r6, r7, #4
 8006d1a:	9f05      	ldr	r7, [sp, #20]
 8006d1c:	683d      	ldr	r5, [r7, #0]
 8006d1e:	9003      	str	r0, [sp, #12]
 8006d20:	9102      	str	r1, [sp, #8]
 8006d22:	f000 fcbb 	bl	800769c <__fpclassifyd>
 8006d26:	9a03      	ldr	r2, [sp, #12]
 8006d28:	9b02      	ldr	r3, [sp, #8]
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	f000 8087 	beq.w	8006e3e <__ssvfscanf_r+0x108a>
 8006d30:	4610      	mov	r0, r2
 8006d32:	4619      	mov	r1, r3
 8006d34:	f7f9 fe02 	bl	800093c <__aeabi_d2f>
 8006d38:	9605      	str	r6, [sp, #20]
 8006d3a:	6028      	str	r0, [r5, #0]
 8006d3c:	e462      	b.n	8006604 <__ssvfscanf_r+0x850>
 8006d3e:	f427 67f0 	bic.w	r7, r7, #1920	; 0x780
 8006d42:	2601      	movs	r6, #1
 8006d44:	f7ff bbbf 	b.w	80064c6 <__ssvfscanf_r+0x712>
 8006d48:	f000 f928 	bl	8006f9c <__locale_mb_cur_max>
 8006d4c:	42b0      	cmp	r0, r6
 8006d4e:	f43f a932 	beq.w	8005fb6 <__ssvfscanf_r+0x202>
 8006d52:	f8db 3000 	ldr.w	r3, [fp]
 8006d56:	f8db 2004 	ldr.w	r2, [fp, #4]
 8006d5a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006d5e:	1e51      	subs	r1, r2, #1
 8006d60:	55b8      	strb	r0, [r7, r6]
 8006d62:	f8cb 3000 	str.w	r3, [fp]
 8006d66:	3601      	adds	r6, #1
 8006d68:	ab14      	add	r3, sp, #80	; 0x50
 8006d6a:	f8cb 1004 	str.w	r1, [fp, #4]
 8006d6e:	4620      	mov	r0, r4
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	4641      	mov	r1, r8
 8006d74:	463a      	mov	r2, r7
 8006d76:	4633      	mov	r3, r6
 8006d78:	f000 fbb4 	bl	80074e4 <_mbrtowc_r>
 8006d7c:	1c41      	adds	r1, r0, #1
 8006d7e:	f43f a91a 	beq.w	8005fb6 <__ssvfscanf_r+0x202>
 8006d82:	bb48      	cbnz	r0, 8006dd8 <__ssvfscanf_r+0x1024>
 8006d84:	f8c8 0000 	str.w	r0, [r8]
 8006d88:	f000 f8f4 	bl	8006f74 <iswspace>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	d034      	beq.n	8006dfa <__ssvfscanf_r+0x1046>
 8006d90:	2e00      	cmp	r6, #0
 8006d92:	f43f ad59 	beq.w	8006848 <__ssvfscanf_r+0xa94>
 8006d96:	1e75      	subs	r5, r6, #1
 8006d98:	19be      	adds	r6, r7, r6
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	462f      	mov	r7, r5
 8006d9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006da2:	465a      	mov	r2, fp
 8006da4:	f005 0501 	and.w	r5, r5, #1
 8006da8:	f001 ff9e 	bl	8008ce8 <_sungetc_r>
 8006dac:	2f00      	cmp	r7, #0
 8006dae:	f43f ad4b 	beq.w	8006848 <__ssvfscanf_r+0xa94>
 8006db2:	b10d      	cbz	r5, 8006db8 <__ssvfscanf_r+0x1004>
 8006db4:	3f01      	subs	r7, #1
 8006db6:	e006      	b.n	8006dc6 <__ssvfscanf_r+0x1012>
 8006db8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dbc:	465a      	mov	r2, fp
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	f001 ff92 	bl	8008ce8 <_sungetc_r>
 8006dc4:	3f02      	subs	r7, #2
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dcc:	465a      	mov	r2, fp
 8006dce:	f001 ff8b 	bl	8008ce8 <_sungetc_r>
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	d1f0      	bne.n	8006db8 <__ssvfscanf_r+0x1004>
 8006dd6:	e537      	b.n	8006848 <__ssvfscanf_r+0xa94>
 8006dd8:	3002      	adds	r0, #2
 8006dda:	d014      	beq.n	8006e06 <__ssvfscanf_r+0x1052>
 8006ddc:	f8d8 0000 	ldr.w	r0, [r8]
 8006de0:	e7d2      	b.n	8006d88 <__ssvfscanf_r+0xfd4>
 8006de2:	4620      	mov	r0, r4
 8006de4:	4659      	mov	r1, fp
 8006de6:	9203      	str	r2, [sp, #12]
 8006de8:	9302      	str	r3, [sp, #8]
 8006dea:	f001 ffbd 	bl	8008d68 <__ssrefill_r>
 8006dee:	9a03      	ldr	r2, [sp, #12]
 8006df0:	9b02      	ldr	r3, [sp, #8]
 8006df2:	b9c8      	cbnz	r0, 8006e28 <__ssvfscanf_r+0x1074>
 8006df4:	f8db 1000 	ldr.w	r1, [fp]
 8006df8:	e5cd      	b.n	8006996 <__ssvfscanf_r+0xbe2>
 8006dfa:	44b1      	add	r9, r6
 8006dfc:	9e06      	ldr	r6, [sp, #24]
 8006dfe:	3d01      	subs	r5, #1
 8006e00:	bb1e      	cbnz	r6, 8006e4a <__ssvfscanf_r+0x1096>
 8006e02:	f108 0804 	add.w	r8, r8, #4
 8006e06:	f8db 2004 	ldr.w	r2, [fp, #4]
 8006e0a:	2a00      	cmp	r2, #0
 8006e0c:	f73f ad0e 	bgt.w	800682c <__ssvfscanf_r+0xa78>
 8006e10:	4620      	mov	r0, r4
 8006e12:	4659      	mov	r1, fp
 8006e14:	f001 ffa8 	bl	8008d68 <__ssrefill_r>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	f43f ad07 	beq.w	800682c <__ssvfscanf_r+0xa78>
 8006e1e:	2e00      	cmp	r6, #0
 8006e20:	f47f a8c9 	bne.w	8005fb6 <__ssvfscanf_r+0x202>
 8006e24:	e510      	b.n	8006848 <__ssvfscanf_r+0xa94>
 8006e26:	4644      	mov	r4, r8
 8006e28:	42b2      	cmp	r2, r6
 8006e2a:	f47f adb9 	bne.w	80069a0 <__ssvfscanf_r+0xbec>
 8006e2e:	f7ff b8c2 	b.w	8005fb6 <__ssvfscanf_r+0x202>
 8006e32:	f427 67f0 	bic.w	r7, r7, #1920	; 0x780
 8006e36:	f04f 0c01 	mov.w	ip, #1
 8006e3a:	f7ff bb44 	b.w	80064c6 <__ssvfscanf_r+0x712>
 8006e3e:	f000 fcbd 	bl	80077bc <nanf>
 8006e42:	9605      	str	r6, [sp, #20]
 8006e44:	6028      	str	r0, [r5, #0]
 8006e46:	f7ff bbdd 	b.w	8006604 <__ssvfscanf_r+0x850>
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	e7db      	b.n	8006e06 <__ssvfscanf_r+0x1052>
 8006e4e:	9f04      	ldr	r7, [sp, #16]
 8006e50:	45b8      	cmp	r8, r7
 8006e52:	f67f a806 	bls.w	8005e62 <__ssvfscanf_r+0xae>
 8006e56:	4646      	mov	r6, r8
 8006e58:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e5c:	ebc8 0307 	rsb	r3, r8, r7
 8006e60:	4620      	mov	r0, r4
 8006e62:	465a      	mov	r2, fp
 8006e64:	43dd      	mvns	r5, r3
 8006e66:	f001 ff3f 	bl	8008ce8 <_sungetc_r>
 8006e6a:	42be      	cmp	r6, r7
 8006e6c:	f005 0501 	and.w	r5, r5, #1
 8006e70:	f43e aff7 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006e74:	b11d      	cbz	r5, 8006e7e <__ssvfscanf_r+0x10ca>
 8006e76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	e008      	b.n	8006e90 <__ssvfscanf_r+0x10dc>
 8006e7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e82:	465a      	mov	r2, fp
 8006e84:	4620      	mov	r0, r4
 8006e86:	f001 ff2f 	bl	8008ce8 <_sungetc_r>
 8006e8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e8e:	4620      	mov	r0, r4
 8006e90:	465a      	mov	r2, fp
 8006e92:	f001 ff29 	bl	8008ce8 <_sungetc_r>
 8006e96:	9d04      	ldr	r5, [sp, #16]
 8006e98:	42ae      	cmp	r6, r5
 8006e9a:	d1f0      	bne.n	8006e7e <__ssvfscanf_r+0x10ca>
 8006e9c:	f7fe bfe1 	b.w	8005e62 <__ssvfscanf_r+0xae>
 8006ea0:	9f04      	ldr	r7, [sp, #16]
 8006ea2:	45b8      	cmp	r8, r7
 8006ea4:	f67e afdd 	bls.w	8005e62 <__ssvfscanf_r+0xae>
 8006ea8:	9f04      	ldr	r7, [sp, #16]
 8006eaa:	4646      	mov	r6, r8
 8006eac:	ebc8 0507 	rsb	r5, r8, r7
 8006eb0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006eb4:	43eb      	mvns	r3, r5
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	465a      	mov	r2, fp
 8006eba:	f003 0501 	and.w	r5, r3, #1
 8006ebe:	f001 ff13 	bl	8008ce8 <_sungetc_r>
 8006ec2:	42be      	cmp	r6, r7
 8006ec4:	f43e afcd 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006ec8:	b14d      	cbz	r5, 8006ede <__ssvfscanf_r+0x112a>
 8006eca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ece:	4620      	mov	r0, r4
 8006ed0:	465a      	mov	r2, fp
 8006ed2:	f001 ff09 	bl	8008ce8 <_sungetc_r>
 8006ed6:	9f04      	ldr	r7, [sp, #16]
 8006ed8:	42be      	cmp	r6, r7
 8006eda:	f43e afc2 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006ede:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ee2:	465a      	mov	r2, fp
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	f001 feff 	bl	8008ce8 <_sungetc_r>
 8006eea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006eee:	4620      	mov	r0, r4
 8006ef0:	465a      	mov	r2, fp
 8006ef2:	f001 fef9 	bl	8008ce8 <_sungetc_r>
 8006ef6:	9d04      	ldr	r5, [sp, #16]
 8006ef8:	42ae      	cmp	r6, r5
 8006efa:	d1f0      	bne.n	8006ede <__ssvfscanf_r+0x112a>
 8006efc:	f7fe bfb1 	b.w	8005e62 <__ssvfscanf_r+0xae>
 8006f00:	9d04      	ldr	r5, [sp, #16]
 8006f02:	45a8      	cmp	r8, r5
 8006f04:	f67e afad 	bls.w	8005e62 <__ssvfscanf_r+0xae>
 8006f08:	ebc8 0005 	rsb	r0, r8, r5
 8006f0c:	4646      	mov	r6, r8
 8006f0e:	43c7      	mvns	r7, r0
 8006f10:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f14:	4620      	mov	r0, r4
 8006f16:	465a      	mov	r2, fp
 8006f18:	f001 fee6 	bl	8008ce8 <_sungetc_r>
 8006f1c:	f007 0501 	and.w	r5, r7, #1
 8006f20:	9f04      	ldr	r7, [sp, #16]
 8006f22:	42be      	cmp	r6, r7
 8006f24:	f43e af9d 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006f28:	b14d      	cbz	r5, 8006f3e <__ssvfscanf_r+0x118a>
 8006f2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f2e:	4620      	mov	r0, r4
 8006f30:	465a      	mov	r2, fp
 8006f32:	f001 fed9 	bl	8008ce8 <_sungetc_r>
 8006f36:	9f04      	ldr	r7, [sp, #16]
 8006f38:	42be      	cmp	r6, r7
 8006f3a:	f43e af92 	beq.w	8005e62 <__ssvfscanf_r+0xae>
 8006f3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f42:	465a      	mov	r2, fp
 8006f44:	4620      	mov	r0, r4
 8006f46:	f001 fecf 	bl	8008ce8 <_sungetc_r>
 8006f4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f4e:	4620      	mov	r0, r4
 8006f50:	465a      	mov	r2, fp
 8006f52:	f001 fec9 	bl	8008ce8 <_sungetc_r>
 8006f56:	9d04      	ldr	r5, [sp, #16]
 8006f58:	42ae      	cmp	r6, r5
 8006f5a:	d1f0      	bne.n	8006f3e <__ssvfscanf_r+0x118a>
 8006f5c:	f7fe bf81 	b.w	8005e62 <__ssvfscanf_r+0xae>
 8006f60:	f001 fdca 	bl	8008af8 <_strtoull_r>
 8006f64:	e6d0      	b.n	8006d08 <__ssvfscanf_r+0xf54>
 8006f66:	bf00      	nop
 8006f68:	0800e56c 	.word	0x0800e56c

08006f6c <__sfp_lock_acquire>:
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop

08006f70 <__sfp_lock_release>:
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop

08006f74 <iswspace>:
 8006f74:	28ff      	cmp	r0, #255	; 0xff
 8006f76:	d807      	bhi.n	8006f88 <iswspace+0x14>
 8006f78:	4b04      	ldr	r3, [pc, #16]	; (8006f8c <iswspace+0x18>)
 8006f7a:	6819      	ldr	r1, [r3, #0]
 8006f7c:	1808      	adds	r0, r1, r0
 8006f7e:	7842      	ldrb	r2, [r0, #1]
 8006f80:	f002 0308 	and.w	r3, r2, #8
 8006f84:	b2d8      	uxtb	r0, r3
 8006f86:	4770      	bx	lr
 8006f88:	2000      	movs	r0, #0
 8006f8a:	4770      	bx	lr
 8006f8c:	200000e4 	.word	0x200000e4

08006f90 <__locale_charset>:
 8006f90:	f240 504c 	movw	r0, #1356	; 0x54c
 8006f94:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop

08006f9c <__locale_mb_cur_max>:
 8006f9c:	f240 536c 	movw	r3, #1388	; 0x56c
 8006fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006fa4:	6818      	ldr	r0, [r3, #0]
 8006fa6:	4770      	bx	lr

08006fa8 <_localeconv_r>:
 8006fa8:	f240 5014 	movw	r0, #1300	; 0x514
 8006fac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop

08006fb4 <_malloc_r>:
 8006fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb8:	f101 050b 	add.w	r5, r1, #11
 8006fbc:	2d16      	cmp	r5, #22
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	4606      	mov	r6, r0
 8006fc2:	d927      	bls.n	8007014 <_malloc_r+0x60>
 8006fc4:	f035 0507 	bics.w	r5, r5, #7
 8006fc8:	d427      	bmi.n	800701a <_malloc_r+0x66>
 8006fca:	42a9      	cmp	r1, r5
 8006fcc:	d825      	bhi.n	800701a <_malloc_r+0x66>
 8006fce:	4630      	mov	r0, r6
 8006fd0:	f000 fb60 	bl	8007694 <__malloc_lock>
 8006fd4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8006fd8:	d223      	bcs.n	8007022 <_malloc_r+0x6e>
 8006fda:	4fb9      	ldr	r7, [pc, #740]	; (80072c0 <_malloc_r+0x30c>)
 8006fdc:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8006fe0:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8006fe4:	68d4      	ldr	r4, [r2, #12]
 8006fe6:	4294      	cmp	r4, r2
 8006fe8:	f000 81d8 	beq.w	800739c <_malloc_r+0x3e8>
 8006fec:	6863      	ldr	r3, [r4, #4]
 8006fee:	68e2      	ldr	r2, [r4, #12]
 8006ff0:	f023 0103 	bic.w	r1, r3, #3
 8006ff4:	1863      	adds	r3, r4, r1
 8006ff6:	6858      	ldr	r0, [r3, #4]
 8006ff8:	68a1      	ldr	r1, [r4, #8]
 8006ffa:	f040 0001 	orr.w	r0, r0, #1
 8006ffe:	6058      	str	r0, [r3, #4]
 8007000:	60ca      	str	r2, [r1, #12]
 8007002:	6091      	str	r1, [r2, #8]
 8007004:	4630      	mov	r0, r6
 8007006:	f000 fb47 	bl	8007698 <__malloc_unlock>
 800700a:	3408      	adds	r4, #8
 800700c:	4620      	mov	r0, r4
 800700e:	b003      	add	sp, #12
 8007010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007014:	2510      	movs	r5, #16
 8007016:	42a9      	cmp	r1, r5
 8007018:	d9d9      	bls.n	8006fce <_malloc_r+0x1a>
 800701a:	240c      	movs	r4, #12
 800701c:	6034      	str	r4, [r6, #0]
 800701e:	2400      	movs	r4, #0
 8007020:	e7f4      	b.n	800700c <_malloc_r+0x58>
 8007022:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8007026:	f000 8089 	beq.w	800713c <_malloc_r+0x188>
 800702a:	f1bc 0f04 	cmp.w	ip, #4
 800702e:	f200 8153 	bhi.w	80072d8 <_malloc_r+0x324>
 8007032:	ea4f 1795 	mov.w	r7, r5, lsr #6
 8007036:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 800703a:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800703e:	4fa0      	ldr	r7, [pc, #640]	; (80072c0 <_malloc_r+0x30c>)
 8007040:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8007044:	68cc      	ldr	r4, [r1, #12]
 8007046:	42a1      	cmp	r1, r4
 8007048:	d105      	bne.n	8007056 <_malloc_r+0xa2>
 800704a:	e00c      	b.n	8007066 <_malloc_r+0xb2>
 800704c:	2a00      	cmp	r2, #0
 800704e:	da7a      	bge.n	8007146 <_malloc_r+0x192>
 8007050:	68e4      	ldr	r4, [r4, #12]
 8007052:	42a1      	cmp	r1, r4
 8007054:	d007      	beq.n	8007066 <_malloc_r+0xb2>
 8007056:	6863      	ldr	r3, [r4, #4]
 8007058:	f023 0003 	bic.w	r0, r3, #3
 800705c:	1b42      	subs	r2, r0, r5
 800705e:	2a0f      	cmp	r2, #15
 8007060:	ddf4      	ble.n	800704c <_malloc_r+0x98>
 8007062:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8007066:	f10e 0c01 	add.w	ip, lr, #1
 800706a:	4b95      	ldr	r3, [pc, #596]	; (80072c0 <_malloc_r+0x30c>)
 800706c:	693c      	ldr	r4, [r7, #16]
 800706e:	f103 0e08 	add.w	lr, r3, #8
 8007072:	4574      	cmp	r4, lr
 8007074:	f000 8170 	beq.w	8007358 <_malloc_r+0x3a4>
 8007078:	6861      	ldr	r1, [r4, #4]
 800707a:	f021 0103 	bic.w	r1, r1, #3
 800707e:	1b4a      	subs	r2, r1, r5
 8007080:	2a0f      	cmp	r2, #15
 8007082:	f300 8156 	bgt.w	8007332 <_malloc_r+0x37e>
 8007086:	2a00      	cmp	r2, #0
 8007088:	f8c3 e014 	str.w	lr, [r3, #20]
 800708c:	f8c3 e010 	str.w	lr, [r3, #16]
 8007090:	da67      	bge.n	8007162 <_malloc_r+0x1ae>
 8007092:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007096:	f080 812d 	bcs.w	80072f4 <_malloc_r+0x340>
 800709a:	08c9      	lsrs	r1, r1, #3
 800709c:	1088      	asrs	r0, r1, #2
 800709e:	f04f 0801 	mov.w	r8, #1
 80070a2:	fa08 f800 	lsl.w	r8, r8, r0
 80070a6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	6888      	ldr	r0, [r1, #8]
 80070ae:	ea48 0202 	orr.w	r2, r8, r2
 80070b2:	60e1      	str	r1, [r4, #12]
 80070b4:	60a0      	str	r0, [r4, #8]
 80070b6:	605a      	str	r2, [r3, #4]
 80070b8:	608c      	str	r4, [r1, #8]
 80070ba:	60c4      	str	r4, [r0, #12]
 80070bc:	2001      	movs	r0, #1
 80070be:	ea4f 04ac 	mov.w	r4, ip, asr #2
 80070c2:	fa00 f004 	lsl.w	r0, r0, r4
 80070c6:	4290      	cmp	r0, r2
 80070c8:	d855      	bhi.n	8007176 <_malloc_r+0x1c2>
 80070ca:	4202      	tst	r2, r0
 80070cc:	d106      	bne.n	80070dc <_malloc_r+0x128>
 80070ce:	f02c 0c03 	bic.w	ip, ip, #3
 80070d2:	0040      	lsls	r0, r0, #1
 80070d4:	4202      	tst	r2, r0
 80070d6:	f10c 0c04 	add.w	ip, ip, #4
 80070da:	d0fa      	beq.n	80070d2 <_malloc_r+0x11e>
 80070dc:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 80070e0:	464c      	mov	r4, r9
 80070e2:	46e0      	mov	r8, ip
 80070e4:	68e3      	ldr	r3, [r4, #12]
 80070e6:	429c      	cmp	r4, r3
 80070e8:	d107      	bne.n	80070fa <_malloc_r+0x146>
 80070ea:	e137      	b.n	800735c <_malloc_r+0x3a8>
 80070ec:	2a00      	cmp	r2, #0
 80070ee:	f280 815f 	bge.w	80073b0 <_malloc_r+0x3fc>
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	429c      	cmp	r4, r3
 80070f6:	f000 8131 	beq.w	800735c <_malloc_r+0x3a8>
 80070fa:	6859      	ldr	r1, [r3, #4]
 80070fc:	f021 0103 	bic.w	r1, r1, #3
 8007100:	1b4a      	subs	r2, r1, r5
 8007102:	2a0f      	cmp	r2, #15
 8007104:	ddf2      	ble.n	80070ec <_malloc_r+0x138>
 8007106:	461c      	mov	r4, r3
 8007108:	68d8      	ldr	r0, [r3, #12]
 800710a:	f854 cf08 	ldr.w	ip, [r4, #8]!
 800710e:	1959      	adds	r1, r3, r5
 8007110:	f045 0801 	orr.w	r8, r5, #1
 8007114:	f042 0501 	orr.w	r5, r2, #1
 8007118:	f8cc 000c 	str.w	r0, [ip, #12]
 800711c:	f8c0 c008 	str.w	ip, [r0, #8]
 8007120:	f8c3 8004 	str.w	r8, [r3, #4]
 8007124:	6179      	str	r1, [r7, #20]
 8007126:	6139      	str	r1, [r7, #16]
 8007128:	f8c1 e00c 	str.w	lr, [r1, #12]
 800712c:	f8c1 e008 	str.w	lr, [r1, #8]
 8007130:	604d      	str	r5, [r1, #4]
 8007132:	508a      	str	r2, [r1, r2]
 8007134:	4630      	mov	r0, r6
 8007136:	f000 faaf 	bl	8007698 <__malloc_unlock>
 800713a:	e767      	b.n	800700c <_malloc_r+0x58>
 800713c:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8007140:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8007144:	e77b      	b.n	800703e <_malloc_r+0x8a>
 8007146:	1822      	adds	r2, r4, r0
 8007148:	6850      	ldr	r0, [r2, #4]
 800714a:	68e3      	ldr	r3, [r4, #12]
 800714c:	68a1      	ldr	r1, [r4, #8]
 800714e:	f040 0001 	orr.w	r0, r0, #1
 8007152:	6050      	str	r0, [r2, #4]
 8007154:	60cb      	str	r3, [r1, #12]
 8007156:	6099      	str	r1, [r3, #8]
 8007158:	4630      	mov	r0, r6
 800715a:	f000 fa9d 	bl	8007698 <__malloc_unlock>
 800715e:	3408      	adds	r4, #8
 8007160:	e754      	b.n	800700c <_malloc_r+0x58>
 8007162:	1862      	adds	r2, r4, r1
 8007164:	6853      	ldr	r3, [r2, #4]
 8007166:	4630      	mov	r0, r6
 8007168:	f043 0101 	orr.w	r1, r3, #1
 800716c:	6051      	str	r1, [r2, #4]
 800716e:	f000 fa93 	bl	8007698 <__malloc_unlock>
 8007172:	3408      	adds	r4, #8
 8007174:	e74a      	b.n	800700c <_malloc_r+0x58>
 8007176:	68bc      	ldr	r4, [r7, #8]
 8007178:	6860      	ldr	r0, [r4, #4]
 800717a:	f020 0903 	bic.w	r9, r0, #3
 800717e:	45a9      	cmp	r9, r5
 8007180:	d304      	bcc.n	800718c <_malloc_r+0x1d8>
 8007182:	ebc5 0309 	rsb	r3, r5, r9
 8007186:	2b0f      	cmp	r3, #15
 8007188:	f300 808d 	bgt.w	80072a6 <_malloc_r+0x2f2>
 800718c:	4a4d      	ldr	r2, [pc, #308]	; (80072c4 <_malloc_r+0x310>)
 800718e:	4b4e      	ldr	r3, [pc, #312]	; (80072c8 <_malloc_r+0x314>)
 8007190:	6811      	ldr	r1, [r2, #0]
 8007192:	6818      	ldr	r0, [r3, #0]
 8007194:	3101      	adds	r1, #1
 8007196:	eb04 0b09 	add.w	fp, r4, r9
 800719a:	eb05 0300 	add.w	r3, r5, r0
 800719e:	f000 8151 	beq.w	8007444 <_malloc_r+0x490>
 80071a2:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 80071a6:	300f      	adds	r0, #15
 80071a8:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 80071ac:	f021 0c0f 	bic.w	ip, r1, #15
 80071b0:	4661      	mov	r1, ip
 80071b2:	4630      	mov	r0, r6
 80071b4:	e88d 1004 	stmia.w	sp, {r2, ip}
 80071b8:	f000 faa4 	bl	8007704 <_sbrk_r>
 80071bc:	e89d 1004 	ldmia.w	sp, {r2, ip}
 80071c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80071c4:	4680      	mov	r8, r0
 80071c6:	f000 8146 	beq.w	8007456 <_malloc_r+0x4a2>
 80071ca:	4583      	cmp	fp, r0
 80071cc:	f200 8108 	bhi.w	80073e0 <_malloc_r+0x42c>
 80071d0:	f8df a100 	ldr.w	sl, [pc, #256]	; 80072d4 <_malloc_r+0x320>
 80071d4:	45c3      	cmp	fp, r8
 80071d6:	f8da 3000 	ldr.w	r3, [sl]
 80071da:	4463      	add	r3, ip
 80071dc:	f8ca 3000 	str.w	r3, [sl]
 80071e0:	f000 813e 	beq.w	8007460 <_malloc_r+0x4ac>
 80071e4:	6812      	ldr	r2, [r2, #0]
 80071e6:	3201      	adds	r2, #1
 80071e8:	f000 814b 	beq.w	8007482 <_malloc_r+0x4ce>
 80071ec:	ebcb 0b08 	rsb	fp, fp, r8
 80071f0:	445b      	add	r3, fp
 80071f2:	f8ca 3000 	str.w	r3, [sl]
 80071f6:	f018 0107 	ands.w	r1, r8, #7
 80071fa:	f000 8104 	beq.w	8007406 <_malloc_r+0x452>
 80071fe:	f1c1 0008 	rsb	r0, r1, #8
 8007202:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8007206:	4480      	add	r8, r0
 8007208:	f103 0208 	add.w	r2, r3, #8
 800720c:	eb08 010c 	add.w	r1, r8, ip
 8007210:	0508      	lsls	r0, r1, #20
 8007212:	0d03      	lsrs	r3, r0, #20
 8007214:	ebc3 0b02 	rsb	fp, r3, r2
 8007218:	4630      	mov	r0, r6
 800721a:	4659      	mov	r1, fp
 800721c:	f000 fa72 	bl	8007704 <_sbrk_r>
 8007220:	1c43      	adds	r3, r0, #1
 8007222:	f000 813a 	beq.w	800749a <_malloc_r+0x4e6>
 8007226:	ebc8 0200 	rsb	r2, r8, r0
 800722a:	eb0b 0102 	add.w	r1, fp, r2
 800722e:	f041 0001 	orr.w	r0, r1, #1
 8007232:	f8da 3000 	ldr.w	r3, [sl]
 8007236:	42bc      	cmp	r4, r7
 8007238:	445b      	add	r3, fp
 800723a:	f8c7 8008 	str.w	r8, [r7, #8]
 800723e:	f8ca 3000 	str.w	r3, [sl]
 8007242:	f8c8 0004 	str.w	r0, [r8, #4]
 8007246:	d015      	beq.n	8007274 <_malloc_r+0x2c0>
 8007248:	f1b9 0f0f 	cmp.w	r9, #15
 800724c:	f240 80e9 	bls.w	8007422 <_malloc_r+0x46e>
 8007250:	6861      	ldr	r1, [r4, #4]
 8007252:	f1a9 020c 	sub.w	r2, r9, #12
 8007256:	f022 0207 	bic.w	r2, r2, #7
 800725a:	f001 0c01 	and.w	ip, r1, #1
 800725e:	2005      	movs	r0, #5
 8007260:	18a1      	adds	r1, r4, r2
 8007262:	ea42 0e0c 	orr.w	lr, r2, ip
 8007266:	2a0f      	cmp	r2, #15
 8007268:	f8c4 e004 	str.w	lr, [r4, #4]
 800726c:	6048      	str	r0, [r1, #4]
 800726e:	6088      	str	r0, [r1, #8]
 8007270:	f200 810b 	bhi.w	800748a <_malloc_r+0x4d6>
 8007274:	4a15      	ldr	r2, [pc, #84]	; (80072cc <_malloc_r+0x318>)
 8007276:	68bc      	ldr	r4, [r7, #8]
 8007278:	6810      	ldr	r0, [r2, #0]
 800727a:	4283      	cmp	r3, r0
 800727c:	bf88      	it	hi
 800727e:	6013      	strhi	r3, [r2, #0]
 8007280:	4a13      	ldr	r2, [pc, #76]	; (80072d0 <_malloc_r+0x31c>)
 8007282:	6811      	ldr	r1, [r2, #0]
 8007284:	428b      	cmp	r3, r1
 8007286:	bf88      	it	hi
 8007288:	6013      	strhi	r3, [r2, #0]
 800728a:	6863      	ldr	r3, [r4, #4]
 800728c:	f023 0003 	bic.w	r0, r3, #3
 8007290:	42a8      	cmp	r0, r5
 8007292:	ebc5 0300 	rsb	r3, r5, r0
 8007296:	d301      	bcc.n	800729c <_malloc_r+0x2e8>
 8007298:	2b0f      	cmp	r3, #15
 800729a:	dc04      	bgt.n	80072a6 <_malloc_r+0x2f2>
 800729c:	4630      	mov	r0, r6
 800729e:	f000 f9fb 	bl	8007698 <__malloc_unlock>
 80072a2:	2400      	movs	r4, #0
 80072a4:	e6b2      	b.n	800700c <_malloc_r+0x58>
 80072a6:	1962      	adds	r2, r4, r5
 80072a8:	f043 0101 	orr.w	r1, r3, #1
 80072ac:	f045 0501 	orr.w	r5, r5, #1
 80072b0:	6065      	str	r5, [r4, #4]
 80072b2:	4630      	mov	r0, r6
 80072b4:	6051      	str	r1, [r2, #4]
 80072b6:	60ba      	str	r2, [r7, #8]
 80072b8:	f000 f9ee 	bl	8007698 <__malloc_unlock>
 80072bc:	3408      	adds	r4, #8
 80072be:	e6a5      	b.n	800700c <_malloc_r+0x58>
 80072c0:	20000570 	.word	0x20000570
 80072c4:	2000097c 	.word	0x2000097c
 80072c8:	20000af8 	.word	0x20000af8
 80072cc:	20000af4 	.word	0x20000af4
 80072d0:	20000af0 	.word	0x20000af0
 80072d4:	20000afc 	.word	0x20000afc
 80072d8:	f1bc 0f14 	cmp.w	ip, #20
 80072dc:	d977      	bls.n	80073ce <_malloc_r+0x41a>
 80072de:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 80072e2:	f200 8086 	bhi.w	80073f2 <_malloc_r+0x43e>
 80072e6:	ea4f 3415 	mov.w	r4, r5, lsr #12
 80072ea:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 80072ee:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80072f2:	e6a4      	b.n	800703e <_malloc_r+0x8a>
 80072f4:	0a48      	lsrs	r0, r1, #9
 80072f6:	2804      	cmp	r0, #4
 80072f8:	d96e      	bls.n	80073d8 <_malloc_r+0x424>
 80072fa:	2814      	cmp	r0, #20
 80072fc:	f200 80a5 	bhi.w	800744a <_malloc_r+0x496>
 8007300:	f100 025b 	add.w	r2, r0, #91	; 0x5b
 8007304:	0050      	lsls	r0, r2, #1
 8007306:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800730a:	6883      	ldr	r3, [r0, #8]
 800730c:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 80074d8 <_malloc_r+0x524>
 8007310:	4283      	cmp	r3, r0
 8007312:	d07b      	beq.n	800740c <_malloc_r+0x458>
 8007314:	685a      	ldr	r2, [r3, #4]
 8007316:	f022 0203 	bic.w	r2, r2, #3
 800731a:	4291      	cmp	r1, r2
 800731c:	d202      	bcs.n	8007324 <_malloc_r+0x370>
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	4298      	cmp	r0, r3
 8007322:	d1f7      	bne.n	8007314 <_malloc_r+0x360>
 8007324:	68d9      	ldr	r1, [r3, #12]
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	60e1      	str	r1, [r4, #12]
 800732a:	60a3      	str	r3, [r4, #8]
 800732c:	60dc      	str	r4, [r3, #12]
 800732e:	608c      	str	r4, [r1, #8]
 8007330:	e6c4      	b.n	80070bc <_malloc_r+0x108>
 8007332:	1961      	adds	r1, r4, r5
 8007334:	f042 0001 	orr.w	r0, r2, #1
 8007338:	f045 0501 	orr.w	r5, r5, #1
 800733c:	6065      	str	r5, [r4, #4]
 800733e:	6159      	str	r1, [r3, #20]
 8007340:	6119      	str	r1, [r3, #16]
 8007342:	6048      	str	r0, [r1, #4]
 8007344:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007348:	f8c1 e008 	str.w	lr, [r1, #8]
 800734c:	508a      	str	r2, [r1, r2]
 800734e:	4630      	mov	r0, r6
 8007350:	f000 f9a2 	bl	8007698 <__malloc_unlock>
 8007354:	3408      	adds	r4, #8
 8007356:	e659      	b.n	800700c <_malloc_r+0x58>
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	e6af      	b.n	80070bc <_malloc_r+0x108>
 800735c:	f108 0801 	add.w	r8, r8, #1
 8007360:	3408      	adds	r4, #8
 8007362:	f018 0f03 	tst.w	r8, #3
 8007366:	f47f aebd 	bne.w	80070e4 <_malloc_r+0x130>
 800736a:	4649      	mov	r1, r9
 800736c:	f01c 0f03 	tst.w	ip, #3
 8007370:	f1a1 0408 	sub.w	r4, r1, #8
 8007374:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8007378:	f000 80a2 	beq.w	80074c0 <_malloc_r+0x50c>
 800737c:	6809      	ldr	r1, [r1, #0]
 800737e:	42a1      	cmp	r1, r4
 8007380:	d0f4      	beq.n	800736c <_malloc_r+0x3b8>
 8007382:	687c      	ldr	r4, [r7, #4]
 8007384:	0040      	lsls	r0, r0, #1
 8007386:	42a0      	cmp	r0, r4
 8007388:	f63f aef5 	bhi.w	8007176 <_malloc_r+0x1c2>
 800738c:	2800      	cmp	r0, #0
 800738e:	f43f aef2 	beq.w	8007176 <_malloc_r+0x1c2>
 8007392:	4204      	tst	r4, r0
 8007394:	f000 8099 	beq.w	80074ca <_malloc_r+0x516>
 8007398:	46c4      	mov	ip, r8
 800739a:	e69f      	b.n	80070dc <_malloc_r+0x128>
 800739c:	f104 0308 	add.w	r3, r4, #8
 80073a0:	6964      	ldr	r4, [r4, #20]
 80073a2:	42a3      	cmp	r3, r4
 80073a4:	bf08      	it	eq
 80073a6:	f10c 0c02 	addeq.w	ip, ip, #2
 80073aa:	f43f ae5e 	beq.w	800706a <_malloc_r+0xb6>
 80073ae:	e61d      	b.n	8006fec <_malloc_r+0x38>
 80073b0:	1859      	adds	r1, r3, r1
 80073b2:	6848      	ldr	r0, [r1, #4]
 80073b4:	461c      	mov	r4, r3
 80073b6:	f854 2f08 	ldr.w	r2, [r4, #8]!
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	f040 0001 	orr.w	r0, r0, #1
 80073c0:	6048      	str	r0, [r1, #4]
 80073c2:	60d3      	str	r3, [r2, #12]
 80073c4:	609a      	str	r2, [r3, #8]
 80073c6:	4630      	mov	r0, r6
 80073c8:	f000 f966 	bl	8007698 <__malloc_unlock>
 80073cc:	e61e      	b.n	800700c <_malloc_r+0x58>
 80073ce:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 80073d2:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80073d6:	e632      	b.n	800703e <_malloc_r+0x8a>
 80073d8:	098a      	lsrs	r2, r1, #6
 80073da:	3238      	adds	r2, #56	; 0x38
 80073dc:	0050      	lsls	r0, r2, #1
 80073de:	e792      	b.n	8007306 <_malloc_r+0x352>
 80073e0:	42bc      	cmp	r4, r7
 80073e2:	f43f aef5 	beq.w	80071d0 <_malloc_r+0x21c>
 80073e6:	4c3c      	ldr	r4, [pc, #240]	; (80074d8 <_malloc_r+0x524>)
 80073e8:	68a4      	ldr	r4, [r4, #8]
 80073ea:	6862      	ldr	r2, [r4, #4]
 80073ec:	f022 0003 	bic.w	r0, r2, #3
 80073f0:	e74e      	b.n	8007290 <_malloc_r+0x2dc>
 80073f2:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80073f6:	d81a      	bhi.n	800742e <_malloc_r+0x47a>
 80073f8:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 80073fc:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8007400:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8007404:	e61b      	b.n	800703e <_malloc_r+0x8a>
 8007406:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800740a:	e6ff      	b.n	800720c <_malloc_r+0x258>
 800740c:	1091      	asrs	r1, r2, #2
 800740e:	2001      	movs	r0, #1
 8007410:	fa00 f001 	lsl.w	r0, r0, r1
 8007414:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007418:	4619      	mov	r1, r3
 800741a:	4302      	orrs	r2, r0
 800741c:	f8c8 2004 	str.w	r2, [r8, #4]
 8007420:	e782      	b.n	8007328 <_malloc_r+0x374>
 8007422:	2201      	movs	r2, #1
 8007424:	f8c8 2004 	str.w	r2, [r8, #4]
 8007428:	4644      	mov	r4, r8
 800742a:	2000      	movs	r0, #0
 800742c:	e730      	b.n	8007290 <_malloc_r+0x2dc>
 800742e:	f240 5354 	movw	r3, #1364	; 0x554
 8007432:	459c      	cmp	ip, r3
 8007434:	d821      	bhi.n	800747a <_malloc_r+0x4c6>
 8007436:	ea4f 4095 	mov.w	r0, r5, lsr #18
 800743a:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 800743e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8007442:	e5fc      	b.n	800703e <_malloc_r+0x8a>
 8007444:	f103 0c10 	add.w	ip, r3, #16
 8007448:	e6b2      	b.n	80071b0 <_malloc_r+0x1fc>
 800744a:	2854      	cmp	r0, #84	; 0x54
 800744c:	d829      	bhi.n	80074a2 <_malloc_r+0x4ee>
 800744e:	0b0a      	lsrs	r2, r1, #12
 8007450:	326e      	adds	r2, #110	; 0x6e
 8007452:	0050      	lsls	r0, r2, #1
 8007454:	e757      	b.n	8007306 <_malloc_r+0x352>
 8007456:	68bc      	ldr	r4, [r7, #8]
 8007458:	6861      	ldr	r1, [r4, #4]
 800745a:	f021 0003 	bic.w	r0, r1, #3
 800745e:	e717      	b.n	8007290 <_malloc_r+0x2dc>
 8007460:	ea4f 500b 	mov.w	r0, fp, lsl #20
 8007464:	0d01      	lsrs	r1, r0, #20
 8007466:	2900      	cmp	r1, #0
 8007468:	f47f aebc 	bne.w	80071e4 <_malloc_r+0x230>
 800746c:	68b8      	ldr	r0, [r7, #8]
 800746e:	eb0c 0109 	add.w	r1, ip, r9
 8007472:	f041 0401 	orr.w	r4, r1, #1
 8007476:	6044      	str	r4, [r0, #4]
 8007478:	e6fc      	b.n	8007274 <_malloc_r+0x2c0>
 800747a:	21fc      	movs	r1, #252	; 0xfc
 800747c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8007480:	e5dd      	b.n	800703e <_malloc_r+0x8a>
 8007482:	4816      	ldr	r0, [pc, #88]	; (80074dc <_malloc_r+0x528>)
 8007484:	f8c0 8000 	str.w	r8, [r0]
 8007488:	e6b5      	b.n	80071f6 <_malloc_r+0x242>
 800748a:	f104 0108 	add.w	r1, r4, #8
 800748e:	4c14      	ldr	r4, [pc, #80]	; (80074e0 <_malloc_r+0x52c>)
 8007490:	4630      	mov	r0, r6
 8007492:	f004 fd31 	bl	800bef8 <_free_r>
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	e6ec      	b.n	8007274 <_malloc_r+0x2c0>
 800749a:	2001      	movs	r0, #1
 800749c:	f04f 0b00 	mov.w	fp, #0
 80074a0:	e6c7      	b.n	8007232 <_malloc_r+0x27e>
 80074a2:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 80074a6:	d803      	bhi.n	80074b0 <_malloc_r+0x4fc>
 80074a8:	0bca      	lsrs	r2, r1, #15
 80074aa:	3277      	adds	r2, #119	; 0x77
 80074ac:	0050      	lsls	r0, r2, #1
 80074ae:	e72a      	b.n	8007306 <_malloc_r+0x352>
 80074b0:	f240 5354 	movw	r3, #1364	; 0x554
 80074b4:	4298      	cmp	r0, r3
 80074b6:	d80c      	bhi.n	80074d2 <_malloc_r+0x51e>
 80074b8:	0c8a      	lsrs	r2, r1, #18
 80074ba:	327c      	adds	r2, #124	; 0x7c
 80074bc:	0050      	lsls	r0, r2, #1
 80074be:	e722      	b.n	8007306 <_malloc_r+0x352>
 80074c0:	687c      	ldr	r4, [r7, #4]
 80074c2:	ea24 0400 	bic.w	r4, r4, r0
 80074c6:	607c      	str	r4, [r7, #4]
 80074c8:	e75c      	b.n	8007384 <_malloc_r+0x3d0>
 80074ca:	0040      	lsls	r0, r0, #1
 80074cc:	f108 0804 	add.w	r8, r8, #4
 80074d0:	e75f      	b.n	8007392 <_malloc_r+0x3de>
 80074d2:	20fc      	movs	r0, #252	; 0xfc
 80074d4:	227e      	movs	r2, #126	; 0x7e
 80074d6:	e716      	b.n	8007306 <_malloc_r+0x352>
 80074d8:	20000570 	.word	0x20000570
 80074dc:	2000097c 	.word	0x2000097c
 80074e0:	20000afc 	.word	0x20000afc

080074e4 <_mbrtowc_r>:
 80074e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80074e8:	b083      	sub	sp, #12
 80074ea:	461f      	mov	r7, r3
 80074ec:	4614      	mov	r4, r2
 80074ee:	4605      	mov	r5, r0
 80074f0:	4688      	mov	r8, r1
 80074f2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80074f4:	4b10      	ldr	r3, [pc, #64]	; (8007538 <_mbrtowc_r+0x54>)
 80074f6:	b19a      	cbz	r2, 8007520 <_mbrtowc_r+0x3c>
 80074f8:	f8d3 9000 	ldr.w	r9, [r3]
 80074fc:	f7ff fd48 	bl	8006f90 <__locale_charset>
 8007500:	4641      	mov	r1, r8
 8007502:	e88d 0041 	stmia.w	sp, {r0, r6}
 8007506:	4622      	mov	r2, r4
 8007508:	4628      	mov	r0, r5
 800750a:	463b      	mov	r3, r7
 800750c:	47c8      	blx	r9
 800750e:	1c43      	adds	r3, r0, #1
 8007510:	d103      	bne.n	800751a <_mbrtowc_r+0x36>
 8007512:	2100      	movs	r1, #0
 8007514:	228a      	movs	r2, #138	; 0x8a
 8007516:	6031      	str	r1, [r6, #0]
 8007518:	602a      	str	r2, [r5, #0]
 800751a:	b003      	add	sp, #12
 800751c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007520:	681f      	ldr	r7, [r3, #0]
 8007522:	f7ff fd35 	bl	8006f90 <__locale_charset>
 8007526:	4621      	mov	r1, r4
 8007528:	e88d 0041 	stmia.w	sp, {r0, r6}
 800752c:	4a03      	ldr	r2, [pc, #12]	; (800753c <_mbrtowc_r+0x58>)
 800752e:	4628      	mov	r0, r5
 8007530:	2301      	movs	r3, #1
 8007532:	47b8      	blx	r7
 8007534:	e7eb      	b.n	800750e <_mbrtowc_r+0x2a>
 8007536:	bf00      	nop
 8007538:	20000980 	.word	0x20000980
 800753c:	0800e200 	.word	0x0800e200

08007540 <__ascii_mbtowc>:
 8007540:	b082      	sub	sp, #8
 8007542:	b149      	cbz	r1, 8007558 <__ascii_mbtowc+0x18>
 8007544:	b15a      	cbz	r2, 800755e <__ascii_mbtowc+0x1e>
 8007546:	b163      	cbz	r3, 8007562 <__ascii_mbtowc+0x22>
 8007548:	7813      	ldrb	r3, [r2, #0]
 800754a:	600b      	str	r3, [r1, #0]
 800754c:	7810      	ldrb	r0, [r2, #0]
 800754e:	3000      	adds	r0, #0
 8007550:	bf18      	it	ne
 8007552:	2001      	movne	r0, #1
 8007554:	b002      	add	sp, #8
 8007556:	4770      	bx	lr
 8007558:	a901      	add	r1, sp, #4
 800755a:	2a00      	cmp	r2, #0
 800755c:	d1f3      	bne.n	8007546 <__ascii_mbtowc+0x6>
 800755e:	4610      	mov	r0, r2
 8007560:	e7f8      	b.n	8007554 <__ascii_mbtowc+0x14>
 8007562:	f06f 0001 	mvn.w	r0, #1
 8007566:	e7f5      	b.n	8007554 <__ascii_mbtowc+0x14>

08007568 <memset>:
 8007568:	b4f0      	push	{r4, r5, r6, r7}
 800756a:	0784      	lsls	r4, r0, #30
 800756c:	4603      	mov	r3, r0
 800756e:	f000 808d 	beq.w	800768c <memset+0x124>
 8007572:	1e54      	subs	r4, r2, #1
 8007574:	2a00      	cmp	r2, #0
 8007576:	f000 8087 	beq.w	8007688 <memset+0x120>
 800757a:	07e5      	lsls	r5, r4, #31
 800757c:	b2ce      	uxtb	r6, r1
 800757e:	d411      	bmi.n	80075a4 <memset+0x3c>
 8007580:	461a      	mov	r2, r3
 8007582:	f802 6b01 	strb.w	r6, [r2], #1
 8007586:	4613      	mov	r3, r2
 8007588:	4615      	mov	r5, r2
 800758a:	0792      	lsls	r2, r2, #30
 800758c:	d010      	beq.n	80075b0 <memset+0x48>
 800758e:	1e62      	subs	r2, r4, #1
 8007590:	2c00      	cmp	r4, #0
 8007592:	d079      	beq.n	8007688 <memset+0x120>
 8007594:	f803 6b01 	strb.w	r6, [r3], #1
 8007598:	4614      	mov	r4, r2
 800759a:	079a      	lsls	r2, r3, #30
 800759c:	461d      	mov	r5, r3
 800759e:	d007      	beq.n	80075b0 <memset+0x48>
 80075a0:	3c01      	subs	r4, #1
 80075a2:	e7ed      	b.n	8007580 <memset+0x18>
 80075a4:	4603      	mov	r3, r0
 80075a6:	f803 6b01 	strb.w	r6, [r3], #1
 80075aa:	079a      	lsls	r2, r3, #30
 80075ac:	461d      	mov	r5, r3
 80075ae:	d1f7      	bne.n	80075a0 <memset+0x38>
 80075b0:	2c03      	cmp	r4, #3
 80075b2:	d952      	bls.n	800765a <memset+0xf2>
 80075b4:	b2ce      	uxtb	r6, r1
 80075b6:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 80075ba:	2c0f      	cmp	r4, #15
 80075bc:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 80075c0:	d92d      	bls.n	800761e <memset+0xb6>
 80075c2:	f1a4 0210 	sub.w	r2, r4, #16
 80075c6:	4617      	mov	r7, r2
 80075c8:	2f0f      	cmp	r7, #15
 80075ca:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80075ce:	602b      	str	r3, [r5, #0]
 80075d0:	606b      	str	r3, [r5, #4]
 80075d2:	60ab      	str	r3, [r5, #8]
 80075d4:	60eb      	str	r3, [r5, #12]
 80075d6:	f105 0210 	add.w	r2, r5, #16
 80075da:	d916      	bls.n	800760a <memset+0xa2>
 80075dc:	b13e      	cbz	r6, 80075ee <memset+0x86>
 80075de:	3f10      	subs	r7, #16
 80075e0:	6013      	str	r3, [r2, #0]
 80075e2:	6053      	str	r3, [r2, #4]
 80075e4:	6093      	str	r3, [r2, #8]
 80075e6:	60d3      	str	r3, [r2, #12]
 80075e8:	3210      	adds	r2, #16
 80075ea:	2f0f      	cmp	r7, #15
 80075ec:	d90d      	bls.n	800760a <memset+0xa2>
 80075ee:	3f20      	subs	r7, #32
 80075f0:	f102 0610 	add.w	r6, r2, #16
 80075f4:	6013      	str	r3, [r2, #0]
 80075f6:	6053      	str	r3, [r2, #4]
 80075f8:	6093      	str	r3, [r2, #8]
 80075fa:	60d3      	str	r3, [r2, #12]
 80075fc:	6113      	str	r3, [r2, #16]
 80075fe:	6153      	str	r3, [r2, #20]
 8007600:	6193      	str	r3, [r2, #24]
 8007602:	61d3      	str	r3, [r2, #28]
 8007604:	3220      	adds	r2, #32
 8007606:	2f0f      	cmp	r7, #15
 8007608:	d8f1      	bhi.n	80075ee <memset+0x86>
 800760a:	f1a4 0210 	sub.w	r2, r4, #16
 800760e:	f022 020f 	bic.w	r2, r2, #15
 8007612:	f004 040f 	and.w	r4, r4, #15
 8007616:	3210      	adds	r2, #16
 8007618:	2c03      	cmp	r4, #3
 800761a:	4415      	add	r5, r2
 800761c:	d91d      	bls.n	800765a <memset+0xf2>
 800761e:	1f27      	subs	r7, r4, #4
 8007620:	463e      	mov	r6, r7
 8007622:	462a      	mov	r2, r5
 8007624:	2e03      	cmp	r6, #3
 8007626:	f842 3b04 	str.w	r3, [r2], #4
 800762a:	f3c7 0780 	ubfx	r7, r7, #2, #1
 800762e:	d90d      	bls.n	800764c <memset+0xe4>
 8007630:	b127      	cbz	r7, 800763c <memset+0xd4>
 8007632:	3e04      	subs	r6, #4
 8007634:	2e03      	cmp	r6, #3
 8007636:	f842 3b04 	str.w	r3, [r2], #4
 800763a:	d907      	bls.n	800764c <memset+0xe4>
 800763c:	4617      	mov	r7, r2
 800763e:	f847 3b04 	str.w	r3, [r7], #4
 8007642:	3e08      	subs	r6, #8
 8007644:	6053      	str	r3, [r2, #4]
 8007646:	1d3a      	adds	r2, r7, #4
 8007648:	2e03      	cmp	r6, #3
 800764a:	d8f7      	bhi.n	800763c <memset+0xd4>
 800764c:	1f23      	subs	r3, r4, #4
 800764e:	f023 0203 	bic.w	r2, r3, #3
 8007652:	1d13      	adds	r3, r2, #4
 8007654:	f004 0403 	and.w	r4, r4, #3
 8007658:	18ed      	adds	r5, r5, r3
 800765a:	b1ac      	cbz	r4, 8007688 <memset+0x120>
 800765c:	b2c9      	uxtb	r1, r1
 800765e:	43ea      	mvns	r2, r5
 8007660:	192c      	adds	r4, r5, r4
 8007662:	f805 1b01 	strb.w	r1, [r5], #1
 8007666:	18a3      	adds	r3, r4, r2
 8007668:	42a5      	cmp	r5, r4
 800766a:	f003 0201 	and.w	r2, r3, #1
 800766e:	d00b      	beq.n	8007688 <memset+0x120>
 8007670:	b11a      	cbz	r2, 800767a <memset+0x112>
 8007672:	f805 1b01 	strb.w	r1, [r5], #1
 8007676:	42a5      	cmp	r5, r4
 8007678:	d006      	beq.n	8007688 <memset+0x120>
 800767a:	462b      	mov	r3, r5
 800767c:	f803 1b01 	strb.w	r1, [r3], #1
 8007680:	7069      	strb	r1, [r5, #1]
 8007682:	1c5d      	adds	r5, r3, #1
 8007684:	42a5      	cmp	r5, r4
 8007686:	d1f8      	bne.n	800767a <memset+0x112>
 8007688:	bcf0      	pop	{r4, r5, r6, r7}
 800768a:	4770      	bx	lr
 800768c:	4605      	mov	r5, r0
 800768e:	4614      	mov	r4, r2
 8007690:	e78e      	b.n	80075b0 <memset+0x48>
 8007692:	bf00      	nop

08007694 <__malloc_lock>:
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop

08007698 <__malloc_unlock>:
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop

0800769c <__fpclassifyd>:
 800769c:	460b      	mov	r3, r1
 800769e:	b161      	cbz	r1, 80076ba <__fpclassifyd+0x1e>
 80076a0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80076a4:	d009      	beq.n	80076ba <__fpclassifyd+0x1e>
 80076a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80076aa:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 80076ae:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80076b2:	4291      	cmp	r1, r2
 80076b4:	d805      	bhi.n	80076c2 <__fpclassifyd+0x26>
 80076b6:	2004      	movs	r0, #4
 80076b8:	4770      	bx	lr
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d1f3      	bne.n	80076a6 <__fpclassifyd+0xa>
 80076be:	2002      	movs	r0, #2
 80076c0:	4770      	bx	lr
 80076c2:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 80076c6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 80076ca:	4291      	cmp	r1, r2
 80076cc:	d9f3      	bls.n	80076b6 <__fpclassifyd+0x1a>
 80076ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80076d2:	f2c0 020f 	movt	r2, #15
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d801      	bhi.n	80076de <__fpclassifyd+0x42>
 80076da:	2003      	movs	r0, #3
 80076dc:	4770      	bx	lr
 80076de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80076e2:	4291      	cmp	r1, r2
 80076e4:	d9f9      	bls.n	80076da <__fpclassifyd+0x3e>
 80076e6:	2200      	movs	r2, #0
 80076e8:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d004      	beq.n	80076fa <__fpclassifyd+0x5e>
 80076f0:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 80076f4:	d001      	beq.n	80076fa <__fpclassifyd+0x5e>
 80076f6:	2000      	movs	r0, #0
 80076f8:	4770      	bx	lr
 80076fa:	f1d0 0001 	rsbs	r0, r0, #1
 80076fe:	bf38      	it	cc
 8007700:	2000      	movcc	r0, #0
 8007702:	4770      	bx	lr

08007704 <_sbrk_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4c07      	ldr	r4, [pc, #28]	; (8007724 <_sbrk_r+0x20>)
 8007708:	2300      	movs	r3, #0
 800770a:	4605      	mov	r5, r0
 800770c:	4608      	mov	r0, r1
 800770e:	6023      	str	r3, [r4, #0]
 8007710:	f7fa f982 	bl	8001a18 <_sbrk>
 8007714:	1c43      	adds	r3, r0, #1
 8007716:	d000      	beq.n	800771a <_sbrk_r+0x16>
 8007718:	bd38      	pop	{r3, r4, r5, pc}
 800771a:	6821      	ldr	r1, [r4, #0]
 800771c:	2900      	cmp	r1, #0
 800771e:	d0fb      	beq.n	8007718 <_sbrk_r+0x14>
 8007720:	6029      	str	r1, [r5, #0]
 8007722:	bd38      	pop	{r3, r4, r5, pc}
 8007724:	20001c58 	.word	0x20001c58

08007728 <__sccl>:
 8007728:	b4f0      	push	{r4, r5, r6, r7}
 800772a:	780d      	ldrb	r5, [r1, #0]
 800772c:	2d5e      	cmp	r5, #94	; 0x5e
 800772e:	d03f      	beq.n	80077b0 <__sccl+0x88>
 8007730:	2400      	movs	r4, #0
 8007732:	3101      	adds	r1, #1
 8007734:	4626      	mov	r6, r4
 8007736:	2300      	movs	r3, #0
 8007738:	1c5a      	adds	r2, r3, #1
 800773a:	54c4      	strb	r4, [r0, r3]
 800773c:	3302      	adds	r3, #2
 800773e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007742:	5484      	strb	r4, [r0, r2]
 8007744:	d1f8      	bne.n	8007738 <__sccl+0x10>
 8007746:	b185      	cbz	r5, 800776a <__sccl+0x42>
 8007748:	f086 0401 	eor.w	r4, r6, #1
 800774c:	5544      	strb	r4, [r0, r5]
 800774e:	1c4a      	adds	r2, r1, #1
 8007750:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007754:	2b2d      	cmp	r3, #45	; 0x2d
 8007756:	d00c      	beq.n	8007772 <__sccl+0x4a>
 8007758:	2b5d      	cmp	r3, #93	; 0x5d
 800775a:	d008      	beq.n	800776e <__sccl+0x46>
 800775c:	b913      	cbnz	r3, 8007764 <__sccl+0x3c>
 800775e:	4608      	mov	r0, r1
 8007760:	bcf0      	pop	{r4, r5, r6, r7}
 8007762:	4770      	bx	lr
 8007764:	461d      	mov	r5, r3
 8007766:	4611      	mov	r1, r2
 8007768:	e7f0      	b.n	800774c <__sccl+0x24>
 800776a:	3901      	subs	r1, #1
 800776c:	e7f7      	b.n	800775e <__sccl+0x36>
 800776e:	4611      	mov	r1, r2
 8007770:	e7f5      	b.n	800775e <__sccl+0x36>
 8007772:	784e      	ldrb	r6, [r1, #1]
 8007774:	2e5d      	cmp	r6, #93	; 0x5d
 8007776:	d0f5      	beq.n	8007764 <__sccl+0x3c>
 8007778:	42b5      	cmp	r5, r6
 800777a:	dcf3      	bgt.n	8007764 <__sccl+0x3c>
 800777c:	43ef      	mvns	r7, r5
 800777e:	1943      	adds	r3, r0, r5
 8007780:	3501      	adds	r5, #1
 8007782:	19bf      	adds	r7, r7, r6
 8007784:	3102      	adds	r1, #2
 8007786:	42ae      	cmp	r6, r5
 8007788:	f803 4f01 	strb.w	r4, [r3, #1]!
 800778c:	f007 0701 	and.w	r7, r7, #1
 8007790:	dd0c      	ble.n	80077ac <__sccl+0x84>
 8007792:	b127      	cbz	r7, 800779e <__sccl+0x76>
 8007794:	3501      	adds	r5, #1
 8007796:	42ae      	cmp	r6, r5
 8007798:	f803 4f01 	strb.w	r4, [r3, #1]!
 800779c:	dd06      	ble.n	80077ac <__sccl+0x84>
 800779e:	3502      	adds	r5, #2
 80077a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077a4:	42ae      	cmp	r6, r5
 80077a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077aa:	dcf8      	bgt.n	800779e <__sccl+0x76>
 80077ac:	3202      	adds	r2, #2
 80077ae:	e7cf      	b.n	8007750 <__sccl+0x28>
 80077b0:	2401      	movs	r4, #1
 80077b2:	784d      	ldrb	r5, [r1, #1]
 80077b4:	4626      	mov	r6, r4
 80077b6:	3102      	adds	r1, #2
 80077b8:	e7bd      	b.n	8007736 <__sccl+0xe>
 80077ba:	bf00      	nop

080077bc <nanf>:
 80077bc:	2000      	movs	r0, #0
 80077be:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
 80077c2:	4770      	bx	lr

080077c4 <sprintf>:
 80077c4:	b40e      	push	{r1, r2, r3}
 80077c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077c8:	b09c      	sub	sp, #112	; 0x70
 80077ca:	ac21      	add	r4, sp, #132	; 0x84
 80077cc:	f854 2b04 	ldr.w	r2, [r4], #4
 80077d0:	f240 5310 	movw	r3, #1296	; 0x510
 80077d4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80077d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077dc:	4606      	mov	r6, r0
 80077de:	a902      	add	r1, sp, #8
 80077e0:	9504      	str	r5, [sp, #16]
 80077e2:	9507      	str	r5, [sp, #28]
 80077e4:	6818      	ldr	r0, [r3, #0]
 80077e6:	f44f 7702 	mov.w	r7, #520	; 0x208
 80077ea:	4623      	mov	r3, r4
 80077ec:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80077f0:	f8ad 7014 	strh.w	r7, [sp, #20]
 80077f4:	9602      	str	r6, [sp, #8]
 80077f6:	9606      	str	r6, [sp, #24]
 80077f8:	f8ad 5016 	strh.w	r5, [sp, #22]
 80077fc:	9401      	str	r4, [sp, #4]
 80077fe:	f001 fb0f 	bl	8008e20 <_svfprintf_r>
 8007802:	9902      	ldr	r1, [sp, #8]
 8007804:	2200      	movs	r2, #0
 8007806:	700a      	strb	r2, [r1, #0]
 8007808:	b01c      	add	sp, #112	; 0x70
 800780a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800780e:	b003      	add	sp, #12
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop
 8007814:	0000      	movs	r0, r0
	...

08007818 <_strtod_r>:
 8007818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800781c:	b09d      	sub	sp, #116	; 0x74
 800781e:	9104      	str	r1, [sp, #16]
 8007820:	4682      	mov	sl, r0
 8007822:	2100      	movs	r1, #0
 8007824:	2000      	movs	r0, #0
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800782c:	920f      	str	r2, [sp, #60]	; 0x3c
 800782e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007830:	461a      	mov	r2, r3
 8007832:	4617      	mov	r7, r2
 8007834:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007838:	2b2d      	cmp	r3, #45	; 0x2d
 800783a:	d855      	bhi.n	80078e8 <_strtod_r+0xd0>
 800783c:	e8df f003 	tbb	[pc, r3]
 8007840:	54545450 	.word	0x54545450
 8007844:	54545454 	.word	0x54545454
 8007848:	4e4e4e54 	.word	0x4e4e4e54
 800784c:	54544e4e 	.word	0x54544e4e
 8007850:	54545454 	.word	0x54545454
 8007854:	54545454 	.word	0x54545454
 8007858:	54545454 	.word	0x54545454
 800785c:	54545454 	.word	0x54545454
 8007860:	5454544e 	.word	0x5454544e
 8007864:	54545454 	.word	0x54545454
 8007868:	30545454 	.word	0x30545454
 800786c:	1754      	.short	0x1754
 800786e:	1c78      	adds	r0, r7, #1
 8007870:	9017      	str	r0, [sp, #92]	; 0x5c
 8007872:	787b      	ldrb	r3, [r7, #1]
 8007874:	2501      	movs	r5, #1
 8007876:	9510      	str	r5, [sp, #64]	; 0x40
 8007878:	b9cb      	cbnz	r3, 80078ae <_strtod_r+0x96>
 800787a:	469b      	mov	fp, r3
 800787c:	4699      	mov	r9, r3
 800787e:	9804      	ldr	r0, [sp, #16]
 8007880:	2500      	movs	r5, #0
 8007882:	9017      	str	r0, [sp, #92]	; 0x5c
 8007884:	9510      	str	r5, [sp, #64]	; 0x40
 8007886:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8007888:	b10c      	cbz	r4, 800788e <_strtod_r+0x76>
 800788a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800788c:	6020      	str	r0, [r4, #0]
 800788e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007890:	b10d      	cbz	r5, 8007896 <_strtod_r+0x7e>
 8007892:	f109 4900 	add.w	r9, r9, #2147483648	; 0x80000000
 8007896:	4658      	mov	r0, fp
 8007898:	4649      	mov	r1, r9
 800789a:	b01d      	add	sp, #116	; 0x74
 800789c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a0:	1c78      	adds	r0, r7, #1
 80078a2:	9017      	str	r0, [sp, #92]	; 0x5c
 80078a4:	787b      	ldrb	r3, [r7, #1]
 80078a6:	2400      	movs	r4, #0
 80078a8:	9410      	str	r4, [sp, #64]	; 0x40
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d0e5      	beq.n	800787a <_strtod_r+0x62>
 80078ae:	2b30      	cmp	r3, #48	; 0x30
 80078b0:	4607      	mov	r7, r0
 80078b2:	d11d      	bne.n	80078f0 <_strtod_r+0xd8>
 80078b4:	787b      	ldrb	r3, [r7, #1]
 80078b6:	2b58      	cmp	r3, #88	; 0x58
 80078b8:	f000 84ad 	beq.w	8008216 <_strtod_r+0x9fe>
 80078bc:	2b78      	cmp	r3, #120	; 0x78
 80078be:	f000 84aa 	beq.w	8008216 <_strtod_r+0x9fe>
 80078c2:	1c7a      	adds	r2, r7, #1
 80078c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80078c6:	4617      	mov	r7, r2
 80078c8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80078cc:	2b30      	cmp	r3, #48	; 0x30
 80078ce:	d0f9      	beq.n	80078c4 <_strtod_r+0xac>
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 840b 	beq.w	80080ec <_strtod_r+0x8d4>
 80078d6:	2501      	movs	r5, #1
 80078d8:	9508      	str	r5, [sp, #32]
 80078da:	e00b      	b.n	80078f4 <_strtod_r+0xdc>
 80078dc:	9217      	str	r2, [sp, #92]	; 0x5c
 80078de:	e7a8      	b.n	8007832 <_strtod_r+0x1a>
 80078e0:	f04f 0b00 	mov.w	fp, #0
 80078e4:	46d9      	mov	r9, fp
 80078e6:	e7ca      	b.n	800787e <_strtod_r+0x66>
 80078e8:	2100      	movs	r1, #0
 80078ea:	2b30      	cmp	r3, #48	; 0x30
 80078ec:	9110      	str	r1, [sp, #64]	; 0x40
 80078ee:	d0e1      	beq.n	80078b4 <_strtod_r+0x9c>
 80078f0:	2600      	movs	r6, #0
 80078f2:	9608      	str	r6, [sp, #32]
 80078f4:	2b2f      	cmp	r3, #47	; 0x2f
 80078f6:	461d      	mov	r5, r3
 80078f8:	f04f 0b00 	mov.w	fp, #0
 80078fc:	dd1f      	ble.n	800793e <_strtod_r+0x126>
 80078fe:	2b39      	cmp	r3, #57	; 0x39
 8007900:	dc1d      	bgt.n	800793e <_strtod_r+0x126>
 8007902:	1c78      	adds	r0, r7, #1
 8007904:	465e      	mov	r6, fp
 8007906:	465c      	mov	r4, fp
 8007908:	e00e      	b.n	8007928 <_strtod_r+0x110>
 800790a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800790e:	eb03 0646 	add.w	r6, r3, r6, lsl #1
 8007912:	3e30      	subs	r6, #48	; 0x30
 8007914:	9017      	str	r0, [sp, #92]	; 0x5c
 8007916:	4680      	mov	r8, r0
 8007918:	f810 3b01 	ldrb.w	r3, [r0], #1
 800791c:	3401      	adds	r4, #1
 800791e:	2b2f      	cmp	r3, #47	; 0x2f
 8007920:	461d      	mov	r5, r3
 8007922:	dd0f      	ble.n	8007944 <_strtod_r+0x12c>
 8007924:	2b39      	cmp	r3, #57	; 0x39
 8007926:	dc0d      	bgt.n	8007944 <_strtod_r+0x12c>
 8007928:	2c0f      	cmp	r4, #15
 800792a:	dcf3      	bgt.n	8007914 <_strtod_r+0xfc>
 800792c:	2c08      	cmp	r4, #8
 800792e:	ddec      	ble.n	800790a <_strtod_r+0xf2>
 8007930:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8007934:	eb03 014b 	add.w	r1, r3, fp, lsl #1
 8007938:	f1a1 0b30 	sub.w	fp, r1, #48	; 0x30
 800793c:	e7ea      	b.n	8007914 <_strtod_r+0xfc>
 800793e:	46b8      	mov	r8, r7
 8007940:	465e      	mov	r6, fp
 8007942:	465c      	mov	r4, fp
 8007944:	4650      	mov	r0, sl
 8007946:	f7ff fb2f 	bl	8006fa8 <_localeconv_r>
 800794a:	f8d0 9000 	ldr.w	r9, [r0]
 800794e:	4650      	mov	r0, sl
 8007950:	f7ff fb2a 	bl	8006fa8 <_localeconv_r>
 8007954:	6800      	ldr	r0, [r0, #0]
 8007956:	f7fe f933 	bl	8005bc0 <strlen>
 800795a:	4649      	mov	r1, r9
 800795c:	4602      	mov	r2, r0
 800795e:	4640      	mov	r0, r8
 8007960:	f7fe f95e 	bl	8005c20 <strncmp>
 8007964:	4680      	mov	r8, r0
 8007966:	2800      	cmp	r0, #0
 8007968:	f000 8111 	beq.w	8007b8e <_strtod_r+0x376>
 800796c:	2000      	movs	r0, #0
 800796e:	46a0      	mov	r8, r4
 8007970:	4684      	mov	ip, r0
 8007972:	4686      	mov	lr, r0
 8007974:	2d65      	cmp	r5, #101	; 0x65
 8007976:	f000 8084 	beq.w	8007a82 <_strtod_r+0x26a>
 800797a:	2d45      	cmp	r5, #69	; 0x45
 800797c:	f000 8081 	beq.w	8007a82 <_strtod_r+0x26a>
 8007980:	2300      	movs	r3, #0
 8007982:	f1b8 0f00 	cmp.w	r8, #0
 8007986:	d045      	beq.n	8007a14 <_strtod_r+0x1fc>
 8007988:	ebcc 0c03 	rsb	ip, ip, r3
 800798c:	2c00      	cmp	r4, #0
 800798e:	bf08      	it	eq
 8007990:	4644      	moveq	r4, r8
 8007992:	4630      	mov	r0, r6
 8007994:	f8cd c018 	str.w	ip, [sp, #24]
 8007998:	9408      	str	r4, [sp, #32]
 800799a:	f7f8 fc77 	bl	800028c <__aeabi_ui2d>
 800799e:	f1b8 0f10 	cmp.w	r8, #16
 80079a2:	bfb4      	ite	lt
 80079a4:	46c1      	movlt	r9, r8
 80079a6:	f04f 0910 	movge.w	r9, #16
 80079aa:	4602      	mov	r2, r0
 80079ac:	460b      	mov	r3, r1
 80079ae:	f1b9 0f09 	cmp.w	r9, #9
 80079b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079b6:	dd13      	ble.n	80079e0 <_strtod_r+0x1c8>
 80079b8:	4ca7      	ldr	r4, [pc, #668]	; (8007c58 <_strtod_r+0x440>)
 80079ba:	eb04 05c9 	add.w	r5, r4, r9, lsl #3
 80079be:	e955 2312 	ldrd	r2, r3, [r5, #-72]	; 0x48
 80079c2:	f7f8 fcd9 	bl	8000378 <__aeabi_dmul>
 80079c6:	4604      	mov	r4, r0
 80079c8:	4658      	mov	r0, fp
 80079ca:	460d      	mov	r5, r1
 80079cc:	f7f8 fc5e 	bl	800028c <__aeabi_ui2d>
 80079d0:	4602      	mov	r2, r0
 80079d2:	460b      	mov	r3, r1
 80079d4:	4620      	mov	r0, r4
 80079d6:	4629      	mov	r1, r5
 80079d8:	f7f8 fb1c 	bl	8000014 <__adddf3>
 80079dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079e0:	f1b8 0f0f 	cmp.w	r8, #15
 80079e4:	f300 813e 	bgt.w	8007c64 <_strtod_r+0x44c>
 80079e8:	9806      	ldr	r0, [sp, #24]
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f000 838f 	beq.w	800810e <_strtod_r+0x8f6>
 80079f0:	f340 85a6 	ble.w	8008540 <_strtod_r+0xd28>
 80079f4:	9c06      	ldr	r4, [sp, #24]
 80079f6:	2c16      	cmp	r4, #22
 80079f8:	f300 8556 	bgt.w	80084a8 <_strtod_r+0xc90>
 80079fc:	4996      	ldr	r1, [pc, #600]	; (8007c58 <_strtod_r+0x440>)
 80079fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a02:	eb01 0ac4 	add.w	sl, r1, r4, lsl #3
 8007a06:	e9da 0100 	ldrd	r0, r1, [sl]
 8007a0a:	f7f8 fcb5 	bl	8000378 <__aeabi_dmul>
 8007a0e:	4683      	mov	fp, r0
 8007a10:	4689      	mov	r9, r1
 8007a12:	e738      	b.n	8007886 <_strtod_r+0x6e>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	f040 80b5 	bne.w	8007b84 <_strtod_r+0x36c>
 8007a1a:	9808      	ldr	r0, [sp, #32]
 8007a1c:	2800      	cmp	r0, #0
 8007a1e:	f040 80b1 	bne.w	8007b84 <_strtod_r+0x36c>
 8007a22:	f1be 0f00 	cmp.w	lr, #0
 8007a26:	f040 836c 	bne.w	8008102 <_strtod_r+0x8ea>
 8007a2a:	3d49      	subs	r5, #73	; 0x49
 8007a2c:	2d25      	cmp	r5, #37	; 0x25
 8007a2e:	f200 8368 	bhi.w	8008102 <_strtod_r+0x8ea>
 8007a32:	e8df f015 	tbh	[pc, r5, lsl #1]
 8007a36:	007b      	.short	0x007b
 8007a38:	03660366 	.word	0x03660366
 8007a3c:	03660366 	.word	0x03660366
 8007a40:	036603c7 	.word	0x036603c7
 8007a44:	03660366 	.word	0x03660366
 8007a48:	03660366 	.word	0x03660366
 8007a4c:	03660366 	.word	0x03660366
 8007a50:	03660366 	.word	0x03660366
 8007a54:	03660366 	.word	0x03660366
 8007a58:	03660366 	.word	0x03660366
 8007a5c:	03660366 	.word	0x03660366
 8007a60:	03660366 	.word	0x03660366
 8007a64:	03660366 	.word	0x03660366
 8007a68:	03660366 	.word	0x03660366
 8007a6c:	03660366 	.word	0x03660366
 8007a70:	03660366 	.word	0x03660366
 8007a74:	007b0366 	.word	0x007b0366
 8007a78:	03660366 	.word	0x03660366
 8007a7c:	03660366 	.word	0x03660366
 8007a80:	03c7      	.short	0x03c7
 8007a82:	f1b8 0f00 	cmp.w	r8, #0
 8007a86:	d102      	bne.n	8007a8e <_strtod_r+0x276>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	f000 8336 	beq.w	80080fa <_strtod_r+0x8e2>
 8007a8e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a90:	1c51      	adds	r1, r2, #1
 8007a92:	9117      	str	r1, [sp, #92]	; 0x5c
 8007a94:	7855      	ldrb	r5, [r2, #1]
 8007a96:	9204      	str	r2, [sp, #16]
 8007a98:	2d2b      	cmp	r5, #43	; 0x2b
 8007a9a:	f000 8324 	beq.w	80080e6 <_strtod_r+0x8ce>
 8007a9e:	2d2d      	cmp	r5, #45	; 0x2d
 8007aa0:	f000 8319 	beq.w	80080d6 <_strtod_r+0x8be>
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	9209      	str	r2, [sp, #36]	; 0x24
 8007aa8:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
 8007aac:	2909      	cmp	r1, #9
 8007aae:	f200 82ff 	bhi.w	80080b0 <_strtod_r+0x898>
 8007ab2:	2d30      	cmp	r5, #48	; 0x30
 8007ab4:	d106      	bne.n	8007ac4 <_strtod_r+0x2ac>
 8007ab6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007ab8:	1c6b      	adds	r3, r5, #1
 8007aba:	9317      	str	r3, [sp, #92]	; 0x5c
 8007abc:	f813 5b01 	ldrb.w	r5, [r3], #1
 8007ac0:	2d30      	cmp	r5, #48	; 0x30
 8007ac2:	d0fa      	beq.n	8007aba <_strtod_r+0x2a2>
 8007ac4:	f1a5 0131 	sub.w	r1, r5, #49	; 0x31
 8007ac8:	2908      	cmp	r1, #8
 8007aca:	f63f af59 	bhi.w	8007980 <_strtod_r+0x168>
 8007ace:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007ad0:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 8007ad4:	910a      	str	r1, [sp, #40]	; 0x28
 8007ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad8:	3101      	adds	r1, #1
 8007ada:	9117      	str	r1, [sp, #92]	; 0x5c
 8007adc:	785d      	ldrb	r5, [r3, #1]
 8007ade:	2d2f      	cmp	r5, #47	; 0x2f
 8007ae0:	dd11      	ble.n	8007b06 <_strtod_r+0x2ee>
 8007ae2:	2d39      	cmp	r5, #57	; 0x39
 8007ae4:	dc0f      	bgt.n	8007b06 <_strtod_r+0x2ee>
 8007ae6:	3302      	adds	r3, #2
 8007ae8:	e001      	b.n	8007aee <_strtod_r+0x2d6>
 8007aea:	2d39      	cmp	r5, #57	; 0x39
 8007aec:	dc0b      	bgt.n	8007b06 <_strtod_r+0x2ee>
 8007aee:	9317      	str	r3, [sp, #92]	; 0x5c
 8007af0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007af4:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8007af8:	781d      	ldrb	r5, [r3, #0]
 8007afa:	3a30      	subs	r2, #48	; 0x30
 8007afc:	2d2f      	cmp	r5, #47	; 0x2f
 8007afe:	4619      	mov	r1, r3
 8007b00:	f103 0301 	add.w	r3, r3, #1
 8007b04:	dcf1      	bgt.n	8007aea <_strtod_r+0x2d2>
 8007b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b08:	1ac9      	subs	r1, r1, r3
 8007b0a:	2908      	cmp	r1, #8
 8007b0c:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8007b10:	dc02      	bgt.n	8007b18 <_strtod_r+0x300>
 8007b12:	429a      	cmp	r2, r3
 8007b14:	bfb8      	it	lt
 8007b16:	4613      	movlt	r3, r2
 8007b18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b1a:	2a00      	cmp	r2, #0
 8007b1c:	f43f af31 	beq.w	8007982 <_strtod_r+0x16a>
 8007b20:	425b      	negs	r3, r3
 8007b22:	f1b8 0f00 	cmp.w	r8, #0
 8007b26:	f47f af2f 	bne.w	8007988 <_strtod_r+0x170>
 8007b2a:	e773      	b.n	8007a14 <_strtod_r+0x1fc>
 8007b2c:	494b      	ldr	r1, [pc, #300]	; (8007c5c <_strtod_r+0x444>)
 8007b2e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007b30:	e009      	b.n	8007b46 <_strtod_r+0x32e>
 8007b32:	785b      	ldrb	r3, [r3, #1]
 8007b34:	3201      	adds	r2, #1
 8007b36:	2b40      	cmp	r3, #64	; 0x40
 8007b38:	dd02      	ble.n	8007b40 <_strtod_r+0x328>
 8007b3a:	2b5a      	cmp	r3, #90	; 0x5a
 8007b3c:	bfd8      	it	le
 8007b3e:	3320      	addle	r3, #32
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	f040 82de 	bne.w	8008102 <_strtod_r+0x8ea>
 8007b46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b4a:	4613      	mov	r3, r2
 8007b4c:	2c00      	cmp	r4, #0
 8007b4e:	d1f0      	bne.n	8007b32 <_strtod_r+0x31a>
 8007b50:	4c43      	ldr	r4, [pc, #268]	; (8007c60 <_strtod_r+0x448>)
 8007b52:	9217      	str	r2, [sp, #92]	; 0x5c
 8007b54:	4611      	mov	r1, r2
 8007b56:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8007b5a:	460d      	mov	r5, r1
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	f000 8585 	beq.w	800866c <_strtod_r+0xe54>
 8007b62:	786b      	ldrb	r3, [r5, #1]
 8007b64:	3101      	adds	r1, #1
 8007b66:	2b40      	cmp	r3, #64	; 0x40
 8007b68:	dd02      	ble.n	8007b70 <_strtod_r+0x358>
 8007b6a:	2b5a      	cmp	r3, #90	; 0x5a
 8007b6c:	bfd8      	it	le
 8007b6e:	3320      	addle	r3, #32
 8007b70:	4283      	cmp	r3, r0
 8007b72:	d0f0      	beq.n	8007b56 <_strtod_r+0x33e>
 8007b74:	1c50      	adds	r0, r2, #1
 8007b76:	9017      	str	r0, [sp, #92]	; 0x5c
 8007b78:	2500      	movs	r5, #0
 8007b7a:	462a      	mov	r2, r5
 8007b7c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8007b80:	9207      	str	r2, [sp, #28]
 8007b82:	9506      	str	r5, [sp, #24]
 8007b84:	f8dd b018 	ldr.w	fp, [sp, #24]
 8007b88:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8007b8c:	e67b      	b.n	8007886 <_strtod_r+0x6e>
 8007b8e:	4650      	mov	r0, sl
 8007b90:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007b92:	f7ff fa09 	bl	8006fa8 <_localeconv_r>
 8007b96:	6800      	ldr	r0, [r0, #0]
 8007b98:	f7fe f812 	bl	8005bc0 <strlen>
 8007b9c:	182a      	adds	r2, r5, r0
 8007b9e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007ba0:	5c2d      	ldrb	r5, [r5, r0]
 8007ba2:	2c00      	cmp	r4, #0
 8007ba4:	f040 828c 	bne.w	80080c0 <_strtod_r+0x8a8>
 8007ba8:	2d30      	cmp	r5, #48	; 0x30
 8007baa:	4620      	mov	r0, r4
 8007bac:	d105      	bne.n	8007bba <_strtod_r+0x3a2>
 8007bae:	3201      	adds	r2, #1
 8007bb0:	9217      	str	r2, [sp, #92]	; 0x5c
 8007bb2:	7815      	ldrb	r5, [r2, #0]
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	2d30      	cmp	r5, #48	; 0x30
 8007bb8:	d0f9      	beq.n	8007bae <_strtod_r+0x396>
 8007bba:	f1a5 0131 	sub.w	r1, r5, #49	; 0x31
 8007bbe:	2908      	cmp	r1, #8
 8007bc0:	f200 82f9 	bhi.w	80081b6 <_strtod_r+0x99e>
 8007bc4:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8007bc6:	4684      	mov	ip, r0
 8007bc8:	46be      	mov	lr, r7
 8007bca:	f04f 0800 	mov.w	r8, #0
 8007bce:	2001      	movs	r0, #1
 8007bd0:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
 8007bd4:	2900      	cmp	r1, #0
 8007bd6:	f000 83d4 	beq.w	8008382 <_strtod_r+0xb6a>
 8007bda:	2801      	cmp	r0, #1
 8007bdc:	4484      	add	ip, r0
 8007bde:	f000 8543 	beq.w	8008668 <_strtod_r+0xe50>
 8007be2:	eb08 0300 	add.w	r3, r8, r0
 8007be6:	1e5d      	subs	r5, r3, #1
 8007be8:	ea6f 0208 	mvn.w	r2, r8
 8007bec:	1953      	adds	r3, r2, r5
 8007bee:	f1b8 0f10 	cmp.w	r8, #16
 8007bf2:	f003 0201 	and.w	r2, r3, #1
 8007bf6:	f108 0301 	add.w	r3, r8, #1
 8007bfa:	dc08      	bgt.n	8007c0e <_strtod_r+0x3f6>
 8007bfc:	2b09      	cmp	r3, #9
 8007bfe:	bfcb      	itete	gt
 8007c00:	eb0b 0b8b 	addgt.w	fp, fp, fp, lsl #2
 8007c04:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
 8007c08:	ea4f 0b4b 	movgt.w	fp, fp, lsl #1
 8007c0c:	0076      	lslle	r6, r6, #1
 8007c0e:	42ab      	cmp	r3, r5
 8007c10:	f000 83a4 	beq.w	800835c <_strtod_r+0xb44>
 8007c14:	b1b2      	cbz	r2, 8007c44 <_strtod_r+0x42c>
 8007c16:	3301      	adds	r3, #1
 8007c18:	1e5a      	subs	r2, r3, #1
 8007c1a:	2a10      	cmp	r2, #16
 8007c1c:	dc0f      	bgt.n	8007c3e <_strtod_r+0x426>
 8007c1e:	e005      	b.n	8007c2c <_strtod_r+0x414>
 8007c20:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8007c24:	0076      	lsls	r6, r6, #1
 8007c26:	1c53      	adds	r3, r2, #1
 8007c28:	2a10      	cmp	r2, #16
 8007c2a:	dc08      	bgt.n	8007c3e <_strtod_r+0x426>
 8007c2c:	2b09      	cmp	r3, #9
 8007c2e:	bfcb      	itete	gt
 8007c30:	eb0b 0b8b 	addgt.w	fp, fp, fp, lsl #2
 8007c34:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
 8007c38:	ea4f 0b4b 	movgt.w	fp, fp, lsl #1
 8007c3c:	0076      	lslle	r6, r6, #1
 8007c3e:	42ab      	cmp	r3, r5
 8007c40:	f000 838c 	beq.w	800835c <_strtod_r+0xb44>
 8007c44:	1c5a      	adds	r2, r3, #1
 8007c46:	2b10      	cmp	r3, #16
 8007c48:	dced      	bgt.n	8007c26 <_strtod_r+0x40e>
 8007c4a:	2a09      	cmp	r2, #9
 8007c4c:	dde8      	ble.n	8007c20 <_strtod_r+0x408>
 8007c4e:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8007c52:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8007c56:	e7e6      	b.n	8007c26 <_strtod_r+0x40e>
 8007c58:	0800e658 	.word	0x0800e658
 8007c5c:	0800e57f 	.word	0x0800e57f
 8007c60:	0800e583 	.word	0x0800e583
 8007c64:	9806      	ldr	r0, [sp, #24]
 8007c66:	ebc9 0b08 	rsb	fp, r9, r8
 8007c6a:	eb00 040b 	add.w	r4, r0, fp
 8007c6e:	2c00      	cmp	r4, #0
 8007c70:	f340 83ae 	ble.w	80083d0 <_strtod_r+0xbb8>
 8007c74:	f014 010f 	ands.w	r1, r4, #15
 8007c78:	d009      	beq.n	8007c8e <_strtod_r+0x476>
 8007c7a:	4da3      	ldr	r5, [pc, #652]	; (8007f08 <_strtod_r+0x6f0>)
 8007c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c80:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
 8007c84:	c803      	ldmia	r0, {r0, r1}
 8007c86:	f7f8 fb77 	bl	8000378 <__aeabi_dmul>
 8007c8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c8e:	f034 040f 	bics.w	r4, r4, #15
 8007c92:	f040 8242 	bne.w	800811a <_strtod_r+0x902>
 8007c96:	f8dd b010 	ldr.w	fp, [sp, #16]
 8007c9a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007c9e:	9409      	str	r4, [sp, #36]	; 0x24
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	9600      	str	r6, [sp, #0]
 8007ca4:	4650      	mov	r0, sl
 8007ca6:	9a08      	ldr	r2, [sp, #32]
 8007ca8:	4643      	mov	r3, r8
 8007caa:	f005 f8f3 	bl	800ce94 <__s2b>
 8007cae:	9f06      	ldr	r7, [sp, #24]
 8007cb0:	900e      	str	r0, [sp, #56]	; 0x38
 8007cb2:	2f00      	cmp	r7, #0
 8007cb4:	f2c0 8438 	blt.w	8008528 <_strtod_r+0xd10>
 8007cb8:	2600      	movs	r6, #0
 8007cba:	960a      	str	r6, [sp, #40]	; 0x28
 8007cbc:	9c06      	ldr	r4, [sp, #24]
 8007cbe:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007cc0:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
 8007cc4:	350c      	adds	r5, #12
 8007cc6:	9511      	str	r5, [sp, #68]	; 0x44
 8007cc8:	920b      	str	r2, [sp, #44]	; 0x2c
 8007cca:	f8cd b018 	str.w	fp, [sp, #24]
 8007cce:	f8cd 9020 	str.w	r9, [sp, #32]
 8007cd2:	e06b      	b.n	8007dac <_strtod_r+0x594>
 8007cd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f000 8118 	beq.w	8007f0c <_strtod_r+0x6f4>
 8007cdc:	2700      	movs	r7, #0
 8007cde:	2500      	movs	r5, #0
 8007ce0:	f8dd c014 	ldr.w	ip, [sp, #20]
 8007ce4:	2400      	movs	r4, #0
 8007ce6:	f6c3 75f0 	movt	r5, #16368	; 0x3ff0
 8007cea:	960d      	str	r6, [sp, #52]	; 0x34
 8007cec:	f6c3 77f0 	movt	r7, #16368	; 0x3ff0
 8007cf0:	2600      	movs	r6, #0
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 8007cf8:	ea0c 0606 	and.w	r6, ip, r6
 8007cfc:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
 8007d00:	429e      	cmp	r6, r3
 8007d02:	f000 8139 	beq.w	8007f78 <_strtod_r+0x760>
 8007d06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d08:	b300      	cbz	r0, 8007d4c <_strtod_r+0x534>
 8007d0a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 8007d0e:	d81d      	bhi.n	8007d4c <_strtod_r+0x534>
 8007d10:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007d12:	4639      	mov	r1, r7
 8007d14:	a37a      	add	r3, pc, #488	; (adr r3, 8007f00 <_strtod_r+0x6e8>)
 8007d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1a:	f7f8 fda9 	bl	8000870 <__aeabi_dcmple>
 8007d1e:	b190      	cbz	r0, 8007d46 <_strtod_r+0x52e>
 8007d20:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007d22:	4639      	mov	r1, r7
 8007d24:	f7f8 fdea 	bl	80008fc <__aeabi_d2uiz>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	f000 81bc 	beq.w	80080a6 <_strtod_r+0x88e>
 8007d2e:	f7f8 faad 	bl	800028c <__aeabi_ui2d>
 8007d32:	900d      	str	r0, [sp, #52]	; 0x34
 8007d34:	460f      	mov	r7, r1
 8007d36:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007d38:	2900      	cmp	r1, #0
 8007d3a:	f040 81b2 	bne.w	80080a2 <_strtod_r+0x88a>
 8007d3e:	f107 4200 	add.w	r2, r7, #2147483648	; 0x80000000
 8007d42:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007d44:	4615      	mov	r5, r2
 8007d46:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
 8007d4a:	1b9d      	subs	r5, r3, r6
 8007d4c:	9806      	ldr	r0, [sp, #24]
 8007d4e:	9908      	ldr	r1, [sp, #32]
 8007d50:	f005 fd38 	bl	800d7c4 <__ulp>
 8007d54:	4602      	mov	r2, r0
 8007d56:	460b      	mov	r3, r1
 8007d58:	4620      	mov	r0, r4
 8007d5a:	4629      	mov	r1, r5
 8007d5c:	f7f8 fb0c 	bl	8000378 <__aeabi_dmul>
 8007d60:	9c06      	ldr	r4, [sp, #24]
 8007d62:	9d08      	ldr	r5, [sp, #32]
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	4620      	mov	r0, r4
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	f7f8 f952 	bl	8000014 <__adddf3>
 8007d70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d74:	9c05      	ldr	r4, [sp, #20]
 8007d76:	9006      	str	r0, [sp, #24]
 8007d78:	9108      	str	r1, [sp, #32]
 8007d7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d7c:	b931      	cbnz	r1, 8007d8c <_strtod_r+0x574>
 8007d7e:	2500      	movs	r5, #0
 8007d80:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8007d84:	4025      	ands	r5, r4
 8007d86:	42ae      	cmp	r6, r5
 8007d88:	f000 8133 	beq.w	8007ff2 <_strtod_r+0x7da>
 8007d8c:	4650      	mov	r0, sl
 8007d8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d90:	f004 fff8 	bl	800cd84 <_Bfree>
 8007d94:	4650      	mov	r0, sl
 8007d96:	4659      	mov	r1, fp
 8007d98:	f004 fff4 	bl	800cd84 <_Bfree>
 8007d9c:	4650      	mov	r0, sl
 8007d9e:	4641      	mov	r1, r8
 8007da0:	f004 fff0 	bl	800cd84 <_Bfree>
 8007da4:	4650      	mov	r0, sl
 8007da6:	4649      	mov	r1, r9
 8007da8:	f004 ffec 	bl	800cd84 <_Bfree>
 8007dac:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8007dae:	4650      	mov	r0, sl
 8007db0:	6879      	ldr	r1, [r7, #4]
 8007db2:	f004 ffc1 	bl	800cd38 <_Balloc>
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007dba:	1c9e      	adds	r6, r3, #2
 8007dbc:	00b2      	lsls	r2, r6, #2
 8007dbe:	4683      	mov	fp, r0
 8007dc0:	f100 000c 	add.w	r0, r0, #12
 8007dc4:	f004 ff0a 	bl	800cbdc <memcpy>
 8007dc8:	a916      	add	r1, sp, #88	; 0x58
 8007dca:	a819      	add	r0, sp, #100	; 0x64
 8007dcc:	9a06      	ldr	r2, [sp, #24]
 8007dce:	9b08      	ldr	r3, [sp, #32]
 8007dd0:	9100      	str	r1, [sp, #0]
 8007dd2:	9001      	str	r0, [sp, #4]
 8007dd4:	4650      	mov	r0, sl
 8007dd6:	f005 fd75 	bl	800d8c4 <__d2b>
 8007dda:	2101      	movs	r1, #1
 8007ddc:	9018      	str	r0, [sp, #96]	; 0x60
 8007dde:	4650      	mov	r0, sl
 8007de0:	f005 f944 	bl	800d06c <__i2b>
 8007de4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007de6:	4680      	mov	r8, r0
 8007de8:	2a00      	cmp	r2, #0
 8007dea:	f2c0 8084 	blt.w	8007ef6 <_strtod_r+0x6de>
 8007dee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007df0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8007df2:	18a4      	adds	r4, r4, r2
 8007df4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007df6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007df8:	1b90      	subs	r0, r2, r6
 8007dfa:	18c2      	adds	r2, r0, r3
 8007dfc:	f46f 717f 	mvn.w	r1, #1020	; 0x3fc
 8007e00:	428a      	cmp	r2, r1
 8007e02:	bfb4      	ite	lt
 8007e04:	f200 4333 	addwlt	r3, r0, #1075	; 0x433
 8007e08:	f1c3 0336 	rsbge	r3, r3, #54	; 0x36
 8007e0c:	18fd      	adds	r5, r7, r3
 8007e0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007e10:	18e6      	adds	r6, r4, r3
 8007e12:	42a6      	cmp	r6, r4
 8007e14:	bfb4      	ite	lt
 8007e16:	4633      	movlt	r3, r6
 8007e18:	4623      	movge	r3, r4
 8007e1a:	19ed      	adds	r5, r5, r7
 8007e1c:	42ab      	cmp	r3, r5
 8007e1e:	bfa8      	it	ge
 8007e20:	462b      	movge	r3, r5
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	dd02      	ble.n	8007e2c <_strtod_r+0x614>
 8007e26:	1af6      	subs	r6, r6, r3
 8007e28:	1aed      	subs	r5, r5, r3
 8007e2a:	1ae4      	subs	r4, r4, r3
 8007e2c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007e2e:	b180      	cbz	r0, 8007e52 <_strtod_r+0x63a>
 8007e30:	4602      	mov	r2, r0
 8007e32:	4641      	mov	r1, r8
 8007e34:	4650      	mov	r0, sl
 8007e36:	f005 fa8b 	bl	800d350 <__pow5mult>
 8007e3a:	4680      	mov	r8, r0
 8007e3c:	4641      	mov	r1, r8
 8007e3e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007e40:	4650      	mov	r0, sl
 8007e42:	f005 f91d 	bl	800d080 <__multiply>
 8007e46:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007e48:	4607      	mov	r7, r0
 8007e4a:	4650      	mov	r0, sl
 8007e4c:	f004 ff9a 	bl	800cd84 <_Bfree>
 8007e50:	9718      	str	r7, [sp, #96]	; 0x60
 8007e52:	2e00      	cmp	r6, #0
 8007e54:	dd05      	ble.n	8007e62 <_strtod_r+0x64a>
 8007e56:	4650      	mov	r0, sl
 8007e58:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007e5a:	4632      	mov	r2, r6
 8007e5c:	f005 fac2 	bl	800d3e4 <__lshift>
 8007e60:	9018      	str	r0, [sp, #96]	; 0x60
 8007e62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e64:	b122      	cbz	r2, 8007e70 <_strtod_r+0x658>
 8007e66:	4659      	mov	r1, fp
 8007e68:	4650      	mov	r0, sl
 8007e6a:	f005 fa71 	bl	800d350 <__pow5mult>
 8007e6e:	4683      	mov	fp, r0
 8007e70:	2d00      	cmp	r5, #0
 8007e72:	dd05      	ble.n	8007e80 <_strtod_r+0x668>
 8007e74:	4659      	mov	r1, fp
 8007e76:	4650      	mov	r0, sl
 8007e78:	462a      	mov	r2, r5
 8007e7a:	f005 fab3 	bl	800d3e4 <__lshift>
 8007e7e:	4683      	mov	fp, r0
 8007e80:	2c00      	cmp	r4, #0
 8007e82:	dd05      	ble.n	8007e90 <_strtod_r+0x678>
 8007e84:	4641      	mov	r1, r8
 8007e86:	4650      	mov	r0, sl
 8007e88:	4622      	mov	r2, r4
 8007e8a:	f005 faab 	bl	800d3e4 <__lshift>
 8007e8e:	4680      	mov	r8, r0
 8007e90:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007e92:	465a      	mov	r2, fp
 8007e94:	4650      	mov	r0, sl
 8007e96:	f005 fb89 	bl	800d5ac <__mdiff>
 8007e9a:	2600      	movs	r6, #0
 8007e9c:	68c5      	ldr	r5, [r0, #12]
 8007e9e:	4641      	mov	r1, r8
 8007ea0:	60c6      	str	r6, [r0, #12]
 8007ea2:	4681      	mov	r9, r0
 8007ea4:	950c      	str	r5, [sp, #48]	; 0x30
 8007ea6:	f005 fb53 	bl	800d550 <__mcmp>
 8007eaa:	42b0      	cmp	r0, r6
 8007eac:	f2c0 81da 	blt.w	8008264 <_strtod_r+0xa4c>
 8007eb0:	f000 822a 	beq.w	8008308 <_strtod_r+0xaf0>
 8007eb4:	4648      	mov	r0, r9
 8007eb6:	4641      	mov	r1, r8
 8007eb8:	f005 fd64 	bl	800d984 <__ratio>
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	460f      	mov	r7, r1
 8007ec6:	f7f8 fcd3 	bl	8000870 <__aeabi_dcmple>
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	f47f af02 	bne.w	8007cd4 <_strtod_r+0x4bc>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	4639      	mov	r1, r7
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8007edc:	f7f8 fa4c 	bl	8000378 <__aeabi_dmul>
 8007ee0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ee2:	900d      	str	r0, [sp, #52]	; 0x34
 8007ee4:	460f      	mov	r7, r1
 8007ee6:	b90a      	cbnz	r2, 8007eec <_strtod_r+0x6d4>
 8007ee8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8007eec:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007eee:	460d      	mov	r5, r1
 8007ef0:	f8dd c014 	ldr.w	ip, [sp, #20]
 8007ef4:	e6fc      	b.n	8007cf0 <_strtod_r+0x4d8>
 8007ef6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007ef8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007efa:	1aaf      	subs	r7, r5, r2
 8007efc:	e77a      	b.n	8007df4 <_strtod_r+0x5dc>
 8007efe:	bf00      	nop
 8007f00:	ffc00000 	.word	0xffc00000
 8007f04:	41dfffff 	.word	0x41dfffff
 8007f08:	0800e658 	.word	0x0800e658
 8007f0c:	9e04      	ldr	r6, [sp, #16]
 8007f0e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8007f12:	bb16      	cbnz	r6, 8007f5a <_strtod_r+0x742>
 8007f14:	f3cc 0513 	ubfx	r5, ip, #0, #20
 8007f18:	bb2d      	cbnz	r5, 8007f66 <_strtod_r+0x74e>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	4639      	mov	r1, r7
 8007f20:	2200      	movs	r2, #0
 8007f22:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8007f26:	f8cd c00c 	str.w	ip, [sp, #12]
 8007f2a:	f7f8 fc97 	bl	800085c <__aeabi_dcmplt>
 8007f2e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007f32:	2800      	cmp	r0, #0
 8007f34:	f040 826d 	bne.w	8008412 <_strtod_r+0xbfa>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	4639      	mov	r1, r7
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8007f44:	f7f8 fa18 	bl	8000378 <__aeabi_dmul>
 8007f48:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007f4c:	460f      	mov	r7, r1
 8007f4e:	900d      	str	r0, [sp, #52]	; 0x34
 8007f50:	4604      	mov	r4, r0
 8007f52:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8007f56:	460d      	mov	r5, r1
 8007f58:	e6ca      	b.n	8007cf0 <_strtod_r+0x4d8>
 8007f5a:	2e01      	cmp	r6, #1
 8007f5c:	d103      	bne.n	8007f66 <_strtod_r+0x74e>
 8007f5e:	4667      	mov	r7, ip
 8007f60:	2f00      	cmp	r7, #0
 8007f62:	f000 814d 	beq.w	8008200 <_strtod_r+0x9e8>
 8007f66:	2700      	movs	r7, #0
 8007f68:	2500      	movs	r5, #0
 8007f6a:	970d      	str	r7, [sp, #52]	; 0x34
 8007f6c:	2400      	movs	r4, #0
 8007f6e:	f6cb 75f0 	movt	r5, #49136	; 0xbff0
 8007f72:	f6c3 77f0 	movt	r7, #16368	; 0x3ff0
 8007f76:	e6bb      	b.n	8007cf0 <_strtod_r+0x4d8>
 8007f78:	f1ac 7e54 	sub.w	lr, ip, #55574528	; 0x3500000
 8007f7c:	9a06      	ldr	r2, [sp, #24]
 8007f7e:	9b08      	ldr	r3, [sp, #32]
 8007f80:	f8cd e014 	str.w	lr, [sp, #20]
 8007f84:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007f88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f8c:	461d      	mov	r5, r3
 8007f8e:	4614      	mov	r4, r2
 8007f90:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
 8007f94:	f005 fc16 	bl	800d7c4 <__ulp>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fa0:	f7f8 f9ea 	bl	8000378 <__aeabi_dmul>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fac:	f7f8 f832 	bl	8000014 <__adddf3>
 8007fb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fb4:	9d05      	ldr	r5, [sp, #20]
 8007fb6:	2100      	movs	r1, #0
 8007fb8:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 8007fbc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007fc0:	4029      	ands	r1, r5
 8007fc2:	f6c7 409f 	movt	r0, #31903	; 0x7c9f
 8007fc6:	4281      	cmp	r1, r0
 8007fc8:	d964      	bls.n	8008094 <_strtod_r+0x87c>
 8007fca:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007fce:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007fd0:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 8007fd4:	4281      	cmp	r1, r0
 8007fd6:	f000 81da 	beq.w	800838e <_strtod_r+0xb76>
 8007fda:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8007fde:	4637      	mov	r7, r6
 8007fe0:	f6c7 77ef 	movt	r7, #32751	; 0x7fef
 8007fe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fe8:	9705      	str	r7, [sp, #20]
 8007fea:	9204      	str	r2, [sp, #16]
 8007fec:	9206      	str	r2, [sp, #24]
 8007fee:	9708      	str	r7, [sp, #32]
 8007ff0:	e6cc      	b.n	8007d8c <_strtod_r+0x574>
 8007ff2:	4639      	mov	r1, r7
 8007ff4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007ff6:	f7f8 fc59 	bl	80008ac <__aeabi_d2iz>
 8007ffa:	f7f8 f957 	bl	80002ac <__aeabi_i2d>
 8007ffe:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8008000:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8008004:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008008:	4630      	mov	r0, r6
 800800a:	4639      	mov	r1, r7
 800800c:	f7f8 f800 	bl	8000010 <__aeabi_dsub>
 8008010:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008012:	4606      	mov	r6, r0
 8008014:	460f      	mov	r7, r1
 8008016:	bb4a      	cbnz	r2, 800806c <_strtod_r+0x854>
 8008018:	9b04      	ldr	r3, [sp, #16]
 800801a:	bb3b      	cbnz	r3, 800806c <_strtod_r+0x854>
 800801c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008020:	bb24      	cbnz	r4, 800806c <_strtod_r+0x854>
 8008022:	a387      	add	r3, pc, #540	; (adr r3, 8008240 <_strtod_r+0xa28>)
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f7f8 fc18 	bl	800085c <__aeabi_dcmplt>
 800802c:	2800      	cmp	r0, #0
 800802e:	f43f aead 	beq.w	8007d8c <_strtod_r+0x574>
 8008032:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008036:	464e      	mov	r6, r9
 8008038:	f8dd b018 	ldr.w	fp, [sp, #24]
 800803c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008040:	4647      	mov	r7, r8
 8008042:	4650      	mov	r0, sl
 8008044:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008046:	f004 fe9d 	bl	800cd84 <_Bfree>
 800804a:	4650      	mov	r0, sl
 800804c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800804e:	f004 fe99 	bl	800cd84 <_Bfree>
 8008052:	4650      	mov	r0, sl
 8008054:	4639      	mov	r1, r7
 8008056:	f004 fe95 	bl	800cd84 <_Bfree>
 800805a:	4650      	mov	r0, sl
 800805c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800805e:	f004 fe91 	bl	800cd84 <_Bfree>
 8008062:	4650      	mov	r0, sl
 8008064:	4631      	mov	r1, r6
 8008066:	f004 fe8d 	bl	800cd84 <_Bfree>
 800806a:	e40c      	b.n	8007886 <_strtod_r+0x6e>
 800806c:	4630      	mov	r0, r6
 800806e:	4639      	mov	r1, r7
 8008070:	a375      	add	r3, pc, #468	; (adr r3, 8008248 <_strtod_r+0xa30>)
 8008072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008076:	f7f8 fbf1 	bl	800085c <__aeabi_dcmplt>
 800807a:	2800      	cmp	r0, #0
 800807c:	d1d9      	bne.n	8008032 <_strtod_r+0x81a>
 800807e:	4630      	mov	r0, r6
 8008080:	4639      	mov	r1, r7
 8008082:	a373      	add	r3, pc, #460	; (adr r3, 8008250 <_strtod_r+0xa38>)
 8008084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008088:	f7f8 fc06 	bl	8000898 <__aeabi_dcmpgt>
 800808c:	2800      	cmp	r0, #0
 800808e:	f43f ae7d 	beq.w	8007d8c <_strtod_r+0x574>
 8008092:	e7ce      	b.n	8008032 <_strtod_r+0x81a>
 8008094:	9b04      	ldr	r3, [sp, #16]
 8008096:	f105 7454 	add.w	r4, r5, #55574528	; 0x3500000
 800809a:	9405      	str	r4, [sp, #20]
 800809c:	9306      	str	r3, [sp, #24]
 800809e:	9408      	str	r4, [sp, #32]
 80080a0:	e66b      	b.n	8007d7a <_strtod_r+0x562>
 80080a2:	463a      	mov	r2, r7
 80080a4:	e64d      	b.n	8007d42 <_strtod_r+0x52a>
 80080a6:	2700      	movs	r7, #0
 80080a8:	900d      	str	r0, [sp, #52]	; 0x34
 80080aa:	f6c3 77f0 	movt	r7, #16368	; 0x3ff0
 80080ae:	e642      	b.n	8007d36 <_strtod_r+0x51e>
 80080b0:	9a04      	ldr	r2, [sp, #16]
 80080b2:	2300      	movs	r3, #0
 80080b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80080b6:	f1b8 0f00 	cmp.w	r8, #0
 80080ba:	f47f ac65 	bne.w	8007988 <_strtod_r+0x170>
 80080be:	e4a9      	b.n	8007a14 <_strtod_r+0x1fc>
 80080c0:	4640      	mov	r0, r8
 80080c2:	4684      	mov	ip, r0
 80080c4:	46a0      	mov	r8, r4
 80080c6:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
 80080ca:	2909      	cmp	r1, #9
 80080cc:	d812      	bhi.n	80080f4 <_strtod_r+0x8dc>
 80080ce:	3001      	adds	r0, #1
 80080d0:	f8dd e05c 	ldr.w	lr, [sp, #92]	; 0x5c
 80080d4:	e57e      	b.n	8007bd4 <_strtod_r+0x3bc>
 80080d6:	2301      	movs	r3, #1
 80080d8:	9309      	str	r3, [sp, #36]	; 0x24
 80080da:	9d04      	ldr	r5, [sp, #16]
 80080dc:	9b04      	ldr	r3, [sp, #16]
 80080de:	1caa      	adds	r2, r5, #2
 80080e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80080e2:	789d      	ldrb	r5, [r3, #2]
 80080e4:	e4e0      	b.n	8007aa8 <_strtod_r+0x290>
 80080e6:	2100      	movs	r1, #0
 80080e8:	9109      	str	r1, [sp, #36]	; 0x24
 80080ea:	e7f6      	b.n	80080da <_strtod_r+0x8c2>
 80080ec:	469b      	mov	fp, r3
 80080ee:	4699      	mov	r9, r3
 80080f0:	f7ff bbc9 	b.w	8007886 <_strtod_r+0x6e>
 80080f4:	f04f 0e01 	mov.w	lr, #1
 80080f8:	e43c      	b.n	8007974 <_strtod_r+0x15c>
 80080fa:	9d08      	ldr	r5, [sp, #32]
 80080fc:	2d00      	cmp	r5, #0
 80080fe:	f47f acc6 	bne.w	8007a8e <_strtod_r+0x276>
 8008102:	f8dd b018 	ldr.w	fp, [sp, #24]
 8008106:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800810a:	f7ff bbb8 	b.w	800787e <_strtod_r+0x66>
 800810e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008112:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008116:	f7ff bbb6 	b.w	8007886 <_strtod_r+0x6e>
 800811a:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800811e:	f300 814a 	bgt.w	80083b6 <_strtod_r+0xb9e>
 8008122:	1124      	asrs	r4, r4, #4
 8008124:	2c01      	cmp	r4, #1
 8008126:	f8df b138 	ldr.w	fp, [pc, #312]	; 8008260 <_strtod_r+0xa48>
 800812a:	f340 829b 	ble.w	8008664 <_strtod_r+0xe4c>
 800812e:	46d9      	mov	r9, fp
 8008130:	2500      	movs	r5, #0
 8008132:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008136:	f014 0f01 	tst.w	r4, #1
 800813a:	f105 0501 	add.w	r5, r5, #1
 800813e:	ea4f 0464 	mov.w	r4, r4, asr #1
 8008142:	d003      	beq.n	800814c <_strtod_r+0x934>
 8008144:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008148:	f7f8 f916 	bl	8000378 <__aeabi_dmul>
 800814c:	2c01      	cmp	r4, #1
 800814e:	f109 0908 	add.w	r9, r9, #8
 8008152:	dcf0      	bgt.n	8008136 <_strtod_r+0x91e>
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800815c:	9a05      	ldr	r2, [sp, #20]
 800815e:	eb0b 01c5 	add.w	r1, fp, r5, lsl #3
 8008162:	f1a2 7354 	sub.w	r3, r2, #55574528	; 0x3500000
 8008166:	9305      	str	r3, [sp, #20]
 8008168:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800816c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008170:	f7f8 f902 	bl	8000378 <__aeabi_dmul>
 8008174:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008178:	9d05      	ldr	r5, [sp, #20]
 800817a:	2000      	movs	r0, #0
 800817c:	2400      	movs	r4, #0
 800817e:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8008182:	4028      	ands	r0, r5
 8008184:	f6c7 44a0 	movt	r4, #31904	; 0x7ca0
 8008188:	42a0      	cmp	r0, r4
 800818a:	f200 8114 	bhi.w	80083b6 <_strtod_r+0xb9e>
 800818e:	2200      	movs	r2, #0
 8008190:	f6c7 4290 	movt	r2, #31888	; 0x7c90
 8008194:	4290      	cmp	r0, r2
 8008196:	f240 81e9 	bls.w	800856c <_strtod_r+0xd54>
 800819a:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800819e:	462c      	mov	r4, r5
 80081a0:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 80081a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081a8:	2300      	movs	r3, #0
 80081aa:	9405      	str	r4, [sp, #20]
 80081ac:	9204      	str	r2, [sp, #16]
 80081ae:	4693      	mov	fp, r2
 80081b0:	46a1      	mov	r9, r4
 80081b2:	9309      	str	r3, [sp, #36]	; 0x24
 80081b4:	e574      	b.n	8007ca0 <_strtod_r+0x488>
 80081b6:	f04f 0800 	mov.w	r8, #0
 80081ba:	46c4      	mov	ip, r8
 80081bc:	f04f 0e01 	mov.w	lr, #1
 80081c0:	f7ff bbd8 	b.w	8007974 <_strtod_r+0x15c>
 80081c4:	4824      	ldr	r0, [pc, #144]	; (8008258 <_strtod_r+0xa40>)
 80081c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80081c8:	e008      	b.n	80081dc <_strtod_r+0x9c4>
 80081ca:	786d      	ldrb	r5, [r5, #1]
 80081cc:	3201      	adds	r2, #1
 80081ce:	2d40      	cmp	r5, #64	; 0x40
 80081d0:	dd02      	ble.n	80081d8 <_strtod_r+0x9c0>
 80081d2:	2d5a      	cmp	r5, #90	; 0x5a
 80081d4:	bfd8      	it	le
 80081d6:	3520      	addle	r5, #32
 80081d8:	42a5      	cmp	r5, r4
 80081da:	d192      	bne.n	8008102 <_strtod_r+0x8ea>
 80081dc:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80081e0:	4615      	mov	r5, r2
 80081e2:	2c00      	cmp	r4, #0
 80081e4:	d1f1      	bne.n	80081ca <_strtod_r+0x9b2>
 80081e6:	1c53      	adds	r3, r2, #1
 80081e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80081ea:	7852      	ldrb	r2, [r2, #1]
 80081ec:	2a28      	cmp	r2, #40	; 0x28
 80081ee:	f000 8245 	beq.w	800867c <_strtod_r+0xe64>
 80081f2:	2100      	movs	r1, #0
 80081f4:	4608      	mov	r0, r1
 80081f6:	f6cf 70f8 	movt	r0, #65528	; 0xfff8
 80081fa:	9007      	str	r0, [sp, #28]
 80081fc:	9106      	str	r1, [sp, #24]
 80081fe:	e4c1      	b.n	8007b84 <_strtod_r+0x36c>
 8008200:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008204:	4647      	mov	r7, r8
 8008206:	464e      	mov	r6, r9
 8008208:	f04f 0b00 	mov.w	fp, #0
 800820c:	2422      	movs	r4, #34	; 0x22
 800820e:	f8ca 4000 	str.w	r4, [sl]
 8008212:	46d9      	mov	r9, fp
 8008214:	e715      	b.n	8008042 <_strtod_r+0x82a>
 8008216:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008218:	4d10      	ldr	r5, [pc, #64]	; (800825c <_strtod_r+0xa44>)
 800821a:	ac18      	add	r4, sp, #96	; 0x60
 800821c:	9400      	str	r4, [sp, #0]
 800821e:	9101      	str	r1, [sp, #4]
 8008220:	4650      	mov	r0, sl
 8008222:	a917      	add	r1, sp, #92	; 0x5c
 8008224:	462a      	mov	r2, r5
 8008226:	ab19      	add	r3, sp, #100	; 0x64
 8008228:	f003 fffc 	bl	800c224 <__gethex>
 800822c:	f010 0607 	ands.w	r6, r0, #7
 8008230:	4604      	mov	r4, r0
 8008232:	f040 80f7 	bne.w	8008424 <_strtod_r+0xc0c>
 8008236:	46b3      	mov	fp, r6
 8008238:	46b1      	mov	r9, r6
 800823a:	f7ff bb24 	b.w	8007886 <_strtod_r+0x6e>
 800823e:	bf00      	nop
 8008240:	94a03595 	.word	0x94a03595
 8008244:	3fcfffff 	.word	0x3fcfffff
 8008248:	94a03595 	.word	0x94a03595
 800824c:	3fdfffff 	.word	0x3fdfffff
 8008250:	35afe535 	.word	0x35afe535
 8008254:	3fe00000 	.word	0x3fe00000
 8008258:	0800e58b 	.word	0x0800e58b
 800825c:	20000984 	.word	0x20000984
 8008260:	0800e720 	.word	0x0800e720
 8008264:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008268:	4647      	mov	r7, r8
 800826a:	464e      	mov	r6, r9
 800826c:	bb85      	cbnz	r5, 80082d0 <_strtod_r+0xab8>
 800826e:	9d04      	ldr	r5, [sp, #16]
 8008270:	bb75      	cbnz	r5, 80082d0 <_strtod_r+0xab8>
 8008272:	9a05      	ldr	r2, [sp, #20]
 8008274:	f3c2 0313 	ubfx	r3, r2, #0, #20
 8008278:	bb53      	cbnz	r3, 80082d0 <_strtod_r+0xab8>
 800827a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800827e:	4013      	ands	r3, r2
 8008280:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008284:	d924      	bls.n	80082d0 <_strtod_r+0xab8>
 8008286:	f8d9 1014 	ldr.w	r1, [r9, #20]
 800828a:	b919      	cbnz	r1, 8008294 <_strtod_r+0xa7c>
 800828c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8008290:	2801      	cmp	r0, #1
 8008292:	dd1d      	ble.n	80082d0 <_strtod_r+0xab8>
 8008294:	4631      	mov	r1, r6
 8008296:	2201      	movs	r2, #1
 8008298:	4650      	mov	r0, sl
 800829a:	f005 f8a3 	bl	800d3e4 <__lshift>
 800829e:	4639      	mov	r1, r7
 80082a0:	4606      	mov	r6, r0
 80082a2:	f005 f955 	bl	800d550 <__mcmp>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	dd12      	ble.n	80082d0 <_strtod_r+0xab8>
 80082aa:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80082ac:	2c00      	cmp	r4, #0
 80082ae:	f040 81cb 	bne.w	8008648 <_strtod_r+0xe30>
 80082b2:	9d05      	ldr	r5, [sp, #20]
 80082b4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80082b8:	0d13      	lsrs	r3, r2, #20
 80082ba:	051d      	lsls	r5, r3, #20
 80082bc:	f5a5 1280 	sub.w	r2, r5, #1048576	; 0x100000
 80082c0:	ea6f 5312 	mvn.w	r3, r2, lsr #20
 80082c4:	ea6f 5103 	mvn.w	r1, r3, lsl #20
 80082c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082cc:	9105      	str	r1, [sp, #20]
 80082ce:	9004      	str	r0, [sp, #16]
 80082d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80082d2:	2d00      	cmp	r5, #0
 80082d4:	f000 8098 	beq.w	8008408 <_strtod_r+0xbf0>
 80082d8:	2200      	movs	r2, #0
 80082da:	4613      	mov	r3, r2
 80082dc:	f6c3 1350 	movt	r3, #14672	; 0x3950
 80082e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80082e2:	9212      	str	r2, [sp, #72]	; 0x48
 80082e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082e8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80082ec:	f7f8 f844 	bl	8000378 <__aeabi_dmul>
 80082f0:	4683      	mov	fp, r0
 80082f2:	4689      	mov	r9, r1
 80082f4:	2900      	cmp	r1, #0
 80082f6:	f47f aea4 	bne.w	8008042 <_strtod_r+0x82a>
 80082fa:	2800      	cmp	r0, #0
 80082fc:	f47f aea1 	bne.w	8008042 <_strtod_r+0x82a>
 8008300:	2522      	movs	r5, #34	; 0x22
 8008302:	f8ca 5000 	str.w	r5, [sl]
 8008306:	e69c      	b.n	8008042 <_strtod_r+0x82a>
 8008308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800830a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800830e:	464e      	mov	r6, r9
 8008310:	4647      	mov	r7, r8
 8008312:	f8dd b018 	ldr.w	fp, [sp, #24]
 8008316:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 80e2 	beq.w	80084e4 <_strtod_r+0xccc>
 8008320:	9a05      	ldr	r2, [sp, #20]
 8008322:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008326:	f022 407f 	bic.w	r0, r2, #4278190080	; 0xff000000
 800832a:	f420 0570 	bic.w	r5, r0, #15728640	; 0xf00000
 800832e:	f2c0 030f 	movt	r3, #15
 8008332:	429d      	cmp	r5, r3
 8008334:	9c04      	ldr	r4, [sp, #16]
 8008336:	f000 8123 	beq.w	8008580 <_strtod_r+0xd68>
 800833a:	07e3      	lsls	r3, r4, #31
 800833c:	d5c8      	bpl.n	80082d0 <_strtod_r+0xab8>
 800833e:	4658      	mov	r0, fp
 8008340:	4649      	mov	r1, r9
 8008342:	f005 fa3f 	bl	800d7c4 <__ulp>
 8008346:	4604      	mov	r4, r0
 8008348:	460d      	mov	r5, r1
 800834a:	4658      	mov	r0, fp
 800834c:	4649      	mov	r1, r9
 800834e:	4622      	mov	r2, r4
 8008350:	462b      	mov	r3, r5
 8008352:	f7f7 fe5f 	bl	8000014 <__adddf3>
 8008356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800835a:	e7b9      	b.n	80082d0 <_strtod_r+0xab8>
 800835c:	4440      	add	r0, r8
 800835e:	3801      	subs	r0, #1
 8008360:	2810      	cmp	r0, #16
 8008362:	f100 0801 	add.w	r8, r0, #1
 8008366:	f300 80ff 	bgt.w	8008568 <_strtod_r+0xd50>
 800836a:	f1b8 0f09 	cmp.w	r8, #9
 800836e:	bfd5      	itete	le
 8008370:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
 8008374:	eb0b 0b8b 	addgt.w	fp, fp, fp, lsl #2
 8008378:	eb01 0646 	addle.w	r6, r1, r6, lsl #1
 800837c:	eb01 0b4b 	addgt.w	fp, r1, fp, lsl #1
 8008380:	2000      	movs	r0, #0
 8008382:	f10e 0101 	add.w	r1, lr, #1
 8008386:	9117      	str	r1, [sp, #92]	; 0x5c
 8008388:	f89e 5001 	ldrb.w	r5, [lr, #1]
 800838c:	e69b      	b.n	80080c6 <_strtod_r+0x8ae>
 800838e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8008390:	1c68      	adds	r0, r5, #1
 8008392:	f47f ae22 	bne.w	8007fda <_strtod_r+0x7c2>
 8008396:	2000      	movs	r0, #0
 8008398:	4601      	mov	r1, r0
 800839a:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 800839e:	2222      	movs	r2, #34	; 0x22
 80083a0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80083a4:	464e      	mov	r6, r9
 80083a6:	4647      	mov	r7, r8
 80083a8:	9105      	str	r1, [sp, #20]
 80083aa:	9004      	str	r0, [sp, #16]
 80083ac:	f8ca 2000 	str.w	r2, [sl]
 80083b0:	4683      	mov	fp, r0
 80083b2:	4689      	mov	r9, r1
 80083b4:	e645      	b.n	8008042 <_strtod_r+0x82a>
 80083b6:	2200      	movs	r2, #0
 80083b8:	4611      	mov	r1, r2
 80083ba:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 80083be:	2322      	movs	r3, #34	; 0x22
 80083c0:	9105      	str	r1, [sp, #20]
 80083c2:	9204      	str	r2, [sp, #16]
 80083c4:	f8ca 3000 	str.w	r3, [sl]
 80083c8:	4693      	mov	fp, r2
 80083ca:	4689      	mov	r9, r1
 80083cc:	f7ff ba5b 	b.w	8007886 <_strtod_r+0x6e>
 80083d0:	f43f ac61 	beq.w	8007c96 <_strtod_r+0x47e>
 80083d4:	f1c4 0900 	rsb	r9, r4, #0
 80083d8:	f019 030f 	ands.w	r3, r9, #15
 80083dc:	d00a      	beq.n	80083f4 <_strtod_r+0xbdc>
 80083de:	4aa5      	ldr	r2, [pc, #660]	; (8008674 <_strtod_r+0xe5c>)
 80083e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083e4:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80083e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083ec:	f7f8 f8ee 	bl	80005cc <__aeabi_ddiv>
 80083f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083f4:	ea5f 1529 	movs.w	r5, r9, asr #4
 80083f8:	f040 80e0 	bne.w	80085bc <_strtod_r+0xda4>
 80083fc:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008400:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008404:	9509      	str	r5, [sp, #36]	; 0x24
 8008406:	e44b      	b.n	8007ca0 <_strtod_r+0x488>
 8008408:	f8dd b010 	ldr.w	fp, [sp, #16]
 800840c:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008410:	e617      	b.n	8008042 <_strtod_r+0x82a>
 8008412:	2100      	movs	r1, #0
 8008414:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008416:	460f      	mov	r7, r1
 8008418:	940d      	str	r4, [sp, #52]	; 0x34
 800841a:	f6cb 71e0 	movt	r1, #49120	; 0xbfe0
 800841e:	f6c3 77e0 	movt	r7, #16352	; 0x3fe0
 8008422:	e598      	b.n	8007f56 <_strtod_r+0x73e>
 8008424:	2e06      	cmp	r6, #6
 8008426:	f000 8084 	beq.w	8008532 <_strtod_r+0xd1a>
 800842a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800842c:	b13a      	cbz	r2, 800843e <_strtod_r+0xc26>
 800842e:	6829      	ldr	r1, [r5, #0]
 8008430:	a81a      	add	r0, sp, #104	; 0x68
 8008432:	f005 fad1 	bl	800d9d8 <__copybits>
 8008436:	4650      	mov	r0, sl
 8008438:	9918      	ldr	r1, [sp, #96]	; 0x60
 800843a:	f004 fca3 	bl	800cd84 <_Bfree>
 800843e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008440:	2e06      	cmp	r6, #6
 8008442:	d80b      	bhi.n	800845c <_strtod_r+0xc44>
 8008444:	e8df f006 	tbb	[pc, r6]
 8008448:	151c212c 	.word	0x151c212c
 800844c:	2104      	.short	0x2104
 800844e:	2c          	.byte	0x2c
 800844f:	00          	.byte	0x00
 8008450:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8008454:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008458:	9007      	str	r0, [sp, #28]
 800845a:	9206      	str	r2, [sp, #24]
 800845c:	0722      	lsls	r2, r4, #28
 800845e:	f57f ab91 	bpl.w	8007b84 <_strtod_r+0x36c>
 8008462:	9c07      	ldr	r4, [sp, #28]
 8008464:	f8dd b018 	ldr.w	fp, [sp, #24]
 8008468:	f044 4300 	orr.w	r3, r4, #2147483648	; 0x80000000
 800846c:	4699      	mov	r9, r3
 800846e:	f7ff ba0a 	b.w	8007886 <_strtod_r+0x6e>
 8008472:	2500      	movs	r5, #0
 8008474:	4629      	mov	r1, r5
 8008476:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 800847a:	9107      	str	r1, [sp, #28]
 800847c:	9506      	str	r5, [sp, #24]
 800847e:	e7ed      	b.n	800845c <_strtod_r+0xc44>
 8008480:	981a      	ldr	r0, [sp, #104]	; 0x68
 8008482:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008484:	9006      	str	r0, [sp, #24]
 8008486:	9207      	str	r2, [sp, #28]
 8008488:	e7e8      	b.n	800845c <_strtod_r+0xc44>
 800848a:	f203 4133 	addw	r1, r3, #1075	; 0x433
 800848e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008490:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008492:	f423 1080 	bic.w	r0, r3, #1048576	; 0x100000
 8008496:	ea40 5201 	orr.w	r2, r0, r1, lsl #20
 800849a:	9506      	str	r5, [sp, #24]
 800849c:	9207      	str	r2, [sp, #28]
 800849e:	e7dd      	b.n	800845c <_strtod_r+0xc44>
 80084a0:	2500      	movs	r5, #0
 80084a2:	9507      	str	r5, [sp, #28]
 80084a4:	9506      	str	r5, [sp, #24]
 80084a6:	e7d9      	b.n	800845c <_strtod_r+0xc44>
 80084a8:	9d06      	ldr	r5, [sp, #24]
 80084aa:	f1c8 0125 	rsb	r1, r8, #37	; 0x25
 80084ae:	428d      	cmp	r5, r1
 80084b0:	f73f abd8 	bgt.w	8007c64 <_strtod_r+0x44c>
 80084b4:	4c6f      	ldr	r4, [pc, #444]	; (8008674 <_strtod_r+0xe5c>)
 80084b6:	f1c8 080f 	rsb	r8, r8, #15
 80084ba:	eb04 05c8 	add.w	r5, r4, r8, lsl #3
 80084be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084c2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80084c6:	f7f7 ff57 	bl	8000378 <__aeabi_dmul>
 80084ca:	9a06      	ldr	r2, [sp, #24]
 80084cc:	ebc8 0802 	rsb	r8, r8, r2
 80084d0:	eb04 03c8 	add.w	r3, r4, r8, lsl #3
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	f7f7 ff4e 	bl	8000378 <__aeabi_dmul>
 80084dc:	4683      	mov	fp, r0
 80084de:	4689      	mov	r9, r1
 80084e0:	f7ff b9d1 	b.w	8007886 <_strtod_r+0x6e>
 80084e4:	9c05      	ldr	r4, [sp, #20]
 80084e6:	f3c4 0013 	ubfx	r0, r4, #0, #20
 80084ea:	2800      	cmp	r0, #0
 80084ec:	d13a      	bne.n	8008564 <_strtod_r+0xd4c>
 80084ee:	9904      	ldr	r1, [sp, #16]
 80084f0:	2900      	cmp	r1, #0
 80084f2:	f43f aeda 	beq.w	80082aa <_strtod_r+0xa92>
 80084f6:	07ca      	lsls	r2, r1, #31
 80084f8:	f57f aeea 	bpl.w	80082d0 <_strtod_r+0xab8>
 80084fc:	4658      	mov	r0, fp
 80084fe:	4649      	mov	r1, r9
 8008500:	f005 f960 	bl	800d7c4 <__ulp>
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	4658      	mov	r0, fp
 800850a:	4649      	mov	r1, r9
 800850c:	f7f7 fd80 	bl	8000010 <__aeabi_dsub>
 8008510:	4602      	mov	r2, r0
 8008512:	460b      	mov	r3, r1
 8008514:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008518:	2200      	movs	r2, #0
 800851a:	2300      	movs	r3, #0
 800851c:	f7f8 f994 	bl	8000848 <__aeabi_dcmpeq>
 8008520:	2800      	cmp	r0, #0
 8008522:	f47f ae71 	bne.w	8008208 <_strtod_r+0x9f0>
 8008526:	e6d3      	b.n	80082d0 <_strtod_r+0xab8>
 8008528:	9906      	ldr	r1, [sp, #24]
 800852a:	4248      	negs	r0, r1
 800852c:	900a      	str	r0, [sp, #40]	; 0x28
 800852e:	f7ff bbc5 	b.w	8007cbc <_strtod_r+0x4a4>
 8008532:	3701      	adds	r7, #1
 8008534:	f04f 0b00 	mov.w	fp, #0
 8008538:	9717      	str	r7, [sp, #92]	; 0x5c
 800853a:	46d9      	mov	r9, fp
 800853c:	f7ff b9a3 	b.w	8007886 <_strtod_r+0x6e>
 8008540:	9a06      	ldr	r2, [sp, #24]
 8008542:	f112 0f16 	cmn.w	r2, #22
 8008546:	f6ff ab8d 	blt.w	8007c64 <_strtod_r+0x44c>
 800854a:	4b4a      	ldr	r3, [pc, #296]	; (8008674 <_strtod_r+0xe5c>)
 800854c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008550:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
 8008554:	e9da 2300 	ldrd	r2, r3, [sl]
 8008558:	f7f8 f838 	bl	80005cc <__aeabi_ddiv>
 800855c:	4683      	mov	fp, r0
 800855e:	4689      	mov	r9, r1
 8008560:	f7ff b991 	b.w	8007886 <_strtod_r+0x6e>
 8008564:	9904      	ldr	r1, [sp, #16]
 8008566:	e7c6      	b.n	80084f6 <_strtod_r+0xcde>
 8008568:	2000      	movs	r0, #0
 800856a:	e70a      	b.n	8008382 <_strtod_r+0xb6a>
 800856c:	f105 7354 	add.w	r3, r5, #55574528	; 0x3500000
 8008570:	2000      	movs	r0, #0
 8008572:	9305      	str	r3, [sp, #20]
 8008574:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008578:	4699      	mov	r9, r3
 800857a:	9009      	str	r0, [sp, #36]	; 0x24
 800857c:	f7ff bb90 	b.w	8007ca0 <_strtod_r+0x488>
 8008580:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008582:	2900      	cmp	r1, #0
 8008584:	d05d      	beq.n	8008642 <_strtod_r+0xe2a>
 8008586:	2000      	movs	r0, #0
 8008588:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 800858c:	4010      	ands	r0, r2
 800858e:	f1b0 6fd4 	cmp.w	r0, #111149056	; 0x6a00000
 8008592:	d856      	bhi.n	8008642 <_strtod_r+0xe2a>
 8008594:	0d05      	lsrs	r5, r0, #20
 8008596:	f1c5 016b 	rsb	r1, r5, #107	; 0x6b
 800859a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800859e:	fa00 f301 	lsl.w	r3, r0, r1
 80085a2:	429c      	cmp	r4, r3
 80085a4:	f47f aec9 	bne.w	800833a <_strtod_r+0xb22>
 80085a8:	2100      	movs	r1, #0
 80085aa:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 80085ae:	4011      	ands	r1, r2
 80085b0:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80085b4:	2400      	movs	r4, #0
 80085b6:	9005      	str	r0, [sp, #20]
 80085b8:	9404      	str	r4, [sp, #16]
 80085ba:	e689      	b.n	80082d0 <_strtod_r+0xab8>
 80085bc:	2d1f      	cmp	r5, #31
 80085be:	dc38      	bgt.n	8008632 <_strtod_r+0xe1a>
 80085c0:	f015 0f10 	tst.w	r5, #16
 80085c4:	bf14      	ite	ne
 80085c6:	216a      	movne	r1, #106	; 0x6a
 80085c8:	2100      	moveq	r1, #0
 80085ca:	2d00      	cmp	r5, #0
 80085cc:	9109      	str	r1, [sp, #36]	; 0x24
 80085ce:	dd0f      	ble.n	80085f0 <_strtod_r+0xdd8>
 80085d0:	4c29      	ldr	r4, [pc, #164]	; (8008678 <_strtod_r+0xe60>)
 80085d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085d6:	07eb      	lsls	r3, r5, #31
 80085d8:	d503      	bpl.n	80085e2 <_strtod_r+0xdca>
 80085da:	e9d4 2300 	ldrd	r2, r3, [r4]
 80085de:	f7f7 fecb 	bl	8000378 <__aeabi_dmul>
 80085e2:	3408      	adds	r4, #8
 80085e4:	106d      	asrs	r5, r5, #1
 80085e6:	d1f6      	bne.n	80085d6 <_strtod_r+0xdbe>
 80085e8:	4602      	mov	r2, r0
 80085ea:	460b      	mov	r3, r1
 80085ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80085f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085f2:	b178      	cbz	r0, 8008614 <_strtod_r+0xdfc>
 80085f4:	9a05      	ldr	r2, [sp, #20]
 80085f6:	f3c2 530a 	ubfx	r3, r2, #20, #11
 80085fa:	f1c3 056b 	rsb	r5, r3, #107	; 0x6b
 80085fe:	2d00      	cmp	r5, #0
 8008600:	dd08      	ble.n	8008614 <_strtod_r+0xdfc>
 8008602:	2d1f      	cmp	r5, #31
 8008604:	dd4c      	ble.n	80086a0 <_strtod_r+0xe88>
 8008606:	2300      	movs	r3, #0
 8008608:	2d34      	cmp	r5, #52	; 0x34
 800860a:	9304      	str	r3, [sp, #16]
 800860c:	dd50      	ble.n	80086b0 <_strtod_r+0xe98>
 800860e:	f04f 725c 	mov.w	r2, #57671680	; 0x3700000
 8008612:	9205      	str	r2, [sp, #20]
 8008614:	9b05      	ldr	r3, [sp, #20]
 8008616:	9c04      	ldr	r4, [sp, #16]
 8008618:	4619      	mov	r1, r3
 800861a:	4620      	mov	r0, r4
 800861c:	2200      	movs	r2, #0
 800861e:	2300      	movs	r3, #0
 8008620:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008624:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008628:	f7f8 f90e 	bl	8000848 <__aeabi_dcmpeq>
 800862c:	2800      	cmp	r0, #0
 800862e:	f43f ab37 	beq.w	8007ca0 <_strtod_r+0x488>
 8008632:	f04f 0b00 	mov.w	fp, #0
 8008636:	2022      	movs	r0, #34	; 0x22
 8008638:	f8ca 0000 	str.w	r0, [sl]
 800863c:	46d9      	mov	r9, fp
 800863e:	f7ff b922 	b.w	8007886 <_strtod_r+0x6e>
 8008642:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008646:	e7ac      	b.n	80085a2 <_strtod_r+0xd8a>
 8008648:	9905      	ldr	r1, [sp, #20]
 800864a:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 800864e:	0d04      	lsrs	r4, r0, #20
 8008650:	0525      	lsls	r5, r4, #20
 8008652:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
 8008656:	f63f ae31 	bhi.w	80082bc <_strtod_r+0xaa4>
 800865a:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
 800865e:	f63f ae3b 	bhi.w	80082d8 <_strtod_r+0xac0>
 8008662:	e5d1      	b.n	8008208 <_strtod_r+0x9f0>
 8008664:	2500      	movs	r5, #0
 8008666:	e579      	b.n	800815c <_strtod_r+0x944>
 8008668:	4640      	mov	r0, r8
 800866a:	e679      	b.n	8008360 <_strtod_r+0xb48>
 800866c:	3101      	adds	r1, #1
 800866e:	9117      	str	r1, [sp, #92]	; 0x5c
 8008670:	f7ff ba82 	b.w	8007b78 <_strtod_r+0x360>
 8008674:	0800e658 	.word	0x0800e658
 8008678:	0800e590 	.word	0x0800e590
 800867c:	a817      	add	r0, sp, #92	; 0x5c
 800867e:	4910      	ldr	r1, [pc, #64]	; (80086c0 <_strtod_r+0xea8>)
 8008680:	aa1a      	add	r2, sp, #104	; 0x68
 8008682:	f004 f893 	bl	800c7ac <__hexnan>
 8008686:	2805      	cmp	r0, #5
 8008688:	f47f adb3 	bne.w	80081f2 <_strtod_r+0x9da>
 800868c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800868e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008690:	f045 43ff 	orr.w	r3, r5, #2139095040	; 0x7f800000
 8008694:	f443 02e0 	orr.w	r2, r3, #7340032	; 0x700000
 8008698:	9207      	str	r2, [sp, #28]
 800869a:	9106      	str	r1, [sp, #24]
 800869c:	f7ff ba72 	b.w	8007b84 <_strtod_r+0x36c>
 80086a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80086a4:	fa01 f405 	lsl.w	r4, r1, r5
 80086a8:	9804      	ldr	r0, [sp, #16]
 80086aa:	4020      	ands	r0, r4
 80086ac:	9004      	str	r0, [sp, #16]
 80086ae:	e7b1      	b.n	8008614 <_strtod_r+0xdfc>
 80086b0:	3d20      	subs	r5, #32
 80086b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80086b6:	fa01 f505 	lsl.w	r5, r1, r5
 80086ba:	4015      	ands	r5, r2
 80086bc:	9505      	str	r5, [sp, #20]
 80086be:	e7a9      	b.n	8008614 <_strtod_r+0xdfc>
 80086c0:	20000998 	.word	0x20000998
 80086c4:	f3af 8000 	nop.w

080086c8 <_strtol_r>:
 80086c8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80086cc:	4c49      	ldr	r4, [pc, #292]	; (80087f4 <_strtol_r+0x12c>)
 80086ce:	b082      	sub	sp, #8
 80086d0:	f8d4 c000 	ldr.w	ip, [r4]
 80086d4:	9001      	str	r0, [sp, #4]
 80086d6:	460f      	mov	r7, r1
 80086d8:	463c      	mov	r4, r7
 80086da:	f814 5b01 	ldrb.w	r5, [r4], #1
 80086de:	eb0c 0005 	add.w	r0, ip, r5
 80086e2:	7846      	ldrb	r6, [r0, #1]
 80086e4:	4627      	mov	r7, r4
 80086e6:	f006 0008 	and.w	r0, r6, #8
 80086ea:	b2c6      	uxtb	r6, r0
 80086ec:	2e00      	cmp	r6, #0
 80086ee:	d1f3      	bne.n	80086d8 <_strtol_r+0x10>
 80086f0:	2d2d      	cmp	r5, #45	; 0x2d
 80086f2:	d061      	beq.n	80087b8 <_strtol_r+0xf0>
 80086f4:	2d2b      	cmp	r5, #43	; 0x2b
 80086f6:	bf04      	itt	eq
 80086f8:	4624      	moveq	r4, r4
 80086fa:	f814 5b01 	ldrbeq.w	r5, [r4], #1
 80086fe:	46b3      	mov	fp, r6
 8008700:	2b00      	cmp	r3, #0
 8008702:	d141      	bne.n	8008788 <_strtol_r+0xc0>
 8008704:	2d30      	cmp	r5, #48	; 0x30
 8008706:	d043      	beq.n	8008790 <_strtol_r+0xc8>
 8008708:	230a      	movs	r3, #10
 800870a:	469a      	mov	sl, r3
 800870c:	f1bb 0f00 	cmp.w	fp, #0
 8008710:	bf0c      	ite	eq
 8008712:	f06f 4700 	mvneq.w	r7, #2147483648	; 0x80000000
 8008716:	f04f 4700 	movne.w	r7, #2147483648	; 0x80000000
 800871a:	fbb7 f9fa 	udiv	r9, r7, sl
 800871e:	fb0a 7019 	mls	r0, sl, r9, r7
 8008722:	9000      	str	r0, [sp, #0]
 8008724:	2000      	movs	r0, #0
 8008726:	4680      	mov	r8, r0
 8008728:	e00c      	b.n	8008744 <_strtol_r+0x7c>
 800872a:	3d30      	subs	r5, #48	; 0x30
 800872c:	42ab      	cmp	r3, r5
 800872e:	dd1b      	ble.n	8008768 <_strtol_r+0xa0>
 8008730:	1c46      	adds	r6, r0, #1
 8008732:	d005      	beq.n	8008740 <_strtol_r+0x78>
 8008734:	45c8      	cmp	r8, r9
 8008736:	d839      	bhi.n	80087ac <_strtol_r+0xe4>
 8008738:	d035      	beq.n	80087a6 <_strtol_r+0xde>
 800873a:	fb0a 5808 	mla	r8, sl, r8, r5
 800873e:	2001      	movs	r0, #1
 8008740:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008744:	eb0c 0605 	add.w	r6, ip, r5
 8008748:	7876      	ldrb	r6, [r6, #1]
 800874a:	f006 0704 	and.w	r7, r6, #4
 800874e:	b2ff      	uxtb	r7, r7
 8008750:	2f00      	cmp	r7, #0
 8008752:	d1ea      	bne.n	800872a <_strtol_r+0x62>
 8008754:	f016 0603 	ands.w	r6, r6, #3
 8008758:	d006      	beq.n	8008768 <_strtol_r+0xa0>
 800875a:	2e01      	cmp	r6, #1
 800875c:	bf14      	ite	ne
 800875e:	2657      	movne	r6, #87	; 0x57
 8008760:	2637      	moveq	r6, #55	; 0x37
 8008762:	1bad      	subs	r5, r5, r6
 8008764:	42ab      	cmp	r3, r5
 8008766:	dce3      	bgt.n	8008730 <_strtol_r+0x68>
 8008768:	1c43      	adds	r3, r0, #1
 800876a:	d02a      	beq.n	80087c2 <_strtol_r+0xfa>
 800876c:	f1bb 0f00 	cmp.w	fp, #0
 8008770:	d001      	beq.n	8008776 <_strtol_r+0xae>
 8008772:	f1c8 0800 	rsb	r8, r8, #0
 8008776:	2a00      	cmp	r2, #0
 8008778:	d031      	beq.n	80087de <_strtol_r+0x116>
 800877a:	b9d0      	cbnz	r0, 80087b2 <_strtol_r+0xea>
 800877c:	4640      	mov	r0, r8
 800877e:	6011      	str	r1, [r2, #0]
 8008780:	b002      	add	sp, #8
 8008782:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008786:	4770      	bx	lr
 8008788:	2b10      	cmp	r3, #16
 800878a:	d1be      	bne.n	800870a <_strtol_r+0x42>
 800878c:	2d30      	cmp	r5, #48	; 0x30
 800878e:	d1bc      	bne.n	800870a <_strtol_r+0x42>
 8008790:	7825      	ldrb	r5, [r4, #0]
 8008792:	2d78      	cmp	r5, #120	; 0x78
 8008794:	d025      	beq.n	80087e2 <_strtol_r+0x11a>
 8008796:	2d58      	cmp	r5, #88	; 0x58
 8008798:	d023      	beq.n	80087e2 <_strtol_r+0x11a>
 800879a:	bb43      	cbnz	r3, 80087ee <_strtol_r+0x126>
 800879c:	f04f 0a08 	mov.w	sl, #8
 80087a0:	2530      	movs	r5, #48	; 0x30
 80087a2:	4653      	mov	r3, sl
 80087a4:	e7b2      	b.n	800870c <_strtol_r+0x44>
 80087a6:	9800      	ldr	r0, [sp, #0]
 80087a8:	4285      	cmp	r5, r0
 80087aa:	ddc6      	ble.n	800873a <_strtol_r+0x72>
 80087ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087b0:	e7c6      	b.n	8008740 <_strtol_r+0x78>
 80087b2:	4640      	mov	r0, r8
 80087b4:	1e61      	subs	r1, r4, #1
 80087b6:	e7e2      	b.n	800877e <_strtol_r+0xb6>
 80087b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80087bc:	f04f 0b01 	mov.w	fp, #1
 80087c0:	e79e      	b.n	8008700 <_strtol_r+0x38>
 80087c2:	f1bb 0f00 	cmp.w	fp, #0
 80087c6:	9901      	ldr	r1, [sp, #4]
 80087c8:	bf0c      	ite	eq
 80087ca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80087ce:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 80087d2:	2322      	movs	r3, #34	; 0x22
 80087d4:	600b      	str	r3, [r1, #0]
 80087d6:	2a00      	cmp	r2, #0
 80087d8:	d0d2      	beq.n	8008780 <_strtol_r+0xb8>
 80087da:	1e61      	subs	r1, r4, #1
 80087dc:	e7cf      	b.n	800877e <_strtol_r+0xb6>
 80087de:	4640      	mov	r0, r8
 80087e0:	e7ce      	b.n	8008780 <_strtol_r+0xb8>
 80087e2:	f04f 0a10 	mov.w	sl, #16
 80087e6:	7865      	ldrb	r5, [r4, #1]
 80087e8:	4653      	mov	r3, sl
 80087ea:	3402      	adds	r4, #2
 80087ec:	e78e      	b.n	800870c <_strtol_r+0x44>
 80087ee:	469a      	mov	sl, r3
 80087f0:	2530      	movs	r5, #48	; 0x30
 80087f2:	e78b      	b.n	800870c <_strtol_r+0x44>
 80087f4:	200000e4 	.word	0x200000e4

080087f8 <_strtoll_r>:
 80087f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fc:	b087      	sub	sp, #28
 80087fe:	9101      	str	r1, [sp, #4]
 8008800:	4968      	ldr	r1, [pc, #416]	; (80089a4 <_strtoll_r+0x1ac>)
 8008802:	9005      	str	r0, [sp, #20]
 8008804:	f8d1 8000 	ldr.w	r8, [r1]
 8008808:	9801      	ldr	r0, [sp, #4]
 800880a:	9202      	str	r2, [sp, #8]
 800880c:	4699      	mov	r9, r3
 800880e:	4606      	mov	r6, r0
 8008810:	f816 7b01 	ldrb.w	r7, [r6], #1
 8008814:	eb08 0307 	add.w	r3, r8, r7
 8008818:	785a      	ldrb	r2, [r3, #1]
 800881a:	4630      	mov	r0, r6
 800881c:	f002 0408 	and.w	r4, r2, #8
 8008820:	b2e5      	uxtb	r5, r4
 8008822:	2d00      	cmp	r5, #0
 8008824:	d1f3      	bne.n	800880e <_strtoll_r+0x16>
 8008826:	2f2d      	cmp	r7, #45	; 0x2d
 8008828:	f000 8082 	beq.w	8008930 <_strtoll_r+0x138>
 800882c:	2f2b      	cmp	r7, #43	; 0x2b
 800882e:	bf04      	itt	eq
 8008830:	4636      	moveq	r6, r6
 8008832:	f816 7b01 	ldrbeq.w	r7, [r6], #1
 8008836:	9503      	str	r5, [sp, #12]
 8008838:	f1b9 0f00 	cmp.w	r9, #0
 800883c:	d109      	bne.n	8008852 <_strtoll_r+0x5a>
 800883e:	2f30      	cmp	r7, #48	; 0x30
 8008840:	f000 808b 	beq.w	800895a <_strtoll_r+0x162>
 8008844:	f04f 0a0a 	mov.w	sl, #10
 8008848:	f04f 0b00 	mov.w	fp, #0
 800884c:	f04f 090a 	mov.w	r9, #10
 8008850:	e006      	b.n	8008860 <_strtoll_r+0x68>
 8008852:	f1b9 0f10 	cmp.w	r9, #16
 8008856:	f000 8099 	beq.w	800898c <_strtoll_r+0x194>
 800885a:	46ca      	mov	sl, r9
 800885c:	ea4f 7be9 	mov.w	fp, r9, asr #31
 8008860:	9b03      	ldr	r3, [sp, #12]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d05f      	beq.n	8008926 <_strtoll_r+0x12e>
 8008866:	2400      	movs	r4, #0
 8008868:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 800886c:	4629      	mov	r1, r5
 800886e:	4620      	mov	r0, r4
 8008870:	4652      	mov	r2, sl
 8008872:	465b      	mov	r3, fp
 8008874:	f7f8 f8b2 	bl	80009dc <__aeabi_uldivmod>
 8008878:	4629      	mov	r1, r5
 800887a:	9204      	str	r2, [sp, #16]
 800887c:	465b      	mov	r3, fp
 800887e:	4652      	mov	r2, sl
 8008880:	4620      	mov	r0, r4
 8008882:	f7f8 f8ab 	bl	80009dc <__aeabi_uldivmod>
 8008886:	2500      	movs	r5, #0
 8008888:	4602      	mov	r2, r0
 800888a:	460b      	mov	r3, r1
 800888c:	2000      	movs	r0, #0
 800888e:	2100      	movs	r1, #0
 8008890:	e019      	b.n	80088c6 <_strtoll_r+0xce>
 8008892:	3f30      	subs	r7, #48	; 0x30
 8008894:	45b9      	cmp	r9, r7
 8008896:	dd2a      	ble.n	80088ee <_strtoll_r+0xf6>
 8008898:	1c6c      	adds	r4, r5, #1
 800889a:	d012      	beq.n	80088c2 <_strtoll_r+0xca>
 800889c:	428b      	cmp	r3, r1
 800889e:	bf08      	it	eq
 80088a0:	4282      	cmpeq	r2, r0
 80088a2:	d33d      	bcc.n	8008920 <_strtoll_r+0x128>
 80088a4:	4299      	cmp	r1, r3
 80088a6:	bf08      	it	eq
 80088a8:	4290      	cmpeq	r0, r2
 80088aa:	d036      	beq.n	800891a <_strtoll_r+0x122>
 80088ac:	fb00 fc0b 	mul.w	ip, r0, fp
 80088b0:	fba0 450a 	umull	r4, r5, r0, sl
 80088b4:	fb0a c001 	mla	r0, sl, r1, ip
 80088b8:	1941      	adds	r1, r0, r5
 80088ba:	19e0      	adds	r0, r4, r7
 80088bc:	eb41 71e7 	adc.w	r1, r1, r7, asr #31
 80088c0:	2501      	movs	r5, #1
 80088c2:	f816 7b01 	ldrb.w	r7, [r6], #1
 80088c6:	eb08 0407 	add.w	r4, r8, r7
 80088ca:	7864      	ldrb	r4, [r4, #1]
 80088cc:	f004 0c04 	and.w	ip, r4, #4
 80088d0:	fa5f fe8c 	uxtb.w	lr, ip
 80088d4:	f1be 0f00 	cmp.w	lr, #0
 80088d8:	d1db      	bne.n	8008892 <_strtoll_r+0x9a>
 80088da:	f014 0403 	ands.w	r4, r4, #3
 80088de:	d006      	beq.n	80088ee <_strtoll_r+0xf6>
 80088e0:	2c01      	cmp	r4, #1
 80088e2:	bf14      	ite	ne
 80088e4:	2457      	movne	r4, #87	; 0x57
 80088e6:	2437      	moveq	r4, #55	; 0x37
 80088e8:	1b3f      	subs	r7, r7, r4
 80088ea:	45b9      	cmp	r9, r7
 80088ec:	dcd4      	bgt.n	8008898 <_strtoll_r+0xa0>
 80088ee:	1c6b      	adds	r3, r5, #1
 80088f0:	9a03      	ldr	r2, [sp, #12]
 80088f2:	d022      	beq.n	800893a <_strtoll_r+0x142>
 80088f4:	b112      	cbz	r2, 80088fc <_strtoll_r+0x104>
 80088f6:	4240      	negs	r0, r0
 80088f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80088fc:	9c02      	ldr	r4, [sp, #8]
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	b12c      	cbz	r4, 8008910 <_strtoll_r+0x118>
 8008904:	b10d      	cbz	r5, 800890a <_strtoll_r+0x112>
 8008906:	3e01      	subs	r6, #1
 8008908:	9601      	str	r6, [sp, #4]
 800890a:	9c01      	ldr	r4, [sp, #4]
 800890c:	9902      	ldr	r1, [sp, #8]
 800890e:	600c      	str	r4, [r1, #0]
 8008910:	4610      	mov	r0, r2
 8008912:	4619      	mov	r1, r3
 8008914:	b007      	add	sp, #28
 8008916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800891a:	9d04      	ldr	r5, [sp, #16]
 800891c:	42af      	cmp	r7, r5
 800891e:	ddc5      	ble.n	80088ac <_strtoll_r+0xb4>
 8008920:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008924:	e7cd      	b.n	80088c2 <_strtoll_r+0xca>
 8008926:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800892a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800892e:	e79d      	b.n	800886c <_strtoll_r+0x74>
 8008930:	2101      	movs	r1, #1
 8008932:	f816 7b01 	ldrb.w	r7, [r6], #1
 8008936:	9103      	str	r1, [sp, #12]
 8008938:	e77e      	b.n	8008838 <_strtoll_r+0x40>
 800893a:	b952      	cbnz	r2, 8008952 <_strtoll_r+0x15a>
 800893c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008940:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8008944:	9c05      	ldr	r4, [sp, #20]
 8008946:	2022      	movs	r0, #34	; 0x22
 8008948:	6020      	str	r0, [r4, #0]
 800894a:	9c02      	ldr	r4, [sp, #8]
 800894c:	2c00      	cmp	r4, #0
 800894e:	d1da      	bne.n	8008906 <_strtoll_r+0x10e>
 8008950:	e7de      	b.n	8008910 <_strtoll_r+0x118>
 8008952:	2200      	movs	r2, #0
 8008954:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008958:	e7f4      	b.n	8008944 <_strtoll_r+0x14c>
 800895a:	7837      	ldrb	r7, [r6, #0]
 800895c:	2f78      	cmp	r7, #120	; 0x78
 800895e:	d00c      	beq.n	800897a <_strtoll_r+0x182>
 8008960:	2f58      	cmp	r7, #88	; 0x58
 8008962:	d00a      	beq.n	800897a <_strtoll_r+0x182>
 8008964:	f1b9 0f00 	cmp.w	r9, #0
 8008968:	d117      	bne.n	800899a <_strtoll_r+0x1a2>
 800896a:	f04f 0a08 	mov.w	sl, #8
 800896e:	f04f 0b00 	mov.w	fp, #0
 8008972:	2730      	movs	r7, #48	; 0x30
 8008974:	f04f 0908 	mov.w	r9, #8
 8008978:	e772      	b.n	8008860 <_strtoll_r+0x68>
 800897a:	7877      	ldrb	r7, [r6, #1]
 800897c:	f04f 0a10 	mov.w	sl, #16
 8008980:	f04f 0b00 	mov.w	fp, #0
 8008984:	3602      	adds	r6, #2
 8008986:	f04f 0910 	mov.w	r9, #16
 800898a:	e769      	b.n	8008860 <_strtoll_r+0x68>
 800898c:	2f30      	cmp	r7, #48	; 0x30
 800898e:	d0e4      	beq.n	800895a <_strtoll_r+0x162>
 8008990:	f04f 0a10 	mov.w	sl, #16
 8008994:	f04f 0b00 	mov.w	fp, #0
 8008998:	e762      	b.n	8008860 <_strtoll_r+0x68>
 800899a:	46ca      	mov	sl, r9
 800899c:	ea4f 7be9 	mov.w	fp, r9, asr #31
 80089a0:	2730      	movs	r7, #48	; 0x30
 80089a2:	e75d      	b.n	8008860 <_strtoll_r+0x68>
 80089a4:	200000e4 	.word	0x200000e4

080089a8 <_strtoul_r>:
 80089a8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80089ac:	4c51      	ldr	r4, [pc, #324]	; (8008af4 <_strtoul_r+0x14c>)
 80089ae:	b082      	sub	sp, #8
 80089b0:	f8d4 8000 	ldr.w	r8, [r4]
 80089b4:	9001      	str	r0, [sp, #4]
 80089b6:	460f      	mov	r7, r1
 80089b8:	463c      	mov	r4, r7
 80089ba:	f814 5b01 	ldrb.w	r5, [r4], #1
 80089be:	eb08 0005 	add.w	r0, r8, r5
 80089c2:	7846      	ldrb	r6, [r0, #1]
 80089c4:	4627      	mov	r7, r4
 80089c6:	f006 0008 	and.w	r0, r6, #8
 80089ca:	b2c6      	uxtb	r6, r0
 80089cc:	2e00      	cmp	r6, #0
 80089ce:	d1f3      	bne.n	80089b8 <_strtoul_r+0x10>
 80089d0:	2d2d      	cmp	r5, #45	; 0x2d
 80089d2:	d05d      	beq.n	8008a90 <_strtoul_r+0xe8>
 80089d4:	2d2b      	cmp	r5, #43	; 0x2b
 80089d6:	bf04      	itt	eq
 80089d8:	4624      	moveq	r4, r4
 80089da:	f814 5b01 	ldrbeq.w	r5, [r4], #1
 80089de:	9600      	str	r6, [sp, #0]
 80089e0:	b953      	cbnz	r3, 80089f8 <_strtoul_r+0x50>
 80089e2:	2d30      	cmp	r5, #48	; 0x30
 80089e4:	d059      	beq.n	8008a9a <_strtoul_r+0xf2>
 80089e6:	f649 1999 	movw	r9, #39321	; 0x9999
 80089ea:	230a      	movs	r3, #10
 80089ec:	f04f 0b05 	mov.w	fp, #5
 80089f0:	f6c1 1999 	movt	r9, #6553	; 0x1999
 80089f4:	469a      	mov	sl, r3
 80089f6:	e00a      	b.n	8008a0e <_strtoul_r+0x66>
 80089f8:	2b10      	cmp	r3, #16
 80089fa:	d067      	beq.n	8008acc <_strtoul_r+0x124>
 80089fc:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8008a00:	fbb9 f9f3 	udiv	r9, r9, r3
 8008a04:	fb03 fb09 	mul.w	fp, r3, r9
 8008a08:	469a      	mov	sl, r3
 8008a0a:	ea6f 0b0b 	mvn.w	fp, fp
 8008a0e:	f04f 0c00 	mov.w	ip, #0
 8008a12:	4660      	mov	r0, ip
 8008a14:	e00e      	b.n	8008a34 <_strtoul_r+0x8c>
 8008a16:	3d30      	subs	r5, #48	; 0x30
 8008a18:	42ab      	cmp	r3, r5
 8008a1a:	dd1d      	ble.n	8008a58 <_strtoul_r+0xb0>
 8008a1c:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
 8008a20:	d006      	beq.n	8008a30 <_strtoul_r+0x88>
 8008a22:	4548      	cmp	r0, r9
 8008a24:	d829      	bhi.n	8008a7a <_strtoul_r+0xd2>
 8008a26:	d026      	beq.n	8008a76 <_strtoul_r+0xce>
 8008a28:	fb0a 5000 	mla	r0, sl, r0, r5
 8008a2c:	f04f 0c01 	mov.w	ip, #1
 8008a30:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008a34:	eb08 0705 	add.w	r7, r8, r5
 8008a38:	787e      	ldrb	r6, [r7, #1]
 8008a3a:	f006 0704 	and.w	r7, r6, #4
 8008a3e:	b2ff      	uxtb	r7, r7
 8008a40:	2f00      	cmp	r7, #0
 8008a42:	d1e8      	bne.n	8008a16 <_strtoul_r+0x6e>
 8008a44:	f016 0603 	ands.w	r6, r6, #3
 8008a48:	d006      	beq.n	8008a58 <_strtoul_r+0xb0>
 8008a4a:	2e01      	cmp	r6, #1
 8008a4c:	bf14      	ite	ne
 8008a4e:	2657      	movne	r6, #87	; 0x57
 8008a50:	2637      	moveq	r6, #55	; 0x37
 8008a52:	1bad      	subs	r5, r5, r6
 8008a54:	42ab      	cmp	r3, r5
 8008a56:	dce1      	bgt.n	8008a1c <_strtoul_r+0x74>
 8008a58:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
 8008a5c:	d010      	beq.n	8008a80 <_strtoul_r+0xd8>
 8008a5e:	9b00      	ldr	r3, [sp, #0]
 8008a60:	b103      	cbz	r3, 8008a64 <_strtoul_r+0xbc>
 8008a62:	4240      	negs	r0, r0
 8008a64:	b11a      	cbz	r2, 8008a6e <_strtoul_r+0xc6>
 8008a66:	f1bc 0f00 	cmp.w	ip, #0
 8008a6a:	d10f      	bne.n	8008a8c <_strtoul_r+0xe4>
 8008a6c:	6011      	str	r1, [r2, #0]
 8008a6e:	b002      	add	sp, #8
 8008a70:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a74:	4770      	bx	lr
 8008a76:	455d      	cmp	r5, fp
 8008a78:	ddd6      	ble.n	8008a28 <_strtoul_r+0x80>
 8008a7a:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8008a7e:	e7d7      	b.n	8008a30 <_strtoul_r+0x88>
 8008a80:	9901      	ldr	r1, [sp, #4]
 8008a82:	2022      	movs	r0, #34	; 0x22
 8008a84:	6008      	str	r0, [r1, #0]
 8008a86:	4660      	mov	r0, ip
 8008a88:	2a00      	cmp	r2, #0
 8008a8a:	d0f0      	beq.n	8008a6e <_strtoul_r+0xc6>
 8008a8c:	1e61      	subs	r1, r4, #1
 8008a8e:	e7ed      	b.n	8008a6c <_strtoul_r+0xc4>
 8008a90:	2701      	movs	r7, #1
 8008a92:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008a96:	9700      	str	r7, [sp, #0]
 8008a98:	e7a2      	b.n	80089e0 <_strtoul_r+0x38>
 8008a9a:	7825      	ldrb	r5, [r4, #0]
 8008a9c:	2d78      	cmp	r5, #120	; 0x78
 8008a9e:	d00b      	beq.n	8008ab8 <_strtoul_r+0x110>
 8008aa0:	2d58      	cmp	r5, #88	; 0x58
 8008aa2:	d009      	beq.n	8008ab8 <_strtoul_r+0x110>
 8008aa4:	b9d3      	cbnz	r3, 8008adc <_strtoul_r+0x134>
 8008aa6:	f04f 0a08 	mov.w	sl, #8
 8008aaa:	f04f 0b07 	mov.w	fp, #7
 8008aae:	f06f 4960 	mvn.w	r9, #3758096384	; 0xe0000000
 8008ab2:	2530      	movs	r5, #48	; 0x30
 8008ab4:	4653      	mov	r3, sl
 8008ab6:	e7aa      	b.n	8008a0e <_strtoul_r+0x66>
 8008ab8:	f04f 0a10 	mov.w	sl, #16
 8008abc:	7865      	ldrb	r5, [r4, #1]
 8008abe:	f04f 0b0f 	mov.w	fp, #15
 8008ac2:	3402      	adds	r4, #2
 8008ac4:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 8008ac8:	4653      	mov	r3, sl
 8008aca:	e7a0      	b.n	8008a0e <_strtoul_r+0x66>
 8008acc:	2d30      	cmp	r5, #48	; 0x30
 8008ace:	d0e4      	beq.n	8008a9a <_strtoul_r+0xf2>
 8008ad0:	469a      	mov	sl, r3
 8008ad2:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 8008ad6:	f04f 0b0f 	mov.w	fp, #15
 8008ada:	e798      	b.n	8008a0e <_strtoul_r+0x66>
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ae0:	fbb0 f9f3 	udiv	r9, r0, r3
 8008ae4:	fb03 f609 	mul.w	r6, r3, r9
 8008ae8:	469a      	mov	sl, r3
 8008aea:	ea6f 0b06 	mvn.w	fp, r6
 8008aee:	2530      	movs	r5, #48	; 0x30
 8008af0:	e78d      	b.n	8008a0e <_strtoul_r+0x66>
 8008af2:	bf00      	nop
 8008af4:	200000e4 	.word	0x200000e4

08008af8 <_strtoull_r>:
 8008af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008afc:	b087      	sub	sp, #28
 8008afe:	9101      	str	r1, [sp, #4]
 8008b00:	4978      	ldr	r1, [pc, #480]	; (8008ce4 <_strtoull_r+0x1ec>)
 8008b02:	9005      	str	r0, [sp, #20]
 8008b04:	f8d1 a000 	ldr.w	sl, [r1]
 8008b08:	9801      	ldr	r0, [sp, #4]
 8008b0a:	9202      	str	r2, [sp, #8]
 8008b0c:	469b      	mov	fp, r3
 8008b0e:	4680      	mov	r8, r0
 8008b10:	f818 9b01 	ldrb.w	r9, [r8], #1
 8008b14:	eb0a 0309 	add.w	r3, sl, r9
 8008b18:	785a      	ldrb	r2, [r3, #1]
 8008b1a:	4640      	mov	r0, r8
 8008b1c:	f002 0408 	and.w	r4, r2, #8
 8008b20:	b2e5      	uxtb	r5, r4
 8008b22:	2d00      	cmp	r5, #0
 8008b24:	d1f3      	bne.n	8008b0e <_strtoull_r+0x16>
 8008b26:	f1b9 0f2d 	cmp.w	r9, #45	; 0x2d
 8008b2a:	f000 808e 	beq.w	8008c4a <_strtoull_r+0x152>
 8008b2e:	f1b9 0f2b 	cmp.w	r9, #43	; 0x2b
 8008b32:	bf04      	itt	eq
 8008b34:	46c0      	nopeq			; (mov r8, r8)
 8008b36:	f818 9b01 	ldrbeq.w	r9, [r8], #1
 8008b3a:	9504      	str	r5, [sp, #16]
 8008b3c:	f1bb 0f00 	cmp.w	fp, #0
 8008b40:	d110      	bne.n	8008b64 <_strtoull_r+0x6c>
 8008b42:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8008b46:	f000 8085 	beq.w	8008c54 <_strtoull_r+0x15c>
 8008b4a:	2705      	movs	r7, #5
 8008b4c:	f649 1599 	movw	r5, #39321	; 0x9999
 8008b50:	9703      	str	r7, [sp, #12]
 8008b52:	f04f 3499 	mov.w	r4, #2576980377	; 0x99999999
 8008b56:	f6c1 1599 	movt	r5, #6553	; 0x1999
 8008b5a:	260a      	movs	r6, #10
 8008b5c:	2700      	movs	r7, #0
 8008b5e:	f04f 0b0a 	mov.w	fp, #10
 8008b62:	e018      	b.n	8008b96 <_strtoull_r+0x9e>
 8008b64:	f1bb 0f10 	cmp.w	fp, #16
 8008b68:	f000 8099 	beq.w	8008c9e <_strtoull_r+0x1a6>
 8008b6c:	465e      	mov	r6, fp
 8008b6e:	17f7      	asrs	r7, r6, #31
 8008b70:	4632      	mov	r2, r6
 8008b72:	463b      	mov	r3, r7
 8008b74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008b7c:	f7f7 ff2e 	bl	80009dc <__aeabi_uldivmod>
 8008b80:	4632      	mov	r2, r6
 8008b82:	4604      	mov	r4, r0
 8008b84:	460d      	mov	r5, r1
 8008b86:	463b      	mov	r3, r7
 8008b88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008b90:	f7f7 ff24 	bl	80009dc <__aeabi_uldivmod>
 8008b94:	9203      	str	r2, [sp, #12]
 8008b96:	2000      	movs	r0, #0
 8008b98:	2200      	movs	r2, #0
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	e01b      	b.n	8008bd6 <_strtoull_r+0xde>
 8008b9e:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
 8008ba2:	45cb      	cmp	fp, r9
 8008ba4:	dd2c      	ble.n	8008c00 <_strtoull_r+0x108>
 8008ba6:	1c41      	adds	r1, r0, #1
 8008ba8:	d013      	beq.n	8008bd2 <_strtoull_r+0xda>
 8008baa:	429d      	cmp	r5, r3
 8008bac:	bf08      	it	eq
 8008bae:	4294      	cmpeq	r4, r2
 8008bb0:	d33e      	bcc.n	8008c30 <_strtoull_r+0x138>
 8008bb2:	42ab      	cmp	r3, r5
 8008bb4:	bf08      	it	eq
 8008bb6:	42a2      	cmpeq	r2, r4
 8008bb8:	d037      	beq.n	8008c2a <_strtoull_r+0x132>
 8008bba:	fb02 fc07 	mul.w	ip, r2, r7
 8008bbe:	fba2 0106 	umull	r0, r1, r2, r6
 8008bc2:	fb06 c303 	mla	r3, r6, r3, ip
 8008bc6:	eb10 0209 	adds.w	r2, r0, r9
 8008bca:	4419      	add	r1, r3
 8008bcc:	eb41 73e9 	adc.w	r3, r1, r9, asr #31
 8008bd0:	2001      	movs	r0, #1
 8008bd2:	f818 9b01 	ldrb.w	r9, [r8], #1
 8008bd6:	eb0a 0109 	add.w	r1, sl, r9
 8008bda:	7849      	ldrb	r1, [r1, #1]
 8008bdc:	f001 0c04 	and.w	ip, r1, #4
 8008be0:	fa5f fc8c 	uxtb.w	ip, ip
 8008be4:	f1bc 0f00 	cmp.w	ip, #0
 8008be8:	d1d9      	bne.n	8008b9e <_strtoull_r+0xa6>
 8008bea:	f011 0103 	ands.w	r1, r1, #3
 8008bee:	d007      	beq.n	8008c00 <_strtoull_r+0x108>
 8008bf0:	2901      	cmp	r1, #1
 8008bf2:	bf14      	ite	ne
 8008bf4:	2157      	movne	r1, #87	; 0x57
 8008bf6:	2137      	moveq	r1, #55	; 0x37
 8008bf8:	ebc1 0909 	rsb	r9, r1, r9
 8008bfc:	45cb      	cmp	fp, r9
 8008bfe:	dcd2      	bgt.n	8008ba6 <_strtoull_r+0xae>
 8008c00:	1c41      	adds	r1, r0, #1
 8008c02:	d018      	beq.n	8008c36 <_strtoull_r+0x13e>
 8008c04:	9904      	ldr	r1, [sp, #16]
 8008c06:	b111      	cbz	r1, 8008c0e <_strtoull_r+0x116>
 8008c08:	4252      	negs	r2, r2
 8008c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008c0e:	9902      	ldr	r1, [sp, #8]
 8008c10:	b131      	cbz	r1, 8008c20 <_strtoull_r+0x128>
 8008c12:	b110      	cbz	r0, 8008c1a <_strtoull_r+0x122>
 8008c14:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8008c18:	9101      	str	r1, [sp, #4]
 8008c1a:	9901      	ldr	r1, [sp, #4]
 8008c1c:	9802      	ldr	r0, [sp, #8]
 8008c1e:	6001      	str	r1, [r0, #0]
 8008c20:	4610      	mov	r0, r2
 8008c22:	4619      	mov	r1, r3
 8008c24:	b007      	add	sp, #28
 8008c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c2a:	9803      	ldr	r0, [sp, #12]
 8008c2c:	4581      	cmp	r9, r0
 8008c2e:	ddc4      	ble.n	8008bba <_strtoull_r+0xc2>
 8008c30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c34:	e7cd      	b.n	8008bd2 <_strtoull_r+0xda>
 8008c36:	9b05      	ldr	r3, [sp, #20]
 8008c38:	9802      	ldr	r0, [sp, #8]
 8008c3a:	2222      	movs	r2, #34	; 0x22
 8008c3c:	601a      	str	r2, [r3, #0]
 8008c3e:	b3a0      	cbz	r0, 8008caa <_strtoull_r+0x1b2>
 8008c40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008c48:	e7e4      	b.n	8008c14 <_strtoull_r+0x11c>
 8008c4a:	2601      	movs	r6, #1
 8008c4c:	f818 9b01 	ldrb.w	r9, [r8], #1
 8008c50:	9604      	str	r6, [sp, #16]
 8008c52:	e773      	b.n	8008b3c <_strtoull_r+0x44>
 8008c54:	f898 1000 	ldrb.w	r1, [r8]
 8008c58:	2978      	cmp	r1, #120	; 0x78
 8008c5a:	d011      	beq.n	8008c80 <_strtoull_r+0x188>
 8008c5c:	2958      	cmp	r1, #88	; 0x58
 8008c5e:	d00f      	beq.n	8008c80 <_strtoull_r+0x188>
 8008c60:	f1bb 0f00 	cmp.w	fp, #0
 8008c64:	d126      	bne.n	8008cb4 <_strtoull_r+0x1bc>
 8008c66:	2307      	movs	r3, #7
 8008c68:	9303      	str	r3, [sp, #12]
 8008c6a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008c6e:	f06f 4560 	mvn.w	r5, #3758096384	; 0xe0000000
 8008c72:	2608      	movs	r6, #8
 8008c74:	2700      	movs	r7, #0
 8008c76:	f04f 0930 	mov.w	r9, #48	; 0x30
 8008c7a:	f04f 0b08 	mov.w	fp, #8
 8008c7e:	e78a      	b.n	8008b96 <_strtoull_r+0x9e>
 8008c80:	220f      	movs	r2, #15
 8008c82:	f898 9001 	ldrb.w	r9, [r8, #1]
 8008c86:	9203      	str	r2, [sp, #12]
 8008c88:	f108 0802 	add.w	r8, r8, #2
 8008c8c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008c90:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
 8008c94:	2610      	movs	r6, #16
 8008c96:	2700      	movs	r7, #0
 8008c98:	f04f 0b10 	mov.w	fp, #16
 8008c9c:	e77b      	b.n	8008b96 <_strtoull_r+0x9e>
 8008c9e:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8008ca2:	d0d7      	beq.n	8008c54 <_strtoull_r+0x15c>
 8008ca4:	2610      	movs	r6, #16
 8008ca6:	2700      	movs	r7, #0
 8008ca8:	e762      	b.n	8008b70 <_strtoull_r+0x78>
 8008caa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008cae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008cb2:	e7b5      	b.n	8008c20 <_strtoull_r+0x128>
 8008cb4:	465e      	mov	r6, fp
 8008cb6:	17f7      	asrs	r7, r6, #31
 8008cb8:	465a      	mov	r2, fp
 8008cba:	463b      	mov	r3, r7
 8008cbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cc0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008cc4:	f7f7 fe8a 	bl	80009dc <__aeabi_uldivmod>
 8008cc8:	465a      	mov	r2, fp
 8008cca:	4604      	mov	r4, r0
 8008ccc:	460d      	mov	r5, r1
 8008cce:	463b      	mov	r3, r7
 8008cd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008cd8:	f7f7 fe80 	bl	80009dc <__aeabi_uldivmod>
 8008cdc:	f04f 0930 	mov.w	r9, #48	; 0x30
 8008ce0:	9203      	str	r2, [sp, #12]
 8008ce2:	e758      	b.n	8008b96 <_strtoull_r+0x9e>
 8008ce4:	200000e4 	.word	0x200000e4

08008ce8 <_sungetc_r>:
 8008ce8:	b538      	push	{r3, r4, r5, lr}
 8008cea:	1c4b      	adds	r3, r1, #1
 8008cec:	4614      	mov	r4, r2
 8008cee:	d019      	beq.n	8008d24 <_sungetc_r+0x3c>
 8008cf0:	8992      	ldrh	r2, [r2, #12]
 8008cf2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008cf4:	f022 0520 	bic.w	r5, r2, #32
 8008cf8:	81a5      	strh	r5, [r4, #12]
 8008cfa:	b2cd      	uxtb	r5, r1
 8008cfc:	b1ab      	cbz	r3, 8008d2a <_sungetc_r+0x42>
 8008cfe:	6862      	ldr	r2, [r4, #4]
 8008d00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d02:	428a      	cmp	r2, r1
 8008d04:	da09      	bge.n	8008d1a <_sungetc_r+0x32>
 8008d06:	6820      	ldr	r0, [r4, #0]
 8008d08:	1e43      	subs	r3, r0, #1
 8008d0a:	6023      	str	r3, [r4, #0]
 8008d0c:	f800 5c01 	strb.w	r5, [r0, #-1]
 8008d10:	6862      	ldr	r2, [r4, #4]
 8008d12:	1c51      	adds	r1, r2, #1
 8008d14:	6061      	str	r1, [r4, #4]
 8008d16:	4628      	mov	r0, r5
 8008d18:	bd38      	pop	{r3, r4, r5, pc}
 8008d1a:	4621      	mov	r1, r4
 8008d1c:	f001 fdee 	bl	800a8fc <__submore>
 8008d20:	2800      	cmp	r0, #0
 8008d22:	d0f0      	beq.n	8008d06 <_sungetc_r+0x1e>
 8008d24:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008d28:	e7f5      	b.n	8008d16 <_sungetc_r+0x2e>
 8008d2a:	6920      	ldr	r0, [r4, #16]
 8008d2c:	6822      	ldr	r2, [r4, #0]
 8008d2e:	b128      	cbz	r0, 8008d3c <_sungetc_r+0x54>
 8008d30:	4290      	cmp	r0, r2
 8008d32:	d203      	bcs.n	8008d3c <_sungetc_r+0x54>
 8008d34:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8008d38:	42a9      	cmp	r1, r5
 8008d3a:	d00f      	beq.n	8008d5c <_sungetc_r+0x74>
 8008d3c:	6861      	ldr	r1, [r4, #4]
 8008d3e:	4623      	mov	r3, r4
 8008d40:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8008d44:	f803 5f42 	strb.w	r5, [r3, #66]!
 8008d48:	63e1      	str	r1, [r4, #60]	; 0x3c
 8008d4a:	63a2      	str	r2, [r4, #56]	; 0x38
 8008d4c:	2101      	movs	r1, #1
 8008d4e:	2203      	movs	r2, #3
 8008d50:	6320      	str	r0, [r4, #48]	; 0x30
 8008d52:	6362      	str	r2, [r4, #52]	; 0x34
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	6061      	str	r1, [r4, #4]
 8008d58:	4628      	mov	r0, r5
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	6863      	ldr	r3, [r4, #4]
 8008d5e:	3a01      	subs	r2, #1
 8008d60:	3301      	adds	r3, #1
 8008d62:	e884 000c 	stmia.w	r4, {r2, r3}
 8008d66:	e7d6      	b.n	8008d16 <_sungetc_r+0x2e>

08008d68 <__ssrefill_r>:
 8008d68:	b510      	push	{r4, lr}
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8008d6e:	b169      	cbz	r1, 8008d8c <__ssrefill_r+0x24>
 8008d70:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008d74:	4299      	cmp	r1, r3
 8008d76:	d001      	beq.n	8008d7c <__ssrefill_r+0x14>
 8008d78:	f003 f8be 	bl	800bef8 <_free_r>
 8008d7c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008d7e:	2000      	movs	r0, #0
 8008d80:	6320      	str	r0, [r4, #48]	; 0x30
 8008d82:	6061      	str	r1, [r4, #4]
 8008d84:	b111      	cbz	r1, 8008d8c <__ssrefill_r+0x24>
 8008d86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008d88:	6022      	str	r2, [r4, #0]
 8008d8a:	bd10      	pop	{r4, pc}
 8008d8c:	89a2      	ldrh	r2, [r4, #12]
 8008d8e:	6920      	ldr	r0, [r4, #16]
 8008d90:	f042 0120 	orr.w	r1, r2, #32
 8008d94:	2300      	movs	r3, #0
 8008d96:	6020      	str	r0, [r4, #0]
 8008d98:	6063      	str	r3, [r4, #4]
 8008d9a:	81a1      	strh	r1, [r4, #12]
 8008d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008da0:	bd10      	pop	{r4, pc}
 8008da2:	bf00      	nop

08008da4 <_sfread_r>:
 8008da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da8:	fb02 fa03 	mul.w	sl, r2, r3
 8008dac:	b083      	sub	sp, #12
 8008dae:	9201      	str	r2, [sp, #4]
 8008db0:	4699      	mov	r9, r3
 8008db2:	4607      	mov	r7, r0
 8008db4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008db6:	f1ba 0f00 	cmp.w	sl, #0
 8008dba:	d024      	beq.n	8008e06 <_sfread_r+0x62>
 8008dbc:	460e      	mov	r6, r1
 8008dbe:	4655      	mov	r5, sl
 8008dc0:	f04f 0800 	mov.w	r8, #0
 8008dc4:	f8d4 b004 	ldr.w	fp, [r4, #4]
 8008dc8:	4630      	mov	r0, r6
 8008dca:	455d      	cmp	r5, fp
 8008dcc:	465a      	mov	r2, fp
 8008dce:	6821      	ldr	r1, [r4, #0]
 8008dd0:	d91b      	bls.n	8008e0a <_sfread_r+0x66>
 8008dd2:	f003 ff03 	bl	800cbdc <memcpy>
 8008dd6:	6822      	ldr	r2, [r4, #0]
 8008dd8:	f8c4 8004 	str.w	r8, [r4, #4]
 8008ddc:	eb02 030b 	add.w	r3, r2, fp
 8008de0:	6023      	str	r3, [r4, #0]
 8008de2:	4638      	mov	r0, r7
 8008de4:	4621      	mov	r1, r4
 8008de6:	445e      	add	r6, fp
 8008de8:	ebcb 0505 	rsb	r5, fp, r5
 8008dec:	f7ff ffbc 	bl	8008d68 <__ssrefill_r>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	d0e7      	beq.n	8008dc4 <_sfread_r+0x20>
 8008df4:	9801      	ldr	r0, [sp, #4]
 8008df6:	ebc5 050a 	rsb	r5, r5, sl
 8008dfa:	fbb5 f9f0 	udiv	r9, r5, r0
 8008dfe:	4648      	mov	r0, r9
 8008e00:	b003      	add	sp, #12
 8008e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e06:	46d1      	mov	r9, sl
 8008e08:	e7f9      	b.n	8008dfe <_sfread_r+0x5a>
 8008e0a:	462a      	mov	r2, r5
 8008e0c:	f003 fee6 	bl	800cbdc <memcpy>
 8008e10:	6862      	ldr	r2, [r4, #4]
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	1b50      	subs	r0, r2, r5
 8008e16:	1959      	adds	r1, r3, r5
 8008e18:	6060      	str	r0, [r4, #4]
 8008e1a:	6021      	str	r1, [r4, #0]
 8008e1c:	e7ef      	b.n	8008dfe <_sfread_r+0x5a>
 8008e1e:	bf00      	nop

08008e20 <_svfprintf_r>:
 8008e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e24:	b0c3      	sub	sp, #268	; 0x10c
 8008e26:	468b      	mov	fp, r1
 8008e28:	9310      	str	r3, [sp, #64]	; 0x40
 8008e2a:	4614      	mov	r4, r2
 8008e2c:	900c      	str	r0, [sp, #48]	; 0x30
 8008e2e:	f7fe f8bb 	bl	8006fa8 <_localeconv_r>
 8008e32:	6800      	ldr	r0, [r0, #0]
 8008e34:	2600      	movs	r6, #0
 8008e36:	2700      	movs	r7, #0
 8008e38:	9014      	str	r0, [sp, #80]	; 0x50
 8008e3a:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
 8008e3e:	f7fc febf 	bl	8005bc0 <strlen>
 8008e42:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008e46:	9018      	str	r0, [sp, #96]	; 0x60
 8008e48:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8008e4c:	b201      	sxth	r1, r0
 8008e4e:	b121      	cbz	r1, 8008e5a <_svfprintf_r+0x3a>
 8008e50:	f8db 2010 	ldr.w	r2, [fp, #16]
 8008e54:	2a00      	cmp	r2, #0
 8008e56:	f001 82ca 	beq.w	800a3ee <_svfprintf_r+0x15ce>
 8008e5a:	2700      	movs	r7, #0
 8008e5c:	ae32      	add	r6, sp, #200	; 0xc8
 8008e5e:	f8df 9520 	ldr.w	r9, [pc, #1312]	; 8009380 <_svfprintf_r+0x560>
 8008e62:	9711      	str	r7, [sp, #68]	; 0x44
 8008e64:	9608      	str	r6, [sp, #32]
 8008e66:	9625      	str	r6, [sp, #148]	; 0x94
 8008e68:	9727      	str	r7, [sp, #156]	; 0x9c
 8008e6a:	9726      	str	r7, [sp, #152]	; 0x98
 8008e6c:	46a2      	mov	sl, r4
 8008e6e:	9719      	str	r7, [sp, #100]	; 0x64
 8008e70:	971a      	str	r7, [sp, #104]	; 0x68
 8008e72:	970f      	str	r7, [sp, #60]	; 0x3c
 8008e74:	f89a 4000 	ldrb.w	r4, [sl]
 8008e78:	2c00      	cmp	r4, #0
 8008e7a:	f000 81a2 	beq.w	80091c2 <_svfprintf_r+0x3a2>
 8008e7e:	2c25      	cmp	r4, #37	; 0x25
 8008e80:	f000 819f 	beq.w	80091c2 <_svfprintf_r+0x3a2>
 8008e84:	f10a 0301 	add.w	r3, sl, #1
 8008e88:	e001      	b.n	8008e8e <_svfprintf_r+0x6e>
 8008e8a:	2d25      	cmp	r5, #37	; 0x25
 8008e8c:	d004      	beq.n	8008e98 <_svfprintf_r+0x78>
 8008e8e:	781d      	ldrb	r5, [r3, #0]
 8008e90:	461c      	mov	r4, r3
 8008e92:	3301      	adds	r3, #1
 8008e94:	2d00      	cmp	r5, #0
 8008e96:	d1f8      	bne.n	8008e8a <_svfprintf_r+0x6a>
 8008e98:	ebca 0504 	rsb	r5, sl, r4
 8008e9c:	b17d      	cbz	r5, 8008ebe <_svfprintf_r+0x9e>
 8008e9e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008ea0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8008ea2:	1c53      	adds	r3, r2, #1
 8008ea4:	1941      	adds	r1, r0, r5
 8008ea6:	2b07      	cmp	r3, #7
 8008ea8:	f8c6 a000 	str.w	sl, [r6]
 8008eac:	6075      	str	r5, [r6, #4]
 8008eae:	9127      	str	r1, [sp, #156]	; 0x9c
 8008eb0:	9326      	str	r3, [sp, #152]	; 0x98
 8008eb2:	f300 8169 	bgt.w	8009188 <_svfprintf_r+0x368>
 8008eb6:	3608      	adds	r6, #8
 8008eb8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008eba:	197f      	adds	r7, r7, r5
 8008ebc:	970f      	str	r7, [sp, #60]	; 0x3c
 8008ebe:	7820      	ldrb	r0, [r4, #0]
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	f000 8169 	beq.w	8009198 <_svfprintf_r+0x378>
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	f104 0a01 	add.w	sl, r4, #1
 8008ecc:	f894 8001 	ldrb.w	r8, [r4, #1]
 8008ed0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008ed4:	910d      	str	r1, [sp, #52]	; 0x34
 8008ed6:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8008eda:	9109      	str	r1, [sp, #36]	; 0x24
 8008edc:	940a      	str	r4, [sp, #40]	; 0x28
 8008ede:	2020      	movs	r0, #32
 8008ee0:	212b      	movs	r1, #43	; 0x2b
 8008ee2:	f10a 0a01 	add.w	sl, sl, #1
 8008ee6:	f1a8 0220 	sub.w	r2, r8, #32
 8008eea:	2a58      	cmp	r2, #88	; 0x58
 8008eec:	f200 825d 	bhi.w	80093aa <_svfprintf_r+0x58a>
 8008ef0:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008ef4:	025b0274 	.word	0x025b0274
 8008ef8:	027e025b 	.word	0x027e025b
 8008efc:	025b025b 	.word	0x025b025b
 8008f00:	025b025b 	.word	0x025b025b
 8008f04:	025b025b 	.word	0x025b025b
 8008f08:	01c501b9 	.word	0x01c501b9
 8008f0c:	0143025b 	.word	0x0143025b
 8008f10:	025b01ca 	.word	0x025b01ca
 8008f14:	028c0285 	.word	0x028c0285
 8008f18:	028c028c 	.word	0x028c028c
 8008f1c:	028c028c 	.word	0x028c028c
 8008f20:	028c028c 	.word	0x028c028c
 8008f24:	028c028c 	.word	0x028c028c
 8008f28:	025b025b 	.word	0x025b025b
 8008f2c:	025b025b 	.word	0x025b025b
 8008f30:	025b025b 	.word	0x025b025b
 8008f34:	025b025b 	.word	0x025b025b
 8008f38:	025b025b 	.word	0x025b025b
 8008f3c:	01880087 	.word	0x01880087
 8008f40:	0188025b 	.word	0x0188025b
 8008f44:	025b025b 	.word	0x025b025b
 8008f48:	025b025b 	.word	0x025b025b
 8008f4c:	025b01f8 	.word	0x025b01f8
 8008f50:	006d025b 	.word	0x006d025b
 8008f54:	025b025b 	.word	0x025b025b
 8008f58:	025b025b 	.word	0x025b025b
 8008f5c:	0059025b 	.word	0x0059025b
 8008f60:	025b025b 	.word	0x025b025b
 8008f64:	025b01ff 	.word	0x025b01ff
 8008f68:	025b025b 	.word	0x025b025b
 8008f6c:	025b025b 	.word	0x025b025b
 8008f70:	025b025b 	.word	0x025b025b
 8008f74:	025b025b 	.word	0x025b025b
 8008f78:	01e6025b 	.word	0x01e6025b
 8008f7c:	0188008b 	.word	0x0188008b
 8008f80:	01880188 	.word	0x01880188
 8008f84:	008b02aa 	.word	0x008b02aa
 8008f88:	025b025b 	.word	0x025b025b
 8008f8c:	025b02d7 	.word	0x025b02d7
 8008f90:	0071029d 	.word	0x0071029d
 8008f94:	0234021f 	.word	0x0234021f
 8008f98:	02b1025b 	.word	0x02b1025b
 8008f9c:	005d025b 	.word	0x005d025b
 8008fa0:	025b025b 	.word	0x025b025b
 8008fa4:	0248      	.short	0x0248
 8008fa6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008fa8:	f045 0210 	orr.w	r2, r5, #16
 8008fac:	9209      	str	r2, [sp, #36]	; 0x24
 8008fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fb0:	0699      	lsls	r1, r3, #26
 8008fb2:	f100 8208 	bmi.w	80093c6 <_svfprintf_r+0x5a6>
 8008fb6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008fb8:	06e2      	lsls	r2, r4, #27
 8008fba:	f141 8091 	bpl.w	800a0e0 <_svfprintf_r+0x12c0>
 8008fbe:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8008fc0:	683d      	ldr	r5, [r7, #0]
 8008fc2:	1d3b      	adds	r3, r7, #4
 8008fc4:	9310      	str	r3, [sp, #64]	; 0x40
 8008fc6:	462c      	mov	r4, r5
 8008fc8:	2301      	movs	r3, #1
 8008fca:	2500      	movs	r5, #0
 8008fcc:	e116      	b.n	80091fc <_svfprintf_r+0x3dc>
 8008fce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fd0:	f042 0110 	orr.w	r1, r2, #16
 8008fd4:	9109      	str	r1, [sp, #36]	; 0x24
 8008fd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd8:	f013 0320 	ands.w	r3, r3, #32
 8008fdc:	f040 8104 	bne.w	80091e8 <_svfprintf_r+0x3c8>
 8008fe0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008fe2:	f014 0010 	ands.w	r0, r4, #16
 8008fe6:	f040 8761 	bne.w	8009eac <_svfprintf_r+0x108c>
 8008fea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008fec:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8008ff0:	f000 875c 	beq.w	8009eac <_svfprintf_r+0x108c>
 8008ff4:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	1d3a      	adds	r2, r7, #4
 8008ffa:	883c      	ldrh	r4, [r7, #0]
 8008ffc:	2500      	movs	r5, #0
 8008ffe:	9210      	str	r2, [sp, #64]	; 0x40
 8009000:	e0fc      	b.n	80091fc <_svfprintf_r+0x3dc>
 8009002:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009004:	f045 0310 	orr.w	r3, r5, #16
 8009008:	9309      	str	r3, [sp, #36]	; 0x24
 800900a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800900c:	06bf      	lsls	r7, r7, #26
 800900e:	f140 80da 	bpl.w	80091c6 <_svfprintf_r+0x3a6>
 8009012:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009014:	1de0      	adds	r0, r4, #7
 8009016:	f020 0507 	bic.w	r5, r0, #7
 800901a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800901e:	3508      	adds	r5, #8
 8009020:	9510      	str	r5, [sp, #64]	; 0x40
 8009022:	4614      	mov	r4, r2
 8009024:	461d      	mov	r5, r3
 8009026:	2a00      	cmp	r2, #0
 8009028:	f173 0000 	sbcs.w	r0, r3, #0
 800902c:	f2c0 8735 	blt.w	8009e9a <_svfprintf_r+0x107a>
 8009030:	2301      	movs	r3, #1
 8009032:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009034:	2f00      	cmp	r7, #0
 8009036:	db03      	blt.n	8009040 <_svfprintf_r+0x220>
 8009038:	9909      	ldr	r1, [sp, #36]	; 0x24
 800903a:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 800903e:	9009      	str	r0, [sp, #36]	; 0x24
 8009040:	ea54 0005 	orrs.w	r0, r4, r5
 8009044:	f040 83ef 	bne.w	8009826 <_svfprintf_r+0xa06>
 8009048:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800904a:	2a00      	cmp	r2, #0
 800904c:	f040 83eb 	bne.w	8009826 <_svfprintf_r+0xa06>
 8009050:	2b00      	cmp	r3, #0
 8009052:	f040 8658 	bne.w	8009d06 <_svfprintf_r+0xee6>
 8009056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009058:	07da      	lsls	r2, r3, #31
 800905a:	f141 8017 	bpl.w	800a08c <_svfprintf_r+0x126c>
 800905e:	af42      	add	r7, sp, #264	; 0x108
 8009060:	2130      	movs	r1, #48	; 0x30
 8009062:	9808      	ldr	r0, [sp, #32]
 8009064:	f807 1d41 	strb.w	r1, [r7, #-65]!
 8009068:	1bc2      	subs	r2, r0, r7
 800906a:	920e      	str	r2, [sp, #56]	; 0x38
 800906c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800906e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009070:	2400      	movs	r4, #0
 8009072:	4288      	cmp	r0, r1
 8009074:	bfb8      	it	lt
 8009076:	4608      	movlt	r0, r1
 8009078:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800907c:	900b      	str	r0, [sp, #44]	; 0x2c
 800907e:	9112      	str	r1, [sp, #72]	; 0x48
 8009080:	9415      	str	r4, [sp, #84]	; 0x54
 8009082:	b113      	cbz	r3, 800908a <_svfprintf_r+0x26a>
 8009084:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009086:	1c5a      	adds	r2, r3, #1
 8009088:	920b      	str	r2, [sp, #44]	; 0x2c
 800908a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800908c:	f010 0102 	ands.w	r1, r0, #2
 8009090:	910a      	str	r1, [sp, #40]	; 0x28
 8009092:	d002      	beq.n	800909a <_svfprintf_r+0x27a>
 8009094:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009096:	1c94      	adds	r4, r2, #2
 8009098:	940b      	str	r4, [sp, #44]	; 0x2c
 800909a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800909c:	f013 0084 	ands.w	r0, r3, #132	; 0x84
 80090a0:	9013      	str	r0, [sp, #76]	; 0x4c
 80090a2:	f040 8228 	bne.w	80094f6 <_svfprintf_r+0x6d6>
 80090a6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80090a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090aa:	1a6d      	subs	r5, r5, r1
 80090ac:	2d00      	cmp	r5, #0
 80090ae:	f340 8222 	ble.w	80094f6 <_svfprintf_r+0x6d6>
 80090b2:	2d10      	cmp	r5, #16
 80090b4:	f341 8214 	ble.w	800a4e0 <_svfprintf_r+0x16c0>
 80090b8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80090ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80090bc:	f24e 600c 	movw	r0, #58892	; 0xe60c
 80090c0:	2410      	movs	r4, #16
 80090c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80090c6:	e886 0011 	stmia.w	r6, {r0, r4}
 80090ca:	1911      	adds	r1, r2, r4
 80090cc:	48a7      	ldr	r0, [pc, #668]	; (800936c <_svfprintf_r+0x54c>)
 80090ce:	1c5a      	adds	r2, r3, #1
 80090d0:	f1a5 0e11 	sub.w	lr, r5, #17
 80090d4:	2a07      	cmp	r2, #7
 80090d6:	901b      	str	r0, [sp, #108]	; 0x6c
 80090d8:	9127      	str	r1, [sp, #156]	; 0x9c
 80090da:	9226      	str	r2, [sp, #152]	; 0x98
 80090dc:	f3ce 1300 	ubfx	r3, lr, #4, #1
 80090e0:	f300 856c 	bgt.w	8009bbc <_svfprintf_r+0xd9c>
 80090e4:	3608      	adds	r6, #8
 80090e6:	3d10      	subs	r5, #16
 80090e8:	2d10      	cmp	r5, #16
 80090ea:	f340 81f8 	ble.w	80094de <_svfprintf_r+0x6be>
 80090ee:	b18b      	cbz	r3, 8009114 <_svfprintf_r+0x2f4>
 80090f0:	3201      	adds	r2, #1
 80090f2:	f24e 630c 	movw	r3, #58892	; 0xe60c
 80090f6:	3110      	adds	r1, #16
 80090f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80090fc:	2a07      	cmp	r2, #7
 80090fe:	e886 0018 	stmia.w	r6, {r3, r4}
 8009102:	9127      	str	r1, [sp, #156]	; 0x9c
 8009104:	9226      	str	r2, [sp, #152]	; 0x98
 8009106:	f300 8568 	bgt.w	8009bda <_svfprintf_r+0xdba>
 800910a:	3608      	adds	r6, #8
 800910c:	3d10      	subs	r5, #16
 800910e:	2d10      	cmp	r5, #16
 8009110:	f340 81e5 	ble.w	80094de <_svfprintf_r+0x6be>
 8009114:	4633      	mov	r3, r6
 8009116:	462e      	mov	r6, r5
 8009118:	463d      	mov	r5, r7
 800911a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800911c:	e013      	b.n	8009146 <_svfprintf_r+0x326>
 800911e:	3308      	adds	r3, #8
 8009120:	3201      	adds	r2, #1
 8009122:	f24e 600c 	movw	r0, #58892	; 0xe60c
 8009126:	3110      	adds	r1, #16
 8009128:	f6c0 0000 	movt	r0, #2048	; 0x800
 800912c:	3e10      	subs	r6, #16
 800912e:	2a07      	cmp	r2, #7
 8009130:	e883 0011 	stmia.w	r3, {r0, r4}
 8009134:	9127      	str	r1, [sp, #156]	; 0x9c
 8009136:	9226      	str	r2, [sp, #152]	; 0x98
 8009138:	f300 81bf 	bgt.w	80094ba <_svfprintf_r+0x69a>
 800913c:	3e10      	subs	r6, #16
 800913e:	3308      	adds	r3, #8
 8009140:	2e10      	cmp	r6, #16
 8009142:	f340 81c9 	ble.w	80094d8 <_svfprintf_r+0x6b8>
 8009146:	3201      	adds	r2, #1
 8009148:	f24e 600c 	movw	r0, #58892	; 0xe60c
 800914c:	3110      	adds	r1, #16
 800914e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8009152:	2a07      	cmp	r2, #7
 8009154:	e883 0011 	stmia.w	r3, {r0, r4}
 8009158:	9127      	str	r1, [sp, #156]	; 0x9c
 800915a:	9226      	str	r2, [sp, #152]	; 0x98
 800915c:	dddf      	ble.n	800911e <_svfprintf_r+0x2fe>
 800915e:	4638      	mov	r0, r7
 8009160:	4659      	mov	r1, fp
 8009162:	aa25      	add	r2, sp, #148	; 0x94
 8009164:	f004 feb8 	bl	800ded8 <__ssprint_r>
 8009168:	b9e8      	cbnz	r0, 80091a6 <_svfprintf_r+0x386>
 800916a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800916c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800916e:	ab32      	add	r3, sp, #200	; 0xc8
 8009170:	e7d6      	b.n	8009120 <_svfprintf_r+0x300>
 8009172:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009174:	9210      	str	r2, [sp, #64]	; 0x40
 8009176:	4267      	negs	r7, r4
 8009178:	970d      	str	r7, [sp, #52]	; 0x34
 800917a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800917c:	f043 0204 	orr.w	r2, r3, #4
 8009180:	9209      	str	r2, [sp, #36]	; 0x24
 8009182:	f89a 8000 	ldrb.w	r8, [sl]
 8009186:	e6ac      	b.n	8008ee2 <_svfprintf_r+0xc2>
 8009188:	980c      	ldr	r0, [sp, #48]	; 0x30
 800918a:	4659      	mov	r1, fp
 800918c:	aa25      	add	r2, sp, #148	; 0x94
 800918e:	f004 fea3 	bl	800ded8 <__ssprint_r>
 8009192:	b940      	cbnz	r0, 80091a6 <_svfprintf_r+0x386>
 8009194:	ae32      	add	r6, sp, #200	; 0xc8
 8009196:	e68f      	b.n	8008eb8 <_svfprintf_r+0x98>
 8009198:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800919a:	b124      	cbz	r4, 80091a6 <_svfprintf_r+0x386>
 800919c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800919e:	4659      	mov	r1, fp
 80091a0:	aa25      	add	r2, sp, #148	; 0x94
 80091a2:	f004 fe99 	bl	800ded8 <__ssprint_r>
 80091a6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
 80091aa:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80091ac:	f001 0340 	and.w	r3, r1, #64	; 0x40
 80091b0:	b21a      	sxth	r2, r3
 80091b2:	2a00      	cmp	r2, #0
 80091b4:	bf18      	it	ne
 80091b6:	f04f 34ff 	movne.w	r4, #4294967295	; 0xffffffff
 80091ba:	4620      	mov	r0, r4
 80091bc:	b043      	add	sp, #268	; 0x10c
 80091be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c2:	4654      	mov	r4, sl
 80091c4:	e67b      	b.n	8008ebe <_svfprintf_r+0x9e>
 80091c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091c8:	06cd      	lsls	r5, r1, #27
 80091ca:	f100 8659 	bmi.w	8009e80 <_svfprintf_r+0x1060>
 80091ce:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80091d0:	0664      	lsls	r4, r4, #25
 80091d2:	f140 8655 	bpl.w	8009e80 <_svfprintf_r+0x1060>
 80091d6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80091d8:	f9b0 4000 	ldrsh.w	r4, [r0]
 80091dc:	1d02      	adds	r2, r0, #4
 80091de:	17e5      	asrs	r5, r4, #31
 80091e0:	9210      	str	r2, [sp, #64]	; 0x40
 80091e2:	462b      	mov	r3, r5
 80091e4:	4622      	mov	r2, r4
 80091e6:	e71e      	b.n	8009026 <_svfprintf_r+0x206>
 80091e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091ea:	1ddf      	adds	r7, r3, #7
 80091ec:	f027 0207 	bic.w	r2, r7, #7
 80091f0:	f102 0108 	add.w	r1, r2, #8
 80091f4:	9110      	str	r1, [sp, #64]	; 0x40
 80091f6:	2300      	movs	r3, #0
 80091f8:	e9d2 4500 	ldrd	r4, r5, [r2]
 80091fc:	2000      	movs	r0, #0
 80091fe:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8009202:	e716      	b.n	8009032 <_svfprintf_r+0x212>
 8009204:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009206:	1def      	adds	r7, r5, #7
 8009208:	f027 0107 	bic.w	r1, r7, #7
 800920c:	680d      	ldr	r5, [r1, #0]
 800920e:	684c      	ldr	r4, [r1, #4]
 8009210:	3108      	adds	r1, #8
 8009212:	9110      	str	r1, [sp, #64]	; 0x40
 8009214:	4628      	mov	r0, r5
 8009216:	4621      	mov	r1, r4
 8009218:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800921c:	4621      	mov	r1, r4
 800921e:	4628      	mov	r0, r5
 8009220:	f7fe fa3c 	bl	800769c <__fpclassifyd>
 8009224:	2801      	cmp	r0, #1
 8009226:	4621      	mov	r1, r4
 8009228:	4628      	mov	r0, r5
 800922a:	f040 8740 	bne.w	800a0ae <_svfprintf_r+0x128e>
 800922e:	2200      	movs	r2, #0
 8009230:	2300      	movs	r3, #0
 8009232:	f7f7 fb13 	bl	800085c <__aeabi_dcmplt>
 8009236:	2800      	cmp	r0, #0
 8009238:	f041 81f8 	bne.w	800a62c <_svfprintf_r+0x180c>
 800923c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8009240:	2700      	movs	r7, #0
 8009242:	4a4b      	ldr	r2, [pc, #300]	; (8009370 <_svfprintf_r+0x550>)
 8009244:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009246:	9712      	str	r7, [sp, #72]	; 0x48
 8009248:	4f4a      	ldr	r7, [pc, #296]	; (8009374 <_svfprintf_r+0x554>)
 800924a:	2003      	movs	r0, #3
 800924c:	900b      	str	r0, [sp, #44]	; 0x2c
 800924e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009252:	bfd8      	it	le
 8009254:	4617      	movle	r7, r2
 8009256:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 800925a:	2003      	movs	r0, #3
 800925c:	2200      	movs	r2, #0
 800925e:	9409      	str	r4, [sp, #36]	; 0x24
 8009260:	900e      	str	r0, [sp, #56]	; 0x38
 8009262:	9215      	str	r2, [sp, #84]	; 0x54
 8009264:	e70d      	b.n	8009082 <_svfprintf_r+0x262>
 8009266:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009268:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800926a:	6817      	ldr	r7, [r2, #0]
 800926c:	1d1a      	adds	r2, r3, #4
 800926e:	2f00      	cmp	r7, #0
 8009270:	970d      	str	r7, [sp, #52]	; 0x34
 8009272:	f6ff af7e 	blt.w	8009172 <_svfprintf_r+0x352>
 8009276:	f89a 8000 	ldrb.w	r8, [sl]
 800927a:	9210      	str	r2, [sp, #64]	; 0x40
 800927c:	e631      	b.n	8008ee2 <_svfprintf_r+0xc2>
 800927e:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8009282:	f89a 8000 	ldrb.w	r8, [sl]
 8009286:	e62c      	b.n	8008ee2 <_svfprintf_r+0xc2>
 8009288:	4654      	mov	r4, sl
 800928a:	f814 8b01 	ldrb.w	r8, [r4], #1
 800928e:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8009292:	f001 82f4 	beq.w	800a87e <_svfprintf_r+0x1a5e>
 8009296:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800929a:	2200      	movs	r2, #0
 800929c:	2b09      	cmp	r3, #9
 800929e:	f201 823e 	bhi.w	800a71e <_svfprintf_r+0x18fe>
 80092a2:	f814 8b01 	ldrb.w	r8, [r4], #1
 80092a6:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 80092aa:	eb03 0247 	add.w	r2, r3, r7, lsl #1
 80092ae:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 80092b2:	2b09      	cmp	r3, #9
 80092b4:	46a2      	mov	sl, r4
 80092b6:	d9f4      	bls.n	80092a2 <_svfprintf_r+0x482>
 80092b8:	ea42 74e2 	orr.w	r4, r2, r2, asr #31
 80092bc:	940a      	str	r4, [sp, #40]	; 0x28
 80092be:	e612      	b.n	8008ee6 <_svfprintf_r+0xc6>
 80092c0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80092c2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80092c4:	6808      	ldr	r0, [r1, #0]
 80092c6:	2701      	movs	r7, #1
 80092c8:	1d22      	adds	r2, r4, #4
 80092ca:	2300      	movs	r3, #0
 80092cc:	970b      	str	r7, [sp, #44]	; 0x2c
 80092ce:	970e      	str	r7, [sp, #56]	; 0x38
 80092d0:	9210      	str	r2, [sp, #64]	; 0x40
 80092d2:	f88d 00a0 	strb.w	r0, [sp, #160]	; 0xa0
 80092d6:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 80092da:	af28      	add	r7, sp, #160	; 0xa0
 80092dc:	2300      	movs	r3, #0
 80092de:	9312      	str	r3, [sp, #72]	; 0x48
 80092e0:	9315      	str	r3, [sp, #84]	; 0x54
 80092e2:	e6d2      	b.n	800908a <_svfprintf_r+0x26a>
 80092e4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80092e6:	f044 0308 	orr.w	r3, r4, #8
 80092ea:	9309      	str	r3, [sp, #36]	; 0x24
 80092ec:	f89a 8000 	ldrb.w	r8, [sl]
 80092f0:	e5f7      	b.n	8008ee2 <_svfprintf_r+0xc2>
 80092f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092f4:	4d20      	ldr	r5, [pc, #128]	; (8009378 <_svfprintf_r+0x558>)
 80092f6:	068f      	lsls	r7, r1, #26
 80092f8:	9519      	str	r5, [sp, #100]	; 0x64
 80092fa:	d548      	bpl.n	800938e <_svfprintf_r+0x56e>
 80092fc:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80092fe:	1dfa      	adds	r2, r7, #7
 8009300:	f022 0307 	bic.w	r3, r2, #7
 8009304:	f103 0408 	add.w	r4, r3, #8
 8009308:	9410      	str	r4, [sp, #64]	; 0x40
 800930a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800930e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009310:	07c8      	lsls	r0, r1, #31
 8009312:	f140 8444 	bpl.w	8009b9e <_svfprintf_r+0xd7e>
 8009316:	ea54 0005 	orrs.w	r0, r4, r5
 800931a:	f000 8440 	beq.w	8009b9e <_svfprintf_r+0xd7e>
 800931e:	2030      	movs	r0, #48	; 0x30
 8009320:	f041 0702 	orr.w	r7, r1, #2
 8009324:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8009328:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 800932c:	9709      	str	r7, [sp, #36]	; 0x24
 800932e:	2302      	movs	r3, #2
 8009330:	e764      	b.n	80091fc <_svfprintf_r+0x3dc>
 8009332:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009334:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009336:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009338:	1d07      	adds	r7, r0, #4
 800933a:	4810      	ldr	r0, [pc, #64]	; (800937c <_svfprintf_r+0x55c>)
 800933c:	f041 0302 	orr.w	r3, r1, #2
 8009340:	f04f 0878 	mov.w	r8, #120	; 0x78
 8009344:	2230      	movs	r2, #48	; 0x30
 8009346:	682c      	ldr	r4, [r5, #0]
 8009348:	9309      	str	r3, [sp, #36]	; 0x24
 800934a:	9710      	str	r7, [sp, #64]	; 0x40
 800934c:	2500      	movs	r5, #0
 800934e:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8009352:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8009356:	9019      	str	r0, [sp, #100]	; 0x64
 8009358:	2302      	movs	r3, #2
 800935a:	e74f      	b.n	80091fc <_svfprintf_r+0x3dc>
 800935c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800935e:	f043 0220 	orr.w	r2, r3, #32
 8009362:	9209      	str	r2, [sp, #36]	; 0x24
 8009364:	f89a 8000 	ldrb.w	r8, [sl]
 8009368:	e5bb      	b.n	8008ee2 <_svfprintf_r+0xc2>
 800936a:	bf00      	nop
 800936c:	0800e60c 	.word	0x0800e60c
 8009370:	0800e5b8 	.word	0x0800e5b8
 8009374:	0800e5bc 	.word	0x0800e5bc
 8009378:	0800e5c8 	.word	0x0800e5c8
 800937c:	0800e5dc 	.word	0x0800e5dc
 8009380:	0800e5fc 	.word	0x0800e5fc
 8009384:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009386:	4d9b      	ldr	r5, [pc, #620]	; (80095f4 <_svfprintf_r+0x7d4>)
 8009388:	068f      	lsls	r7, r1, #26
 800938a:	9519      	str	r5, [sp, #100]	; 0x64
 800938c:	d4b6      	bmi.n	80092fc <_svfprintf_r+0x4dc>
 800938e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009390:	06c5      	lsls	r5, r0, #27
 8009392:	f100 8592 	bmi.w	8009eba <_svfprintf_r+0x109a>
 8009396:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009398:	067c      	lsls	r4, r7, #25
 800939a:	f140 858e 	bpl.w	8009eba <_svfprintf_r+0x109a>
 800939e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093a0:	2500      	movs	r5, #0
 80093a2:	1d13      	adds	r3, r2, #4
 80093a4:	8814      	ldrh	r4, [r2, #0]
 80093a6:	9310      	str	r3, [sp, #64]	; 0x40
 80093a8:	e7b1      	b.n	800930e <_svfprintf_r+0x4ee>
 80093aa:	f1b8 0f00 	cmp.w	r8, #0
 80093ae:	f43f aef3 	beq.w	8009198 <_svfprintf_r+0x378>
 80093b2:	2201      	movs	r2, #1
 80093b4:	2400      	movs	r4, #0
 80093b6:	920b      	str	r2, [sp, #44]	; 0x2c
 80093b8:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 80093bc:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 80093c0:	920e      	str	r2, [sp, #56]	; 0x38
 80093c2:	af28      	add	r7, sp, #160	; 0xa0
 80093c4:	e78a      	b.n	80092dc <_svfprintf_r+0x4bc>
 80093c6:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80093c8:	2301      	movs	r3, #1
 80093ca:	1de0      	adds	r0, r4, #7
 80093cc:	f020 0507 	bic.w	r5, r0, #7
 80093d0:	f105 0708 	add.w	r7, r5, #8
 80093d4:	9710      	str	r7, [sp, #64]	; 0x40
 80093d6:	e9d5 4500 	ldrd	r4, r5, [r5]
 80093da:	e70f      	b.n	80091fc <_svfprintf_r+0x3dc>
 80093dc:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f040 8695 	bne.w	800a110 <_svfprintf_r+0x12f0>
 80093e6:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 80093ea:	f89a 8000 	ldrb.w	r8, [sl]
 80093ee:	e578      	b.n	8008ee2 <_svfprintf_r+0xc2>
 80093f0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80093f2:	f044 0701 	orr.w	r7, r4, #1
 80093f6:	9709      	str	r7, [sp, #36]	; 0x24
 80093f8:	f89a 8000 	ldrb.w	r8, [sl]
 80093fc:	e571      	b.n	8008ee2 <_svfprintf_r+0xc2>
 80093fe:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009400:	f047 0380 	orr.w	r3, r7, #128	; 0x80
 8009404:	9309      	str	r3, [sp, #36]	; 0x24
 8009406:	f89a 8000 	ldrb.w	r8, [sl]
 800940a:	e56a      	b.n	8008ee2 <_svfprintf_r+0xc2>
 800940c:	4657      	mov	r7, sl
 800940e:	2200      	movs	r2, #0
 8009410:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 8009414:	f817 8b01 	ldrb.w	r8, [r7], #1
 8009418:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800941c:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 8009420:	2c09      	cmp	r4, #9
 8009422:	eb05 0243 	add.w	r2, r5, r3, lsl #1
 8009426:	46ba      	mov	sl, r7
 8009428:	d9f2      	bls.n	8009410 <_svfprintf_r+0x5f0>
 800942a:	920d      	str	r2, [sp, #52]	; 0x34
 800942c:	e55b      	b.n	8008ee6 <_svfprintf_r+0xc6>
 800942e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009430:	06a4      	lsls	r4, r4, #26
 8009432:	f140 8661 	bpl.w	800a0f8 <_svfprintf_r+0x12d8>
 8009436:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009438:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	17c4      	asrs	r4, r0, #31
 800943e:	3704      	adds	r7, #4
 8009440:	6018      	str	r0, [r3, #0]
 8009442:	605c      	str	r4, [r3, #4]
 8009444:	9710      	str	r7, [sp, #64]	; 0x40
 8009446:	e515      	b.n	8008e74 <_svfprintf_r+0x54>
 8009448:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800944a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800944e:	9309      	str	r3, [sp, #36]	; 0x24
 8009450:	f89a 8000 	ldrb.w	r8, [sl]
 8009454:	e545      	b.n	8008ee2 <_svfprintf_r+0xc2>
 8009456:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009458:	2400      	movs	r4, #0
 800945a:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 800945e:	681f      	ldr	r7, [r3, #0]
 8009460:	1d1d      	adds	r5, r3, #4
 8009462:	2f00      	cmp	r7, #0
 8009464:	f001 80c5 	beq.w	800a5f2 <_svfprintf_r+0x17d2>
 8009468:	990a      	ldr	r1, [sp, #40]	; 0x28
 800946a:	4638      	mov	r0, r7
 800946c:	2900      	cmp	r1, #0
 800946e:	f2c1 8002 	blt.w	800a476 <_svfprintf_r+0x1656>
 8009472:	4621      	mov	r1, r4
 8009474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009476:	f003 fb11 	bl	800ca9c <memchr>
 800947a:	2800      	cmp	r0, #0
 800947c:	f001 8142 	beq.w	800a704 <_svfprintf_r+0x18e4>
 8009480:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009482:	1bc0      	subs	r0, r0, r7
 8009484:	4288      	cmp	r0, r1
 8009486:	900e      	str	r0, [sp, #56]	; 0x38
 8009488:	9412      	str	r4, [sp, #72]	; 0x48
 800948a:	f340 87a6 	ble.w	800a3da <_svfprintf_r+0x15ba>
 800948e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009490:	ea21 74e1 	bic.w	r4, r1, r1, asr #31
 8009494:	940b      	str	r4, [sp, #44]	; 0x2c
 8009496:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800949a:	9510      	str	r5, [sp, #64]	; 0x40
 800949c:	910e      	str	r1, [sp, #56]	; 0x38
 800949e:	9015      	str	r0, [sp, #84]	; 0x54
 80094a0:	e5ef      	b.n	8009082 <_svfprintf_r+0x262>
 80094a2:	f89a 8000 	ldrb.w	r8, [sl]
 80094a6:	4652      	mov	r2, sl
 80094a8:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 80094ac:	f000 86de 	beq.w	800a26c <_svfprintf_r+0x144c>
 80094b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80094b2:	f047 0310 	orr.w	r3, r7, #16
 80094b6:	9309      	str	r3, [sp, #36]	; 0x24
 80094b8:	e513      	b.n	8008ee2 <_svfprintf_r+0xc2>
 80094ba:	4638      	mov	r0, r7
 80094bc:	4659      	mov	r1, fp
 80094be:	aa25      	add	r2, sp, #148	; 0x94
 80094c0:	f004 fd0a 	bl	800ded8 <__ssprint_r>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	f47f ae6e 	bne.w	80091a6 <_svfprintf_r+0x386>
 80094ca:	3e10      	subs	r6, #16
 80094cc:	2e10      	cmp	r6, #16
 80094ce:	ab32      	add	r3, sp, #200	; 0xc8
 80094d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80094d2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80094d4:	f73f ae37 	bgt.w	8009146 <_svfprintf_r+0x326>
 80094d8:	462f      	mov	r7, r5
 80094da:	4635      	mov	r5, r6
 80094dc:	461e      	mov	r6, r3
 80094de:	194c      	adds	r4, r1, r5
 80094e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094e2:	1c51      	adds	r1, r2, #1
 80094e4:	2907      	cmp	r1, #7
 80094e6:	e886 0028 	stmia.w	r6, {r3, r5}
 80094ea:	9427      	str	r4, [sp, #156]	; 0x9c
 80094ec:	9126      	str	r1, [sp, #152]	; 0x98
 80094ee:	f300 840f 	bgt.w	8009d10 <_svfprintf_r+0xef0>
 80094f2:	3608      	adds	r6, #8
 80094f4:	e000      	b.n	80094f8 <_svfprintf_r+0x6d8>
 80094f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80094f8:	f89d 0073 	ldrb.w	r0, [sp, #115]	; 0x73
 80094fc:	b168      	cbz	r0, 800951a <_svfprintf_r+0x6fa>
 80094fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009500:	3401      	adds	r4, #1
 8009502:	1c59      	adds	r1, r3, #1
 8009504:	2001      	movs	r0, #1
 8009506:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 800950a:	2907      	cmp	r1, #7
 800950c:	6032      	str	r2, [r6, #0]
 800950e:	6070      	str	r0, [r6, #4]
 8009510:	9427      	str	r4, [sp, #156]	; 0x9c
 8009512:	9126      	str	r1, [sp, #152]	; 0x98
 8009514:	f300 8305 	bgt.w	8009b22 <_svfprintf_r+0xd02>
 8009518:	3608      	adds	r6, #8
 800951a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800951c:	b163      	cbz	r3, 8009538 <_svfprintf_r+0x718>
 800951e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009520:	3402      	adds	r4, #2
 8009522:	1c48      	adds	r0, r1, #1
 8009524:	2302      	movs	r3, #2
 8009526:	aa1d      	add	r2, sp, #116	; 0x74
 8009528:	2807      	cmp	r0, #7
 800952a:	6032      	str	r2, [r6, #0]
 800952c:	6073      	str	r3, [r6, #4]
 800952e:	9427      	str	r4, [sp, #156]	; 0x9c
 8009530:	9026      	str	r0, [sp, #152]	; 0x98
 8009532:	f300 8301 	bgt.w	8009b38 <_svfprintf_r+0xd18>
 8009536:	3608      	adds	r6, #8
 8009538:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800953a:	2d80      	cmp	r5, #128	; 0x80
 800953c:	f000 822e 	beq.w	800999c <_svfprintf_r+0xb7c>
 8009540:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8009542:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009544:	1aed      	subs	r5, r5, r3
 8009546:	2d00      	cmp	r5, #0
 8009548:	dd75      	ble.n	8009636 <_svfprintf_r+0x816>
 800954a:	2d10      	cmp	r5, #16
 800954c:	f340 85f3 	ble.w	800a136 <_svfprintf_r+0x1316>
 8009550:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009552:	2310      	movs	r3, #16
 8009554:	3201      	adds	r2, #1
 8009556:	4828      	ldr	r0, [pc, #160]	; (80095f8 <_svfprintf_r+0x7d8>)
 8009558:	f1a5 0e11 	sub.w	lr, r5, #17
 800955c:	18e4      	adds	r4, r4, r3
 800955e:	2a07      	cmp	r2, #7
 8009560:	f8c6 9000 	str.w	r9, [r6]
 8009564:	6073      	str	r3, [r6, #4]
 8009566:	900a      	str	r0, [sp, #40]	; 0x28
 8009568:	9427      	str	r4, [sp, #156]	; 0x9c
 800956a:	9226      	str	r2, [sp, #152]	; 0x98
 800956c:	f3ce 1c00 	ubfx	ip, lr, #4, #1
 8009570:	f300 82ac 	bgt.w	8009acc <_svfprintf_r+0xcac>
 8009574:	3608      	adds	r6, #8
 8009576:	3d10      	subs	r5, #16
 8009578:	2d10      	cmp	r5, #16
 800957a:	dd51      	ble.n	8009620 <_svfprintf_r+0x800>
 800957c:	f1bc 0f00 	cmp.w	ip, #0
 8009580:	d00d      	beq.n	800959e <_svfprintf_r+0x77e>
 8009582:	3201      	adds	r2, #1
 8009584:	3410      	adds	r4, #16
 8009586:	2a07      	cmp	r2, #7
 8009588:	f8c6 9000 	str.w	r9, [r6]
 800958c:	6073      	str	r3, [r6, #4]
 800958e:	9427      	str	r4, [sp, #156]	; 0x9c
 8009590:	9226      	str	r2, [sp, #152]	; 0x98
 8009592:	f300 82ad 	bgt.w	8009af0 <_svfprintf_r+0xcd0>
 8009596:	3608      	adds	r6, #8
 8009598:	3d10      	subs	r5, #16
 800959a:	2d10      	cmp	r5, #16
 800959c:	dd40      	ble.n	8009620 <_svfprintf_r+0x800>
 800959e:	4631      	mov	r1, r6
 80095a0:	463e      	mov	r6, r7
 80095a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80095a4:	e00e      	b.n	80095c4 <_svfprintf_r+0x7a4>
 80095a6:	3108      	adds	r1, #8
 80095a8:	3201      	adds	r2, #1
 80095aa:	3410      	adds	r4, #16
 80095ac:	3d10      	subs	r5, #16
 80095ae:	2a07      	cmp	r2, #7
 80095b0:	f8c1 9000 	str.w	r9, [r1]
 80095b4:	604b      	str	r3, [r1, #4]
 80095b6:	9226      	str	r2, [sp, #152]	; 0x98
 80095b8:	9427      	str	r4, [sp, #156]	; 0x9c
 80095ba:	dc1f      	bgt.n	80095fc <_svfprintf_r+0x7dc>
 80095bc:	3d10      	subs	r5, #16
 80095be:	3108      	adds	r1, #8
 80095c0:	2d10      	cmp	r5, #16
 80095c2:	dd2b      	ble.n	800961c <_svfprintf_r+0x7fc>
 80095c4:	3201      	adds	r2, #1
 80095c6:	3410      	adds	r4, #16
 80095c8:	2a07      	cmp	r2, #7
 80095ca:	f8c1 9000 	str.w	r9, [r1]
 80095ce:	604b      	str	r3, [r1, #4]
 80095d0:	9427      	str	r4, [sp, #156]	; 0x9c
 80095d2:	9226      	str	r2, [sp, #152]	; 0x98
 80095d4:	dde7      	ble.n	80095a6 <_svfprintf_r+0x786>
 80095d6:	4638      	mov	r0, r7
 80095d8:	4659      	mov	r1, fp
 80095da:	aa25      	add	r2, sp, #148	; 0x94
 80095dc:	9306      	str	r3, [sp, #24]
 80095de:	f004 fc7b 	bl	800ded8 <__ssprint_r>
 80095e2:	9b06      	ldr	r3, [sp, #24]
 80095e4:	2800      	cmp	r0, #0
 80095e6:	f47f adde 	bne.w	80091a6 <_svfprintf_r+0x386>
 80095ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80095ec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80095ee:	a932      	add	r1, sp, #200	; 0xc8
 80095f0:	e7da      	b.n	80095a8 <_svfprintf_r+0x788>
 80095f2:	bf00      	nop
 80095f4:	0800e5dc 	.word	0x0800e5dc
 80095f8:	0800e5fc 	.word	0x0800e5fc
 80095fc:	4638      	mov	r0, r7
 80095fe:	4659      	mov	r1, fp
 8009600:	aa25      	add	r2, sp, #148	; 0x94
 8009602:	9306      	str	r3, [sp, #24]
 8009604:	f004 fc68 	bl	800ded8 <__ssprint_r>
 8009608:	9b06      	ldr	r3, [sp, #24]
 800960a:	2800      	cmp	r0, #0
 800960c:	f47f adcb 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009610:	3d10      	subs	r5, #16
 8009612:	2d10      	cmp	r5, #16
 8009614:	a932      	add	r1, sp, #200	; 0xc8
 8009616:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009618:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800961a:	dcd3      	bgt.n	80095c4 <_svfprintf_r+0x7a4>
 800961c:	4637      	mov	r7, r6
 800961e:	460e      	mov	r6, r1
 8009620:	1c50      	adds	r0, r2, #1
 8009622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009624:	1964      	adds	r4, r4, r5
 8009626:	2807      	cmp	r0, #7
 8009628:	e886 0028 	stmia.w	r6, {r3, r5}
 800962c:	9427      	str	r4, [sp, #156]	; 0x9c
 800962e:	9026      	str	r0, [sp, #152]	; 0x98
 8009630:	f300 826c 	bgt.w	8009b0c <_svfprintf_r+0xcec>
 8009634:	3608      	adds	r6, #8
 8009636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009638:	05db      	lsls	r3, r3, #23
 800963a:	f100 811e 	bmi.w	800987a <_svfprintf_r+0xa5a>
 800963e:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009642:	6037      	str	r7, [r6, #0]
 8009644:	1c41      	adds	r1, r0, #1
 8009646:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8009648:	18a4      	adds	r4, r4, r2
 800964a:	2907      	cmp	r1, #7
 800964c:	6077      	str	r7, [r6, #4]
 800964e:	9427      	str	r4, [sp, #156]	; 0x9c
 8009650:	9126      	str	r1, [sp, #152]	; 0x98
 8009652:	f300 80a8 	bgt.w	80097a6 <_svfprintf_r+0x986>
 8009656:	3608      	adds	r6, #8
 8009658:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800965a:	077b      	lsls	r3, r7, #29
 800965c:	f140 80b1 	bpl.w	80097c2 <_svfprintf_r+0x9a2>
 8009660:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009664:	1aed      	subs	r5, r5, r3
 8009666:	2d00      	cmp	r5, #0
 8009668:	f340 80ab 	ble.w	80097c2 <_svfprintf_r+0x9a2>
 800966c:	2d10      	cmp	r5, #16
 800966e:	f340 87cc 	ble.w	800a60a <_svfprintf_r+0x17ea>
 8009672:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009674:	2710      	movs	r7, #16
 8009676:	1c43      	adds	r3, r0, #1
 8009678:	49b2      	ldr	r1, [pc, #712]	; (8009944 <_svfprintf_r+0xb24>)
 800967a:	f24e 600c 	movw	r0, #58892	; 0xe60c
 800967e:	f1a5 0c11 	sub.w	ip, r5, #17
 8009682:	19e4      	adds	r4, r4, r7
 8009684:	f6c0 0000 	movt	r0, #2048	; 0x800
 8009688:	2b07      	cmp	r3, #7
 800968a:	e886 0081 	stmia.w	r6, {r0, r7}
 800968e:	9109      	str	r1, [sp, #36]	; 0x24
 8009690:	9427      	str	r4, [sp, #156]	; 0x9c
 8009692:	9326      	str	r3, [sp, #152]	; 0x98
 8009694:	f3cc 1800 	ubfx	r8, ip, #4, #1
 8009698:	f300 83bb 	bgt.w	8009e12 <_svfprintf_r+0xff2>
 800969c:	3608      	adds	r6, #8
 800969e:	3d10      	subs	r5, #16
 80096a0:	2d10      	cmp	r5, #16
 80096a2:	f340 80ad 	ble.w	8009800 <_svfprintf_r+0x9e0>
 80096a6:	f1b8 0f00 	cmp.w	r8, #0
 80096aa:	d011      	beq.n	80096d0 <_svfprintf_r+0x8b0>
 80096ac:	3301      	adds	r3, #1
 80096ae:	f24e 600c 	movw	r0, #58892	; 0xe60c
 80096b2:	3410      	adds	r4, #16
 80096b4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80096b8:	2b07      	cmp	r3, #7
 80096ba:	e886 0081 	stmia.w	r6, {r0, r7}
 80096be:	9427      	str	r4, [sp, #156]	; 0x9c
 80096c0:	9326      	str	r3, [sp, #152]	; 0x98
 80096c2:	f300 83d1 	bgt.w	8009e68 <_svfprintf_r+0x1048>
 80096c6:	3608      	adds	r6, #8
 80096c8:	3d10      	subs	r5, #16
 80096ca:	2d10      	cmp	r5, #16
 80096cc:	f340 8098 	ble.w	8009800 <_svfprintf_r+0x9e0>
 80096d0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80096d4:	e012      	b.n	80096fc <_svfprintf_r+0x8dc>
 80096d6:	3608      	adds	r6, #8
 80096d8:	3301      	adds	r3, #1
 80096da:	f24e 600c 	movw	r0, #58892	; 0xe60c
 80096de:	3410      	adds	r4, #16
 80096e0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80096e4:	3d10      	subs	r5, #16
 80096e6:	2b07      	cmp	r3, #7
 80096e8:	e886 0081 	stmia.w	r6, {r0, r7}
 80096ec:	9326      	str	r3, [sp, #152]	; 0x98
 80096ee:	9427      	str	r4, [sp, #156]	; 0x9c
 80096f0:	dc77      	bgt.n	80097e2 <_svfprintf_r+0x9c2>
 80096f2:	3d10      	subs	r5, #16
 80096f4:	3608      	adds	r6, #8
 80096f6:	2d10      	cmp	r5, #16
 80096f8:	f340 8082 	ble.w	8009800 <_svfprintf_r+0x9e0>
 80096fc:	3301      	adds	r3, #1
 80096fe:	f24e 620c 	movw	r2, #58892	; 0xe60c
 8009702:	3410      	adds	r4, #16
 8009704:	f6c0 0200 	movt	r2, #2048	; 0x800
 8009708:	2b07      	cmp	r3, #7
 800970a:	e886 0084 	stmia.w	r6, {r2, r7}
 800970e:	9427      	str	r4, [sp, #156]	; 0x9c
 8009710:	9326      	str	r3, [sp, #152]	; 0x98
 8009712:	dde0      	ble.n	80096d6 <_svfprintf_r+0x8b6>
 8009714:	4640      	mov	r0, r8
 8009716:	4659      	mov	r1, fp
 8009718:	aa25      	add	r2, sp, #148	; 0x94
 800971a:	f004 fbdd 	bl	800ded8 <__ssprint_r>
 800971e:	2800      	cmp	r0, #0
 8009720:	f47f ad41 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009724:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009726:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009728:	ae32      	add	r6, sp, #200	; 0xc8
 800972a:	e7d5      	b.n	80096d8 <_svfprintf_r+0x8b8>
 800972c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800972e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8009730:	3401      	adds	r4, #1
 8009732:	3501      	adds	r5, #1
 8009734:	2901      	cmp	r1, #1
 8009736:	f340 8479 	ble.w	800a02c <_svfprintf_r+0x120c>
 800973a:	2301      	movs	r3, #1
 800973c:	2d07      	cmp	r5, #7
 800973e:	6037      	str	r7, [r6, #0]
 8009740:	6073      	str	r3, [r6, #4]
 8009742:	9427      	str	r4, [sp, #156]	; 0x9c
 8009744:	9526      	str	r5, [sp, #152]	; 0x98
 8009746:	f300 8487 	bgt.w	800a058 <_svfprintf_r+0x1238>
 800974a:	3608      	adds	r6, #8
 800974c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800974e:	3501      	adds	r5, #1
 8009750:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009752:	1864      	adds	r4, r4, r1
 8009754:	2d07      	cmp	r5, #7
 8009756:	6032      	str	r2, [r6, #0]
 8009758:	6071      	str	r1, [r6, #4]
 800975a:	9427      	str	r4, [sp, #156]	; 0x9c
 800975c:	9526      	str	r5, [sp, #152]	; 0x98
 800975e:	f300 8488 	bgt.w	800a072 <_svfprintf_r+0x1252>
 8009762:	3608      	adds	r6, #8
 8009764:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8009768:	2200      	movs	r2, #0
 800976a:	2300      	movs	r3, #0
 800976c:	f7f7 f86c 	bl	8000848 <__aeabi_dcmpeq>
 8009770:	2800      	cmp	r0, #0
 8009772:	f040 82d9 	bne.w	8009d28 <_svfprintf_r+0xf08>
 8009776:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009778:	3701      	adds	r7, #1
 800977a:	3801      	subs	r0, #1
 800977c:	1824      	adds	r4, r4, r0
 800977e:	3501      	adds	r5, #1
 8009780:	6037      	str	r7, [r6, #0]
 8009782:	2d07      	cmp	r5, #7
 8009784:	6070      	str	r0, [r6, #4]
 8009786:	9427      	str	r4, [sp, #156]	; 0x9c
 8009788:	9526      	str	r5, [sp, #152]	; 0x98
 800978a:	f300 8189 	bgt.w	8009aa0 <_svfprintf_r+0xc80>
 800978e:	3608      	adds	r6, #8
 8009790:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8009792:	3501      	adds	r5, #1
 8009794:	19e4      	adds	r4, r4, r7
 8009796:	ab21      	add	r3, sp, #132	; 0x84
 8009798:	2d07      	cmp	r5, #7
 800979a:	e886 0088 	stmia.w	r6, {r3, r7}
 800979e:	9427      	str	r4, [sp, #156]	; 0x9c
 80097a0:	9526      	str	r5, [sp, #152]	; 0x98
 80097a2:	f77f af58 	ble.w	8009656 <_svfprintf_r+0x836>
 80097a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80097a8:	4659      	mov	r1, fp
 80097aa:	aa25      	add	r2, sp, #148	; 0x94
 80097ac:	f004 fb94 	bl	800ded8 <__ssprint_r>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	f47f acf8 	bne.w	80091a6 <_svfprintf_r+0x386>
 80097b6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80097b8:	ae32      	add	r6, sp, #200	; 0xc8
 80097ba:	077b      	lsls	r3, r7, #29
 80097bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80097be:	f53f af4f 	bmi.w	8009660 <_svfprintf_r+0x840>
 80097c2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80097c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80097c6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80097c8:	42b8      	cmp	r0, r7
 80097ca:	bfac      	ite	ge
 80097cc:	1836      	addge	r6, r6, r0
 80097ce:	19f6      	addlt	r6, r6, r7
 80097d0:	960f      	str	r6, [sp, #60]	; 0x3c
 80097d2:	2c00      	cmp	r4, #0
 80097d4:	f040 8170 	bne.w	8009ab8 <_svfprintf_r+0xc98>
 80097d8:	2600      	movs	r6, #0
 80097da:	9626      	str	r6, [sp, #152]	; 0x98
 80097dc:	ae32      	add	r6, sp, #200	; 0xc8
 80097de:	f7ff bb49 	b.w	8008e74 <_svfprintf_r+0x54>
 80097e2:	4640      	mov	r0, r8
 80097e4:	4659      	mov	r1, fp
 80097e6:	aa25      	add	r2, sp, #148	; 0x94
 80097e8:	f004 fb76 	bl	800ded8 <__ssprint_r>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	f47f acda 	bne.w	80091a6 <_svfprintf_r+0x386>
 80097f2:	3d10      	subs	r5, #16
 80097f4:	2d10      	cmp	r5, #16
 80097f6:	ae32      	add	r6, sp, #200	; 0xc8
 80097f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80097fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80097fc:	f73f af7e 	bgt.w	80096fc <_svfprintf_r+0x8dc>
 8009800:	1c5a      	adds	r2, r3, #1
 8009802:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009804:	192c      	adds	r4, r5, r4
 8009806:	2a07      	cmp	r2, #7
 8009808:	6037      	str	r7, [r6, #0]
 800980a:	6075      	str	r5, [r6, #4]
 800980c:	9427      	str	r4, [sp, #156]	; 0x9c
 800980e:	9226      	str	r2, [sp, #152]	; 0x98
 8009810:	ddd7      	ble.n	80097c2 <_svfprintf_r+0x9a2>
 8009812:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009814:	4659      	mov	r1, fp
 8009816:	aa25      	add	r2, sp, #148	; 0x94
 8009818:	f004 fb5e 	bl	800ded8 <__ssprint_r>
 800981c:	2800      	cmp	r0, #0
 800981e:	f47f acc2 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009822:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009824:	e7cd      	b.n	80097c2 <_svfprintf_r+0x9a2>
 8009826:	2b01      	cmp	r3, #1
 8009828:	f000 81ab 	beq.w	8009b82 <_svfprintf_r+0xd62>
 800982c:	2b02      	cmp	r3, #2
 800982e:	f10d 0ec7 	add.w	lr, sp, #199	; 0xc7
 8009832:	f000 818c 	beq.w	8009b4e <_svfprintf_r+0xd2e>
 8009836:	2307      	movs	r3, #7
 8009838:	08e7      	lsrs	r7, r4, #3
 800983a:	ea04 0003 	and.w	r0, r4, r3
 800983e:	08e9      	lsrs	r1, r5, #3
 8009840:	ea47 7445 	orr.w	r4, r7, r5, lsl #29
 8009844:	3030      	adds	r0, #48	; 0x30
 8009846:	460d      	mov	r5, r1
 8009848:	b2c2      	uxtb	r2, r0
 800984a:	ea54 0105 	orrs.w	r1, r4, r5
 800984e:	4677      	mov	r7, lr
 8009850:	f88e 2000 	strb.w	r2, [lr]
 8009854:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8009858:	d1ee      	bne.n	8009838 <_svfprintf_r+0xa18>
 800985a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800985c:	463b      	mov	r3, r7
 800985e:	07c1      	lsls	r1, r0, #31
 8009860:	d506      	bpl.n	8009870 <_svfprintf_r+0xa50>
 8009862:	2a30      	cmp	r2, #48	; 0x30
 8009864:	f000 8196 	beq.w	8009b94 <_svfprintf_r+0xd74>
 8009868:	2430      	movs	r4, #48	; 0x30
 800986a:	4677      	mov	r7, lr
 800986c:	f803 4c01 	strb.w	r4, [r3, #-1]
 8009870:	9908      	ldr	r1, [sp, #32]
 8009872:	1bca      	subs	r2, r1, r7
 8009874:	920e      	str	r2, [sp, #56]	; 0x38
 8009876:	f7ff bbf9 	b.w	800906c <_svfprintf_r+0x24c>
 800987a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800987e:	f77f af55 	ble.w	800972c <_svfprintf_r+0x90c>
 8009882:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8009886:	2200      	movs	r2, #0
 8009888:	2300      	movs	r3, #0
 800988a:	f7f6 ffdd 	bl	8000848 <__aeabi_dcmpeq>
 800988e:	2800      	cmp	r0, #0
 8009890:	f000 81b2 	beq.w	8009bf8 <_svfprintf_r+0xdd8>
 8009894:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009896:	492c      	ldr	r1, [pc, #176]	; (8009948 <_svfprintf_r+0xb28>)
 8009898:	1c43      	adds	r3, r0, #1
 800989a:	3401      	adds	r4, #1
 800989c:	2201      	movs	r2, #1
 800989e:	2b07      	cmp	r3, #7
 80098a0:	6031      	str	r1, [r6, #0]
 80098a2:	6072      	str	r2, [r6, #4]
 80098a4:	9427      	str	r4, [sp, #156]	; 0x9c
 80098a6:	9326      	str	r3, [sp, #152]	; 0x98
 80098a8:	f300 844a 	bgt.w	800a140 <_svfprintf_r+0x1320>
 80098ac:	3608      	adds	r6, #8
 80098ae:	981e      	ldr	r0, [sp, #120]	; 0x78
 80098b0:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80098b2:	42b8      	cmp	r0, r7
 80098b4:	db03      	blt.n	80098be <_svfprintf_r+0xa9e>
 80098b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b8:	07df      	lsls	r7, r3, #31
 80098ba:	f57f aecd 	bpl.w	8009658 <_svfprintf_r+0x838>
 80098be:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80098c0:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80098c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80098c4:	6037      	str	r7, [r6, #0]
 80098c6:	1c50      	adds	r0, r2, #1
 80098c8:	9f18      	ldr	r7, [sp, #96]	; 0x60
 80098ca:	1864      	adds	r4, r4, r1
 80098cc:	2807      	cmp	r0, #7
 80098ce:	6077      	str	r7, [r6, #4]
 80098d0:	9427      	str	r4, [sp, #156]	; 0x9c
 80098d2:	9026      	str	r0, [sp, #152]	; 0x98
 80098d4:	f300 8575 	bgt.w	800a3c2 <_svfprintf_r+0x15a2>
 80098d8:	3608      	adds	r6, #8
 80098da:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80098dc:	3d01      	subs	r5, #1
 80098de:	2d00      	cmp	r5, #0
 80098e0:	f77f aeba 	ble.w	8009658 <_svfprintf_r+0x838>
 80098e4:	2d10      	cmp	r5, #16
 80098e6:	f340 8286 	ble.w	8009df6 <_svfprintf_r+0xfd6>
 80098ea:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80098ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098ee:	2710      	movs	r7, #16
 80098f0:	f1a3 0e12 	sub.w	lr, r3, #18
 80098f4:	4815      	ldr	r0, [pc, #84]	; (800994c <_svfprintf_r+0xb2c>)
 80098f6:	1c53      	adds	r3, r2, #1
 80098f8:	19e4      	adds	r4, r4, r7
 80098fa:	2b07      	cmp	r3, #7
 80098fc:	f8c6 9000 	str.w	r9, [r6]
 8009900:	6077      	str	r7, [r6, #4]
 8009902:	900a      	str	r0, [sp, #40]	; 0x28
 8009904:	9427      	str	r4, [sp, #156]	; 0x9c
 8009906:	9326      	str	r3, [sp, #152]	; 0x98
 8009908:	f3ce 1800 	ubfx	r8, lr, #4, #1
 800990c:	f300 8617 	bgt.w	800a53e <_svfprintf_r+0x171e>
 8009910:	3608      	adds	r6, #8
 8009912:	3d10      	subs	r5, #16
 8009914:	2d10      	cmp	r5, #16
 8009916:	f340 8271 	ble.w	8009dfc <_svfprintf_r+0xfdc>
 800991a:	f1b8 0f00 	cmp.w	r8, #0
 800991e:	d00e      	beq.n	800993e <_svfprintf_r+0xb1e>
 8009920:	3301      	adds	r3, #1
 8009922:	3410      	adds	r4, #16
 8009924:	2b07      	cmp	r3, #7
 8009926:	f8c6 9000 	str.w	r9, [r6]
 800992a:	6077      	str	r7, [r6, #4]
 800992c:	9427      	str	r4, [sp, #156]	; 0x9c
 800992e:	9326      	str	r3, [sp, #152]	; 0x98
 8009930:	f300 862b 	bgt.w	800a58a <_svfprintf_r+0x176a>
 8009934:	3608      	adds	r6, #8
 8009936:	3d10      	subs	r5, #16
 8009938:	2d10      	cmp	r5, #16
 800993a:	f340 825f 	ble.w	8009dfc <_svfprintf_r+0xfdc>
 800993e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009942:	e016      	b.n	8009972 <_svfprintf_r+0xb52>
 8009944:	0800e60c 	.word	0x0800e60c
 8009948:	0800e5f8 	.word	0x0800e5f8
 800994c:	0800e5fc 	.word	0x0800e5fc
 8009950:	3608      	adds	r6, #8
 8009952:	1c4b      	adds	r3, r1, #1
 8009954:	3410      	adds	r4, #16
 8009956:	3d10      	subs	r5, #16
 8009958:	2b07      	cmp	r3, #7
 800995a:	f8c6 9000 	str.w	r9, [r6]
 800995e:	6077      	str	r7, [r6, #4]
 8009960:	9326      	str	r3, [sp, #152]	; 0x98
 8009962:	9427      	str	r4, [sp, #156]	; 0x9c
 8009964:	f300 811e 	bgt.w	8009ba4 <_svfprintf_r+0xd84>
 8009968:	3608      	adds	r6, #8
 800996a:	3d10      	subs	r5, #16
 800996c:	2d10      	cmp	r5, #16
 800996e:	f340 8245 	ble.w	8009dfc <_svfprintf_r+0xfdc>
 8009972:	1c59      	adds	r1, r3, #1
 8009974:	3410      	adds	r4, #16
 8009976:	2907      	cmp	r1, #7
 8009978:	f8c6 9000 	str.w	r9, [r6]
 800997c:	6077      	str	r7, [r6, #4]
 800997e:	9427      	str	r4, [sp, #156]	; 0x9c
 8009980:	9126      	str	r1, [sp, #152]	; 0x98
 8009982:	dde5      	ble.n	8009950 <_svfprintf_r+0xb30>
 8009984:	4640      	mov	r0, r8
 8009986:	4659      	mov	r1, fp
 8009988:	aa25      	add	r2, sp, #148	; 0x94
 800998a:	f004 faa5 	bl	800ded8 <__ssprint_r>
 800998e:	2800      	cmp	r0, #0
 8009990:	f47f ac09 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009994:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009996:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009998:	ae32      	add	r6, sp, #200	; 0xc8
 800999a:	e7da      	b.n	8009952 <_svfprintf_r+0xb32>
 800999c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800999e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099a0:	1a45      	subs	r5, r0, r1
 80099a2:	2d00      	cmp	r5, #0
 80099a4:	f77f adcc 	ble.w	8009540 <_svfprintf_r+0x720>
 80099a8:	2d10      	cmp	r5, #16
 80099aa:	f340 8688 	ble.w	800a6be <_svfprintf_r+0x189e>
 80099ae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80099b0:	2310      	movs	r3, #16
 80099b2:	3201      	adds	r2, #1
 80099b4:	488f      	ldr	r0, [pc, #572]	; (8009bf4 <_svfprintf_r+0xdd4>)
 80099b6:	f1a5 0111 	sub.w	r1, r5, #17
 80099ba:	18e4      	adds	r4, r4, r3
 80099bc:	2a07      	cmp	r2, #7
 80099be:	f8c6 9000 	str.w	r9, [r6]
 80099c2:	6073      	str	r3, [r6, #4]
 80099c4:	900a      	str	r0, [sp, #40]	; 0x28
 80099c6:	9427      	str	r4, [sp, #156]	; 0x9c
 80099c8:	9226      	str	r2, [sp, #152]	; 0x98
 80099ca:	f3c1 1c00 	ubfx	ip, r1, #4, #1
 80099ce:	f300 831b 	bgt.w	800a008 <_svfprintf_r+0x11e8>
 80099d2:	3608      	adds	r6, #8
 80099d4:	3d10      	subs	r5, #16
 80099d6:	2d10      	cmp	r5, #16
 80099d8:	dd4a      	ble.n	8009a70 <_svfprintf_r+0xc50>
 80099da:	f1bc 0f00 	cmp.w	ip, #0
 80099de:	d00d      	beq.n	80099fc <_svfprintf_r+0xbdc>
 80099e0:	3201      	adds	r2, #1
 80099e2:	3410      	adds	r4, #16
 80099e4:	2a07      	cmp	r2, #7
 80099e6:	f8c6 9000 	str.w	r9, [r6]
 80099ea:	6073      	str	r3, [r6, #4]
 80099ec:	9427      	str	r4, [sp, #156]	; 0x9c
 80099ee:	9226      	str	r2, [sp, #152]	; 0x98
 80099f0:	f300 8324 	bgt.w	800a03c <_svfprintf_r+0x121c>
 80099f4:	3608      	adds	r6, #8
 80099f6:	3d10      	subs	r5, #16
 80099f8:	2d10      	cmp	r5, #16
 80099fa:	dd39      	ble.n	8009a70 <_svfprintf_r+0xc50>
 80099fc:	4621      	mov	r1, r4
 80099fe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009a00:	e00e      	b.n	8009a20 <_svfprintf_r+0xc00>
 8009a02:	3608      	adds	r6, #8
 8009a04:	3201      	adds	r2, #1
 8009a06:	3110      	adds	r1, #16
 8009a08:	3d10      	subs	r5, #16
 8009a0a:	2a07      	cmp	r2, #7
 8009a0c:	f8c6 9000 	str.w	r9, [r6]
 8009a10:	6073      	str	r3, [r6, #4]
 8009a12:	9226      	str	r2, [sp, #152]	; 0x98
 8009a14:	9127      	str	r1, [sp, #156]	; 0x9c
 8009a16:	dc1a      	bgt.n	8009a4e <_svfprintf_r+0xc2e>
 8009a18:	3d10      	subs	r5, #16
 8009a1a:	3608      	adds	r6, #8
 8009a1c:	2d10      	cmp	r5, #16
 8009a1e:	dd26      	ble.n	8009a6e <_svfprintf_r+0xc4e>
 8009a20:	3201      	adds	r2, #1
 8009a22:	3110      	adds	r1, #16
 8009a24:	2a07      	cmp	r2, #7
 8009a26:	f8c6 9000 	str.w	r9, [r6]
 8009a2a:	6073      	str	r3, [r6, #4]
 8009a2c:	9127      	str	r1, [sp, #156]	; 0x9c
 8009a2e:	9226      	str	r2, [sp, #152]	; 0x98
 8009a30:	dde7      	ble.n	8009a02 <_svfprintf_r+0xbe2>
 8009a32:	4620      	mov	r0, r4
 8009a34:	4659      	mov	r1, fp
 8009a36:	aa25      	add	r2, sp, #148	; 0x94
 8009a38:	9306      	str	r3, [sp, #24]
 8009a3a:	f004 fa4d 	bl	800ded8 <__ssprint_r>
 8009a3e:	9b06      	ldr	r3, [sp, #24]
 8009a40:	2800      	cmp	r0, #0
 8009a42:	f47f abb0 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009a46:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009a48:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009a4a:	ae32      	add	r6, sp, #200	; 0xc8
 8009a4c:	e7da      	b.n	8009a04 <_svfprintf_r+0xbe4>
 8009a4e:	4620      	mov	r0, r4
 8009a50:	4659      	mov	r1, fp
 8009a52:	aa25      	add	r2, sp, #148	; 0x94
 8009a54:	9306      	str	r3, [sp, #24]
 8009a56:	f004 fa3f 	bl	800ded8 <__ssprint_r>
 8009a5a:	9b06      	ldr	r3, [sp, #24]
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	f47f aba2 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009a62:	3d10      	subs	r5, #16
 8009a64:	2d10      	cmp	r5, #16
 8009a66:	ae32      	add	r6, sp, #200	; 0xc8
 8009a68:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009a6a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009a6c:	dcd8      	bgt.n	8009a20 <_svfprintf_r+0xc00>
 8009a6e:	460c      	mov	r4, r1
 8009a70:	1c50      	adds	r0, r2, #1
 8009a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a74:	1964      	adds	r4, r4, r5
 8009a76:	2807      	cmp	r0, #7
 8009a78:	e886 0028 	stmia.w	r6, {r3, r5}
 8009a7c:	9427      	str	r4, [sp, #156]	; 0x9c
 8009a7e:	9026      	str	r0, [sp, #152]	; 0x98
 8009a80:	f300 8309 	bgt.w	800a096 <_svfprintf_r+0x1276>
 8009a84:	3608      	adds	r6, #8
 8009a86:	e55b      	b.n	8009540 <_svfprintf_r+0x720>
 8009a88:	485a      	ldr	r0, [pc, #360]	; (8009bf4 <_svfprintf_r+0xdd4>)
 8009a8a:	900a      	str	r0, [sp, #40]	; 0x28
 8009a8c:	3501      	adds	r5, #1
 8009a8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a90:	19e4      	adds	r4, r4, r7
 8009a92:	2d07      	cmp	r5, #7
 8009a94:	e886 0088 	stmia.w	r6, {r3, r7}
 8009a98:	9427      	str	r4, [sp, #156]	; 0x9c
 8009a9a:	9526      	str	r5, [sp, #152]	; 0x98
 8009a9c:	f77f ae77 	ble.w	800978e <_svfprintf_r+0x96e>
 8009aa0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009aa2:	4659      	mov	r1, fp
 8009aa4:	aa25      	add	r2, sp, #148	; 0x94
 8009aa6:	f004 fa17 	bl	800ded8 <__ssprint_r>
 8009aaa:	2800      	cmp	r0, #0
 8009aac:	f47f ab7b 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009ab0:	ae32      	add	r6, sp, #200	; 0xc8
 8009ab2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009ab4:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8009ab6:	e66b      	b.n	8009790 <_svfprintf_r+0x970>
 8009ab8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009aba:	4659      	mov	r1, fp
 8009abc:	aa25      	add	r2, sp, #148	; 0x94
 8009abe:	f004 fa0b 	bl	800ded8 <__ssprint_r>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	f43f ae88 	beq.w	80097d8 <_svfprintf_r+0x9b8>
 8009ac8:	f7ff bb6d 	b.w	80091a6 <_svfprintf_r+0x386>
 8009acc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009ace:	4659      	mov	r1, fp
 8009ad0:	aa25      	add	r2, sp, #148	; 0x94
 8009ad2:	9306      	str	r3, [sp, #24]
 8009ad4:	f8cd c01c 	str.w	ip, [sp, #28]
 8009ad8:	f004 f9fe 	bl	800ded8 <__ssprint_r>
 8009adc:	9b06      	ldr	r3, [sp, #24]
 8009ade:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f47f ab5f 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009ae8:	ae32      	add	r6, sp, #200	; 0xc8
 8009aea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009aec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009aee:	e542      	b.n	8009576 <_svfprintf_r+0x756>
 8009af0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009af2:	4659      	mov	r1, fp
 8009af4:	aa25      	add	r2, sp, #148	; 0x94
 8009af6:	9306      	str	r3, [sp, #24]
 8009af8:	f004 f9ee 	bl	800ded8 <__ssprint_r>
 8009afc:	9b06      	ldr	r3, [sp, #24]
 8009afe:	2800      	cmp	r0, #0
 8009b00:	f47f ab51 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009b04:	ae32      	add	r6, sp, #200	; 0xc8
 8009b06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009b08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009b0a:	e545      	b.n	8009598 <_svfprintf_r+0x778>
 8009b0c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009b0e:	4659      	mov	r1, fp
 8009b10:	aa25      	add	r2, sp, #148	; 0x94
 8009b12:	f004 f9e1 	bl	800ded8 <__ssprint_r>
 8009b16:	2800      	cmp	r0, #0
 8009b18:	f47f ab45 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009b1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009b1e:	ae32      	add	r6, sp, #200	; 0xc8
 8009b20:	e589      	b.n	8009636 <_svfprintf_r+0x816>
 8009b22:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009b24:	4659      	mov	r1, fp
 8009b26:	aa25      	add	r2, sp, #148	; 0x94
 8009b28:	f004 f9d6 	bl	800ded8 <__ssprint_r>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	f47f ab3a 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009b32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009b34:	ae32      	add	r6, sp, #200	; 0xc8
 8009b36:	e4f0      	b.n	800951a <_svfprintf_r+0x6fa>
 8009b38:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009b3a:	4659      	mov	r1, fp
 8009b3c:	aa25      	add	r2, sp, #148	; 0x94
 8009b3e:	f004 f9cb 	bl	800ded8 <__ssprint_r>
 8009b42:	2800      	cmp	r0, #0
 8009b44:	f47f ab2f 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009b48:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009b4a:	ae32      	add	r6, sp, #200	; 0xc8
 8009b4c:	e4f4      	b.n	8009538 <_svfprintf_r+0x718>
 8009b4e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009b50:	960b      	str	r6, [sp, #44]	; 0x2c
 8009b52:	260f      	movs	r6, #15
 8009b54:	ea04 0306 	and.w	r3, r4, r6
 8009b58:	0927      	lsrs	r7, r4, #4
 8009b5a:	0928      	lsrs	r0, r5, #4
 8009b5c:	18ca      	adds	r2, r1, r3
 8009b5e:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 8009b62:	7816      	ldrb	r6, [r2, #0]
 8009b64:	4605      	mov	r5, r0
 8009b66:	ea54 0005 	orrs.w	r0, r4, r5
 8009b6a:	4677      	mov	r7, lr
 8009b6c:	f88e 6000 	strb.w	r6, [lr]
 8009b70:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8009b74:	d1ed      	bne.n	8009b52 <_svfprintf_r+0xd32>
 8009b76:	9908      	ldr	r1, [sp, #32]
 8009b78:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009b7a:	1bcb      	subs	r3, r1, r7
 8009b7c:	930e      	str	r3, [sp, #56]	; 0x38
 8009b7e:	f7ff ba75 	b.w	800906c <_svfprintf_r+0x24c>
 8009b82:	2d00      	cmp	r5, #0
 8009b84:	bf08      	it	eq
 8009b86:	2c0a      	cmpeq	r4, #10
 8009b88:	f080 814f 	bcs.w	8009e2a <_svfprintf_r+0x100a>
 8009b8c:	af42      	add	r7, sp, #264	; 0x108
 8009b8e:	3430      	adds	r4, #48	; 0x30
 8009b90:	f807 4d41 	strb.w	r4, [r7, #-65]!
 8009b94:	9c08      	ldr	r4, [sp, #32]
 8009b96:	1be2      	subs	r2, r4, r7
 8009b98:	920e      	str	r2, [sp, #56]	; 0x38
 8009b9a:	f7ff ba67 	b.w	800906c <_svfprintf_r+0x24c>
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	f7ff bb2c 	b.w	80091fc <_svfprintf_r+0x3dc>
 8009ba4:	4640      	mov	r0, r8
 8009ba6:	4659      	mov	r1, fp
 8009ba8:	aa25      	add	r2, sp, #148	; 0x94
 8009baa:	f004 f995 	bl	800ded8 <__ssprint_r>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	f47f aaf9 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009bb4:	ae32      	add	r6, sp, #200	; 0xc8
 8009bb6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009bb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009bba:	e6d6      	b.n	800996a <_svfprintf_r+0xb4a>
 8009bbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009bbe:	4659      	mov	r1, fp
 8009bc0:	aa25      	add	r2, sp, #148	; 0x94
 8009bc2:	9306      	str	r3, [sp, #24]
 8009bc4:	f004 f988 	bl	800ded8 <__ssprint_r>
 8009bc8:	9b06      	ldr	r3, [sp, #24]
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	f47f aaeb 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009bd0:	ae32      	add	r6, sp, #200	; 0xc8
 8009bd2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009bd4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009bd6:	f7ff ba86 	b.w	80090e6 <_svfprintf_r+0x2c6>
 8009bda:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009bdc:	4659      	mov	r1, fp
 8009bde:	aa25      	add	r2, sp, #148	; 0x94
 8009be0:	f004 f97a 	bl	800ded8 <__ssprint_r>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	f47f aade 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009bea:	ae32      	add	r6, sp, #200	; 0xc8
 8009bec:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009bee:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009bf0:	f7ff ba8c 	b.w	800910c <_svfprintf_r+0x2ec>
 8009bf4:	0800e5fc 	.word	0x0800e5fc
 8009bf8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009bfa:	2a00      	cmp	r2, #0
 8009bfc:	f340 82b2 	ble.w	800a164 <_svfprintf_r+0x1344>
 8009c00:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009c02:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009c04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c06:	428d      	cmp	r5, r1
 8009c08:	bfa8      	it	ge
 8009c0a:	460d      	movge	r5, r1
 8009c0c:	18fa      	adds	r2, r7, r3
 8009c0e:	2d00      	cmp	r5, #0
 8009c10:	920a      	str	r2, [sp, #40]	; 0x28
 8009c12:	dd0a      	ble.n	8009c2a <_svfprintf_r+0xe0a>
 8009c14:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009c16:	1964      	adds	r4, r4, r5
 8009c18:	1c41      	adds	r1, r0, #1
 8009c1a:	2907      	cmp	r1, #7
 8009c1c:	6037      	str	r7, [r6, #0]
 8009c1e:	6075      	str	r5, [r6, #4]
 8009c20:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c22:	9126      	str	r1, [sp, #152]	; 0x98
 8009c24:	f300 847f 	bgt.w	800a526 <_svfprintf_r+0x1706>
 8009c28:	3608      	adds	r6, #8
 8009c2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c2c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8009c30:	1b5d      	subs	r5, r3, r5
 8009c32:	2d00      	cmp	r5, #0
 8009c34:	f340 8156 	ble.w	8009ee4 <_svfprintf_r+0x10c4>
 8009c38:	2d10      	cmp	r5, #16
 8009c3a:	f340 826d 	ble.w	800a118 <_svfprintf_r+0x12f8>
 8009c3e:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009c40:	f04f 0810 	mov.w	r8, #16
 8009c44:	1c43      	adds	r3, r0, #1
 8009c46:	4aa1      	ldr	r2, [pc, #644]	; (8009ecc <_svfprintf_r+0x10ac>)
 8009c48:	f1a5 0111 	sub.w	r1, r5, #17
 8009c4c:	4444      	add	r4, r8
 8009c4e:	2b07      	cmp	r3, #7
 8009c50:	f8c6 9000 	str.w	r9, [r6]
 8009c54:	f8c6 8004 	str.w	r8, [r6, #4]
 8009c58:	920e      	str	r2, [sp, #56]	; 0x38
 8009c5a:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c5c:	9326      	str	r3, [sp, #152]	; 0x98
 8009c5e:	f3c1 1c00 	ubfx	ip, r1, #4, #1
 8009c62:	f300 844f 	bgt.w	800a504 <_svfprintf_r+0x16e4>
 8009c66:	3608      	adds	r6, #8
 8009c68:	3d10      	subs	r5, #16
 8009c6a:	2d10      	cmp	r5, #16
 8009c6c:	f340 8257 	ble.w	800a11e <_svfprintf_r+0x12fe>
 8009c70:	f1bc 0f00 	cmp.w	ip, #0
 8009c74:	d00f      	beq.n	8009c96 <_svfprintf_r+0xe76>
 8009c76:	3301      	adds	r3, #1
 8009c78:	3410      	adds	r4, #16
 8009c7a:	2b07      	cmp	r3, #7
 8009c7c:	f8c6 9000 	str.w	r9, [r6]
 8009c80:	f8c6 8004 	str.w	r8, [r6, #4]
 8009c84:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c86:	9326      	str	r3, [sp, #152]	; 0x98
 8009c88:	f300 848c 	bgt.w	800a5a4 <_svfprintf_r+0x1784>
 8009c8c:	3608      	adds	r6, #8
 8009c8e:	3d10      	subs	r5, #16
 8009c90:	2d10      	cmp	r5, #16
 8009c92:	f340 8244 	ble.w	800a11e <_svfprintf_r+0x12fe>
 8009c96:	4621      	mov	r1, r4
 8009c98:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009c9a:	e012      	b.n	8009cc2 <_svfprintf_r+0xea2>
 8009c9c:	f106 0008 	add.w	r0, r6, #8
 8009ca0:	3301      	adds	r3, #1
 8009ca2:	3110      	adds	r1, #16
 8009ca4:	3d10      	subs	r5, #16
 8009ca6:	2b07      	cmp	r3, #7
 8009ca8:	f8c0 9000 	str.w	r9, [r0]
 8009cac:	f8c0 8004 	str.w	r8, [r0, #4]
 8009cb0:	9326      	str	r3, [sp, #152]	; 0x98
 8009cb2:	9127      	str	r1, [sp, #156]	; 0x9c
 8009cb4:	dc1b      	bgt.n	8009cee <_svfprintf_r+0xece>
 8009cb6:	f100 0608 	add.w	r6, r0, #8
 8009cba:	3d10      	subs	r5, #16
 8009cbc:	2d10      	cmp	r5, #16
 8009cbe:	f340 840d 	ble.w	800a4dc <_svfprintf_r+0x16bc>
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	3110      	adds	r1, #16
 8009cc6:	2b07      	cmp	r3, #7
 8009cc8:	f8c6 9000 	str.w	r9, [r6]
 8009ccc:	f8c6 8004 	str.w	r8, [r6, #4]
 8009cd0:	9127      	str	r1, [sp, #156]	; 0x9c
 8009cd2:	9326      	str	r3, [sp, #152]	; 0x98
 8009cd4:	dde2      	ble.n	8009c9c <_svfprintf_r+0xe7c>
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	4659      	mov	r1, fp
 8009cda:	aa25      	add	r2, sp, #148	; 0x94
 8009cdc:	f004 f8fc 	bl	800ded8 <__ssprint_r>
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	f47f aa60 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009ce6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009ce8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009cea:	a832      	add	r0, sp, #200	; 0xc8
 8009cec:	e7d8      	b.n	8009ca0 <_svfprintf_r+0xe80>
 8009cee:	4620      	mov	r0, r4
 8009cf0:	4659      	mov	r1, fp
 8009cf2:	aa25      	add	r2, sp, #148	; 0x94
 8009cf4:	f004 f8f0 	bl	800ded8 <__ssprint_r>
 8009cf8:	2800      	cmp	r0, #0
 8009cfa:	f47f aa54 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009cfe:	ae32      	add	r6, sp, #200	; 0xc8
 8009d00:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009d02:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009d04:	e7d9      	b.n	8009cba <_svfprintf_r+0xe9a>
 8009d06:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009d08:	af32      	add	r7, sp, #200	; 0xc8
 8009d0a:	940e      	str	r4, [sp, #56]	; 0x38
 8009d0c:	f7ff b9ae 	b.w	800906c <_svfprintf_r+0x24c>
 8009d10:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d12:	4659      	mov	r1, fp
 8009d14:	aa25      	add	r2, sp, #148	; 0x94
 8009d16:	f004 f8df 	bl	800ded8 <__ssprint_r>
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	f47f aa43 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009d20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009d22:	ae32      	add	r6, sp, #200	; 0xc8
 8009d24:	f7ff bbe8 	b.w	80094f8 <_svfprintf_r+0x6d8>
 8009d28:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8009d2a:	3f01      	subs	r7, #1
 8009d2c:	2f00      	cmp	r7, #0
 8009d2e:	f77f ad2f 	ble.w	8009790 <_svfprintf_r+0x970>
 8009d32:	2f10      	cmp	r7, #16
 8009d34:	f77f aea8 	ble.w	8009a88 <_svfprintf_r+0xc68>
 8009d38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d3a:	f04f 0810 	mov.w	r8, #16
 8009d3e:	3501      	adds	r5, #1
 8009d40:	4962      	ldr	r1, [pc, #392]	; (8009ecc <_svfprintf_r+0x10ac>)
 8009d42:	3b12      	subs	r3, #18
 8009d44:	4444      	add	r4, r8
 8009d46:	2d07      	cmp	r5, #7
 8009d48:	f8c6 9000 	str.w	r9, [r6]
 8009d4c:	f8c6 8004 	str.w	r8, [r6, #4]
 8009d50:	910a      	str	r1, [sp, #40]	; 0x28
 8009d52:	9427      	str	r4, [sp, #156]	; 0x9c
 8009d54:	9526      	str	r5, [sp, #152]	; 0x98
 8009d56:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009d5a:	f300 83b1 	bgt.w	800a4c0 <_svfprintf_r+0x16a0>
 8009d5e:	3608      	adds	r6, #8
 8009d60:	3f10      	subs	r7, #16
 8009d62:	2f10      	cmp	r7, #16
 8009d64:	f77f ae92 	ble.w	8009a8c <_svfprintf_r+0xc6c>
 8009d68:	b17b      	cbz	r3, 8009d8a <_svfprintf_r+0xf6a>
 8009d6a:	3501      	adds	r5, #1
 8009d6c:	3410      	adds	r4, #16
 8009d6e:	2d07      	cmp	r5, #7
 8009d70:	f8c6 9000 	str.w	r9, [r6]
 8009d74:	f8c6 8004 	str.w	r8, [r6, #4]
 8009d78:	9427      	str	r4, [sp, #156]	; 0x9c
 8009d7a:	9526      	str	r5, [sp, #152]	; 0x98
 8009d7c:	f300 83b6 	bgt.w	800a4ec <_svfprintf_r+0x16cc>
 8009d80:	3608      	adds	r6, #8
 8009d82:	3f10      	subs	r7, #16
 8009d84:	2f10      	cmp	r7, #16
 8009d86:	f77f ae81 	ble.w	8009a8c <_svfprintf_r+0xc6c>
 8009d8a:	4622      	mov	r2, r4
 8009d8c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009d8e:	e010      	b.n	8009db2 <_svfprintf_r+0xf92>
 8009d90:	3608      	adds	r6, #8
 8009d92:	3501      	adds	r5, #1
 8009d94:	3210      	adds	r2, #16
 8009d96:	3f10      	subs	r7, #16
 8009d98:	2d07      	cmp	r5, #7
 8009d9a:	f8c6 9000 	str.w	r9, [r6]
 8009d9e:	f8c6 8004 	str.w	r8, [r6, #4]
 8009da2:	9227      	str	r2, [sp, #156]	; 0x9c
 8009da4:	9526      	str	r5, [sp, #152]	; 0x98
 8009da6:	dc1a      	bgt.n	8009dde <_svfprintf_r+0xfbe>
 8009da8:	3608      	adds	r6, #8
 8009daa:	3f10      	subs	r7, #16
 8009dac:	2f10      	cmp	r7, #16
 8009dae:	f340 835f 	ble.w	800a470 <_svfprintf_r+0x1650>
 8009db2:	3501      	adds	r5, #1
 8009db4:	3210      	adds	r2, #16
 8009db6:	2d07      	cmp	r5, #7
 8009db8:	f8c6 9000 	str.w	r9, [r6]
 8009dbc:	f8c6 8004 	str.w	r8, [r6, #4]
 8009dc0:	9227      	str	r2, [sp, #156]	; 0x9c
 8009dc2:	9526      	str	r5, [sp, #152]	; 0x98
 8009dc4:	dde4      	ble.n	8009d90 <_svfprintf_r+0xf70>
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	4659      	mov	r1, fp
 8009dca:	aa25      	add	r2, sp, #148	; 0x94
 8009dcc:	f004 f884 	bl	800ded8 <__ssprint_r>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	f47f a9e8 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009dd6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8009dd8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8009dda:	ae32      	add	r6, sp, #200	; 0xc8
 8009ddc:	e7d9      	b.n	8009d92 <_svfprintf_r+0xf72>
 8009dde:	4620      	mov	r0, r4
 8009de0:	4659      	mov	r1, fp
 8009de2:	aa25      	add	r2, sp, #148	; 0x94
 8009de4:	f004 f878 	bl	800ded8 <__ssprint_r>
 8009de8:	2800      	cmp	r0, #0
 8009dea:	f47f a9dc 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009dee:	ae32      	add	r6, sp, #200	; 0xc8
 8009df0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8009df2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8009df4:	e7d9      	b.n	8009daa <_svfprintf_r+0xf8a>
 8009df6:	4935      	ldr	r1, [pc, #212]	; (8009ecc <_svfprintf_r+0x10ac>)
 8009df8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009dfa:	910a      	str	r1, [sp, #40]	; 0x28
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009e00:	1964      	adds	r4, r4, r5
 8009e02:	2b07      	cmp	r3, #7
 8009e04:	6037      	str	r7, [r6, #0]
 8009e06:	6075      	str	r5, [r6, #4]
 8009e08:	9427      	str	r4, [sp, #156]	; 0x9c
 8009e0a:	9326      	str	r3, [sp, #152]	; 0x98
 8009e0c:	f77f ac23 	ble.w	8009656 <_svfprintf_r+0x836>
 8009e10:	e4c9      	b.n	80097a6 <_svfprintf_r+0x986>
 8009e12:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009e14:	4659      	mov	r1, fp
 8009e16:	aa25      	add	r2, sp, #148	; 0x94
 8009e18:	f004 f85e 	bl	800ded8 <__ssprint_r>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	f47f a9c2 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009e22:	ae32      	add	r6, sp, #200	; 0xc8
 8009e24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009e26:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009e28:	e439      	b.n	800969e <_svfprintf_r+0x87e>
 8009e2a:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 8009e2e:	960b      	str	r6, [sp, #44]	; 0x2c
 8009e30:	4666      	mov	r6, ip
 8009e32:	4620      	mov	r0, r4
 8009e34:	4629      	mov	r1, r5
 8009e36:	220a      	movs	r2, #10
 8009e38:	2300      	movs	r3, #0
 8009e3a:	f7f6 fdcf 	bl	80009dc <__aeabi_uldivmod>
 8009e3e:	3230      	adds	r2, #48	; 0x30
 8009e40:	7032      	strb	r2, [r6, #0]
 8009e42:	4620      	mov	r0, r4
 8009e44:	4629      	mov	r1, r5
 8009e46:	220a      	movs	r2, #10
 8009e48:	2300      	movs	r3, #0
 8009e4a:	f7f6 fdc7 	bl	80009dc <__aeabi_uldivmod>
 8009e4e:	4604      	mov	r4, r0
 8009e50:	460d      	mov	r5, r1
 8009e52:	4637      	mov	r7, r6
 8009e54:	3e01      	subs	r6, #1
 8009e56:	ea54 0005 	orrs.w	r0, r4, r5
 8009e5a:	d1ea      	bne.n	8009e32 <_svfprintf_r+0x1012>
 8009e5c:	9908      	ldr	r1, [sp, #32]
 8009e5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009e60:	1bcb      	subs	r3, r1, r7
 8009e62:	930e      	str	r3, [sp, #56]	; 0x38
 8009e64:	f7ff b902 	b.w	800906c <_svfprintf_r+0x24c>
 8009e68:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009e6a:	4659      	mov	r1, fp
 8009e6c:	aa25      	add	r2, sp, #148	; 0x94
 8009e6e:	f004 f833 	bl	800ded8 <__ssprint_r>
 8009e72:	2800      	cmp	r0, #0
 8009e74:	f47f a997 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009e78:	ae32      	add	r6, sp, #200	; 0xc8
 8009e7a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009e7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009e7e:	e423      	b.n	80096c8 <_svfprintf_r+0x8a8>
 8009e80:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009e82:	682b      	ldr	r3, [r5, #0]
 8009e84:	1d29      	adds	r1, r5, #4
 8009e86:	17dd      	asrs	r5, r3, #31
 8009e88:	461a      	mov	r2, r3
 8009e8a:	461c      	mov	r4, r3
 8009e8c:	462b      	mov	r3, r5
 8009e8e:	2a00      	cmp	r2, #0
 8009e90:	f173 0000 	sbcs.w	r0, r3, #0
 8009e94:	9110      	str	r1, [sp, #64]	; 0x40
 8009e96:	f6bf a8cb 	bge.w	8009030 <_svfprintf_r+0x210>
 8009e9a:	222d      	movs	r2, #45	; 0x2d
 8009e9c:	4264      	negs	r4, r4
 8009e9e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009ea2:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	f7ff b8c3 	b.w	8009032 <_svfprintf_r+0x212>
 8009eac:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009eae:	1d0d      	adds	r5, r1, #4
 8009eb0:	680c      	ldr	r4, [r1, #0]
 8009eb2:	9510      	str	r5, [sp, #64]	; 0x40
 8009eb4:	2500      	movs	r5, #0
 8009eb6:	f7ff b9a1 	b.w	80091fc <_svfprintf_r+0x3dc>
 8009eba:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009ebc:	6825      	ldr	r5, [r4, #0]
 8009ebe:	1d20      	adds	r0, r4, #4
 8009ec0:	9010      	str	r0, [sp, #64]	; 0x40
 8009ec2:	462c      	mov	r4, r5
 8009ec4:	2500      	movs	r5, #0
 8009ec6:	f7ff ba22 	b.w	800930e <_svfprintf_r+0x4ee>
 8009eca:	bf00      	nop
 8009ecc:	0800e5fc 	.word	0x0800e5fc
 8009ed0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009ed2:	4659      	mov	r1, fp
 8009ed4:	aa25      	add	r2, sp, #148	; 0x94
 8009ed6:	f003 ffff 	bl	800ded8 <__ssprint_r>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	f47f a963 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009ee0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009ee2:	ae32      	add	r6, sp, #200	; 0xc8
 8009ee4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009ee6:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009ee8:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009eea:	4283      	cmp	r3, r0
 8009eec:	440f      	add	r7, r1
 8009eee:	db70      	blt.n	8009fd2 <_svfprintf_r+0x11b2>
 8009ef0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ef2:	07d1      	lsls	r1, r2, #31
 8009ef4:	d46d      	bmi.n	8009fd2 <_svfprintf_r+0x11b2>
 8009ef6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009ef8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009efa:	1bed      	subs	r5, r5, r7
 8009efc:	1ad3      	subs	r3, r2, r3
 8009efe:	42ab      	cmp	r3, r5
 8009f00:	bfb8      	it	lt
 8009f02:	461d      	movlt	r5, r3
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	dd0a      	ble.n	8009f1e <_svfprintf_r+0x10fe>
 8009f08:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009f0a:	1964      	adds	r4, r4, r5
 8009f0c:	1c48      	adds	r0, r1, #1
 8009f0e:	2807      	cmp	r0, #7
 8009f10:	6037      	str	r7, [r6, #0]
 8009f12:	6075      	str	r5, [r6, #4]
 8009f14:	9427      	str	r4, [sp, #156]	; 0x9c
 8009f16:	9026      	str	r0, [sp, #152]	; 0x98
 8009f18:	f300 835d 	bgt.w	800a5d6 <_svfprintf_r+0x17b6>
 8009f1c:	3608      	adds	r6, #8
 8009f1e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8009f22:	1b5d      	subs	r5, r3, r5
 8009f24:	2d00      	cmp	r5, #0
 8009f26:	f77f ab97 	ble.w	8009658 <_svfprintf_r+0x838>
 8009f2a:	2d10      	cmp	r5, #16
 8009f2c:	f77f af63 	ble.w	8009df6 <_svfprintf_r+0xfd6>
 8009f30:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009f32:	2710      	movs	r7, #16
 8009f34:	1c53      	adds	r3, r2, #1
 8009f36:	4988      	ldr	r1, [pc, #544]	; (800a158 <_svfprintf_r+0x1338>)
 8009f38:	f1a5 0811 	sub.w	r8, r5, #17
 8009f3c:	19e4      	adds	r4, r4, r7
 8009f3e:	2b07      	cmp	r3, #7
 8009f40:	f8c6 9000 	str.w	r9, [r6]
 8009f44:	6077      	str	r7, [r6, #4]
 8009f46:	910a      	str	r1, [sp, #40]	; 0x28
 8009f48:	9427      	str	r4, [sp, #156]	; 0x9c
 8009f4a:	9326      	str	r3, [sp, #152]	; 0x98
 8009f4c:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8009f50:	f300 8335 	bgt.w	800a5be <_svfprintf_r+0x179e>
 8009f54:	3608      	adds	r6, #8
 8009f56:	3d10      	subs	r5, #16
 8009f58:	2d10      	cmp	r5, #16
 8009f5a:	f77f af4f 	ble.w	8009dfc <_svfprintf_r+0xfdc>
 8009f5e:	f1b8 0f00 	cmp.w	r8, #0
 8009f62:	d00e      	beq.n	8009f82 <_svfprintf_r+0x1162>
 8009f64:	3301      	adds	r3, #1
 8009f66:	3410      	adds	r4, #16
 8009f68:	2b07      	cmp	r3, #7
 8009f6a:	f8c6 9000 	str.w	r9, [r6]
 8009f6e:	6077      	str	r7, [r6, #4]
 8009f70:	9427      	str	r4, [sp, #156]	; 0x9c
 8009f72:	9326      	str	r3, [sp, #152]	; 0x98
 8009f74:	f300 834e 	bgt.w	800a614 <_svfprintf_r+0x17f4>
 8009f78:	3608      	adds	r6, #8
 8009f7a:	3d10      	subs	r5, #16
 8009f7c:	2d10      	cmp	r5, #16
 8009f7e:	f77f af3d 	ble.w	8009dfc <_svfprintf_r+0xfdc>
 8009f82:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009f86:	e00f      	b.n	8009fa8 <_svfprintf_r+0x1188>
 8009f88:	3608      	adds	r6, #8
 8009f8a:	1c43      	adds	r3, r0, #1
 8009f8c:	3410      	adds	r4, #16
 8009f8e:	3d10      	subs	r5, #16
 8009f90:	2b07      	cmp	r3, #7
 8009f92:	f8c6 9000 	str.w	r9, [r6]
 8009f96:	6077      	str	r7, [r6, #4]
 8009f98:	9326      	str	r3, [sp, #152]	; 0x98
 8009f9a:	9427      	str	r4, [sp, #156]	; 0x9c
 8009f9c:	dc28      	bgt.n	8009ff0 <_svfprintf_r+0x11d0>
 8009f9e:	3608      	adds	r6, #8
 8009fa0:	3d10      	subs	r5, #16
 8009fa2:	2d10      	cmp	r5, #16
 8009fa4:	f77f af2a 	ble.w	8009dfc <_svfprintf_r+0xfdc>
 8009fa8:	1c58      	adds	r0, r3, #1
 8009faa:	3410      	adds	r4, #16
 8009fac:	2807      	cmp	r0, #7
 8009fae:	f8c6 9000 	str.w	r9, [r6]
 8009fb2:	6077      	str	r7, [r6, #4]
 8009fb4:	9427      	str	r4, [sp, #156]	; 0x9c
 8009fb6:	9026      	str	r0, [sp, #152]	; 0x98
 8009fb8:	dde6      	ble.n	8009f88 <_svfprintf_r+0x1168>
 8009fba:	4640      	mov	r0, r8
 8009fbc:	4659      	mov	r1, fp
 8009fbe:	aa25      	add	r2, sp, #148	; 0x94
 8009fc0:	f003 ff8a 	bl	800ded8 <__ssprint_r>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	f47f a8ee 	bne.w	80091a6 <_svfprintf_r+0x386>
 8009fca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009fcc:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009fce:	ae32      	add	r6, sp, #200	; 0xc8
 8009fd0:	e7db      	b.n	8009f8a <_svfprintf_r+0x116a>
 8009fd2:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009fd4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fd6:	1c42      	adds	r2, r0, #1
 8009fd8:	1864      	adds	r4, r4, r1
 8009fda:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009fdc:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009fde:	2a07      	cmp	r2, #7
 8009fe0:	6031      	str	r1, [r6, #0]
 8009fe2:	6070      	str	r0, [r6, #4]
 8009fe4:	9427      	str	r4, [sp, #156]	; 0x9c
 8009fe6:	9226      	str	r2, [sp, #152]	; 0x98
 8009fe8:	f300 82b6 	bgt.w	800a558 <_svfprintf_r+0x1738>
 8009fec:	3608      	adds	r6, #8
 8009fee:	e782      	b.n	8009ef6 <_svfprintf_r+0x10d6>
 8009ff0:	4640      	mov	r0, r8
 8009ff2:	4659      	mov	r1, fp
 8009ff4:	aa25      	add	r2, sp, #148	; 0x94
 8009ff6:	f003 ff6f 	bl	800ded8 <__ssprint_r>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	f47f a8d3 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a000:	ae32      	add	r6, sp, #200	; 0xc8
 800a002:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a004:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a006:	e7cb      	b.n	8009fa0 <_svfprintf_r+0x1180>
 800a008:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a00a:	4659      	mov	r1, fp
 800a00c:	aa25      	add	r2, sp, #148	; 0x94
 800a00e:	9306      	str	r3, [sp, #24]
 800a010:	f8cd c01c 	str.w	ip, [sp, #28]
 800a014:	f003 ff60 	bl	800ded8 <__ssprint_r>
 800a018:	9b06      	ldr	r3, [sp, #24]
 800a01a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800a01e:	2800      	cmp	r0, #0
 800a020:	f47f a8c1 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a024:	ae32      	add	r6, sp, #200	; 0xc8
 800a026:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a028:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a02a:	e4d3      	b.n	80099d4 <_svfprintf_r+0xbb4>
 800a02c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a02e:	07d2      	lsls	r2, r2, #31
 800a030:	f53f ab83 	bmi.w	800973a <_svfprintf_r+0x91a>
 800a034:	6037      	str	r7, [r6, #0]
 800a036:	2001      	movs	r0, #1
 800a038:	f7ff bba3 	b.w	8009782 <_svfprintf_r+0x962>
 800a03c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a03e:	4659      	mov	r1, fp
 800a040:	aa25      	add	r2, sp, #148	; 0x94
 800a042:	9306      	str	r3, [sp, #24]
 800a044:	f003 ff48 	bl	800ded8 <__ssprint_r>
 800a048:	9b06      	ldr	r3, [sp, #24]
 800a04a:	2800      	cmp	r0, #0
 800a04c:	f47f a8ab 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a050:	ae32      	add	r6, sp, #200	; 0xc8
 800a052:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a054:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a056:	e4ce      	b.n	80099f6 <_svfprintf_r+0xbd6>
 800a058:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a05a:	4659      	mov	r1, fp
 800a05c:	aa25      	add	r2, sp, #148	; 0x94
 800a05e:	f003 ff3b 	bl	800ded8 <__ssprint_r>
 800a062:	2800      	cmp	r0, #0
 800a064:	f47f a89f 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a068:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a06a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a06c:	ae32      	add	r6, sp, #200	; 0xc8
 800a06e:	f7ff bb6d 	b.w	800974c <_svfprintf_r+0x92c>
 800a072:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a074:	4659      	mov	r1, fp
 800a076:	aa25      	add	r2, sp, #148	; 0x94
 800a078:	f003 ff2e 	bl	800ded8 <__ssprint_r>
 800a07c:	2800      	cmp	r0, #0
 800a07e:	f47f a892 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a082:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a084:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a086:	ae32      	add	r6, sp, #200	; 0xc8
 800a088:	f7ff bb6c 	b.w	8009764 <_svfprintf_r+0x944>
 800a08c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a08e:	970e      	str	r7, [sp, #56]	; 0x38
 800a090:	af32      	add	r7, sp, #200	; 0xc8
 800a092:	f7fe bfeb 	b.w	800906c <_svfprintf_r+0x24c>
 800a096:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a098:	4659      	mov	r1, fp
 800a09a:	aa25      	add	r2, sp, #148	; 0x94
 800a09c:	f003 ff1c 	bl	800ded8 <__ssprint_r>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	f47f a880 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a0a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a0a8:	ae32      	add	r6, sp, #200	; 0xc8
 800a0aa:	f7ff ba49 	b.w	8009540 <_svfprintf_r+0x720>
 800a0ae:	f7fd faf5 	bl	800769c <__fpclassifyd>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	f040 80e4 	bne.w	800a280 <_svfprintf_r+0x1460>
 800a0b8:	2703      	movs	r7, #3
 800a0ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0bc:	4b27      	ldr	r3, [pc, #156]	; (800a15c <_svfprintf_r+0x133c>)
 800a0be:	970b      	str	r7, [sp, #44]	; 0x2c
 800a0c0:	4f27      	ldr	r7, [pc, #156]	; (800a160 <_svfprintf_r+0x1340>)
 800a0c2:	f022 0180 	bic.w	r1, r2, #128	; 0x80
 800a0c6:	2403      	movs	r4, #3
 800a0c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a0cc:	bfd8      	it	le
 800a0ce:	461f      	movle	r7, r3
 800a0d0:	9012      	str	r0, [sp, #72]	; 0x48
 800a0d2:	9109      	str	r1, [sp, #36]	; 0x24
 800a0d4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a0d8:	940e      	str	r4, [sp, #56]	; 0x38
 800a0da:	9015      	str	r0, [sp, #84]	; 0x54
 800a0dc:	f7fe bfd1 	b.w	8009082 <_svfprintf_r+0x262>
 800a0e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0e2:	064b      	lsls	r3, r1, #25
 800a0e4:	f140 81b2 	bpl.w	800a44c <_svfprintf_r+0x162c>
 800a0e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	1d11      	adds	r1, r2, #4
 800a0ee:	8814      	ldrh	r4, [r2, #0]
 800a0f0:	2500      	movs	r5, #0
 800a0f2:	9110      	str	r1, [sp, #64]	; 0x40
 800a0f4:	f7ff b882 	b.w	80091fc <_svfprintf_r+0x3dc>
 800a0f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a0fa:	06f8      	lsls	r0, r7, #27
 800a0fc:	f140 81ab 	bpl.w	800a456 <_svfprintf_r+0x1636>
 800a100:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800a102:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a104:	6821      	ldr	r1, [r4, #0]
 800a106:	1d27      	adds	r7, r4, #4
 800a108:	9710      	str	r7, [sp, #64]	; 0x40
 800a10a:	600a      	str	r2, [r1, #0]
 800a10c:	f7fe beb2 	b.w	8008e74 <_svfprintf_r+0x54>
 800a110:	f89a 8000 	ldrb.w	r8, [sl]
 800a114:	f7fe bee5 	b.w	8008ee2 <_svfprintf_r+0xc2>
 800a118:	4a0f      	ldr	r2, [pc, #60]	; (800a158 <_svfprintf_r+0x1338>)
 800a11a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a11c:	920e      	str	r2, [sp, #56]	; 0x38
 800a11e:	1c5a      	adds	r2, r3, #1
 800a120:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a122:	1964      	adds	r4, r4, r5
 800a124:	2a07      	cmp	r2, #7
 800a126:	e886 0022 	stmia.w	r6, {r1, r5}
 800a12a:	9427      	str	r4, [sp, #156]	; 0x9c
 800a12c:	9226      	str	r2, [sp, #152]	; 0x98
 800a12e:	f73f aecf 	bgt.w	8009ed0 <_svfprintf_r+0x10b0>
 800a132:	3608      	adds	r6, #8
 800a134:	e6d6      	b.n	8009ee4 <_svfprintf_r+0x10c4>
 800a136:	4908      	ldr	r1, [pc, #32]	; (800a158 <_svfprintf_r+0x1338>)
 800a138:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a13a:	910a      	str	r1, [sp, #40]	; 0x28
 800a13c:	f7ff ba70 	b.w	8009620 <_svfprintf_r+0x800>
 800a140:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a142:	4659      	mov	r1, fp
 800a144:	aa25      	add	r2, sp, #148	; 0x94
 800a146:	f003 fec7 	bl	800ded8 <__ssprint_r>
 800a14a:	2800      	cmp	r0, #0
 800a14c:	f47f a82b 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a150:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a152:	ae32      	add	r6, sp, #200	; 0xc8
 800a154:	f7ff bbab 	b.w	80098ae <_svfprintf_r+0xa8e>
 800a158:	0800e5fc 	.word	0x0800e5fc
 800a15c:	0800e5c0 	.word	0x0800e5c0
 800a160:	0800e5c4 	.word	0x0800e5c4
 800a164:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a166:	4bb7      	ldr	r3, [pc, #732]	; (800a444 <_svfprintf_r+0x1624>)
 800a168:	1c48      	adds	r0, r1, #1
 800a16a:	3401      	adds	r4, #1
 800a16c:	2101      	movs	r1, #1
 800a16e:	2807      	cmp	r0, #7
 800a170:	6033      	str	r3, [r6, #0]
 800a172:	6071      	str	r1, [r6, #4]
 800a174:	9427      	str	r4, [sp, #156]	; 0x9c
 800a176:	9026      	str	r0, [sp, #152]	; 0x98
 800a178:	f300 8149 	bgt.w	800a40e <_svfprintf_r+0x15ee>
 800a17c:	3608      	adds	r6, #8
 800a17e:	b92a      	cbnz	r2, 800a18c <_svfprintf_r+0x136c>
 800a180:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a182:	b918      	cbnz	r0, 800a18c <_svfprintf_r+0x136c>
 800a184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a186:	07d8      	lsls	r0, r3, #31
 800a188:	f57f aa66 	bpl.w	8009658 <_svfprintf_r+0x838>
 800a18c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a18e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a190:	1c43      	adds	r3, r0, #1
 800a192:	1864      	adds	r4, r4, r1
 800a194:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a196:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a198:	2b07      	cmp	r3, #7
 800a19a:	6031      	str	r1, [r6, #0]
 800a19c:	6070      	str	r0, [r6, #4]
 800a19e:	9427      	str	r4, [sp, #156]	; 0x9c
 800a1a0:	9326      	str	r3, [sp, #152]	; 0x98
 800a1a2:	f300 82c7 	bgt.w	800a734 <_svfprintf_r+0x1914>
 800a1a6:	3608      	adds	r6, #8
 800a1a8:	f1c2 0800 	rsb	r8, r2, #0
 800a1ac:	f1b8 0f00 	cmp.w	r8, #0
 800a1b0:	f340 817a 	ble.w	800a4a8 <_svfprintf_r+0x1688>
 800a1b4:	f1b8 0f10 	cmp.w	r8, #16
 800a1b8:	f340 81da 	ble.w	800a570 <_svfprintf_r+0x1750>
 800a1bc:	2510      	movs	r5, #16
 800a1be:	3301      	adds	r3, #1
 800a1c0:	f1a8 0211 	sub.w	r2, r8, #17
 800a1c4:	48a0      	ldr	r0, [pc, #640]	; (800a448 <_svfprintf_r+0x1628>)
 800a1c6:	1964      	adds	r4, r4, r5
 800a1c8:	f3c2 1100 	ubfx	r1, r2, #4, #1
 800a1cc:	2b07      	cmp	r3, #7
 800a1ce:	f8c6 9000 	str.w	r9, [r6]
 800a1d2:	6075      	str	r5, [r6, #4]
 800a1d4:	900a      	str	r0, [sp, #40]	; 0x28
 800a1d6:	9427      	str	r4, [sp, #156]	; 0x9c
 800a1d8:	9326      	str	r3, [sp, #152]	; 0x98
 800a1da:	910e      	str	r1, [sp, #56]	; 0x38
 800a1dc:	f300 82da 	bgt.w	800a794 <_svfprintf_r+0x1974>
 800a1e0:	3608      	adds	r6, #8
 800a1e2:	f1a8 0810 	sub.w	r8, r8, #16
 800a1e6:	f1b8 0f10 	cmp.w	r8, #16
 800a1ea:	f340 81c3 	ble.w	800a574 <_svfprintf_r+0x1754>
 800a1ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1f0:	b182      	cbz	r2, 800a214 <_svfprintf_r+0x13f4>
 800a1f2:	3301      	adds	r3, #1
 800a1f4:	3410      	adds	r4, #16
 800a1f6:	2b07      	cmp	r3, #7
 800a1f8:	f8c6 9000 	str.w	r9, [r6]
 800a1fc:	6075      	str	r5, [r6, #4]
 800a1fe:	9427      	str	r4, [sp, #156]	; 0x9c
 800a200:	9326      	str	r3, [sp, #152]	; 0x98
 800a202:	f300 830f 	bgt.w	800a824 <_svfprintf_r+0x1a04>
 800a206:	3608      	adds	r6, #8
 800a208:	f1a8 0810 	sub.w	r8, r8, #16
 800a20c:	f1b8 0f10 	cmp.w	r8, #16
 800a210:	f340 81b0 	ble.w	800a574 <_svfprintf_r+0x1754>
 800a214:	4620      	mov	r0, r4
 800a216:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a218:	e013      	b.n	800a242 <_svfprintf_r+0x1422>
 800a21a:	3608      	adds	r6, #8
 800a21c:	3301      	adds	r3, #1
 800a21e:	3010      	adds	r0, #16
 800a220:	2b07      	cmp	r3, #7
 800a222:	f8c6 9000 	str.w	r9, [r6]
 800a226:	6075      	str	r5, [r6, #4]
 800a228:	f1a8 0810 	sub.w	r8, r8, #16
 800a22c:	9027      	str	r0, [sp, #156]	; 0x9c
 800a22e:	9326      	str	r3, [sp, #152]	; 0x98
 800a230:	f300 80fc 	bgt.w	800a42c <_svfprintf_r+0x160c>
 800a234:	3608      	adds	r6, #8
 800a236:	f1a8 0810 	sub.w	r8, r8, #16
 800a23a:	f1b8 0f10 	cmp.w	r8, #16
 800a23e:	f340 8294 	ble.w	800a76a <_svfprintf_r+0x194a>
 800a242:	3301      	adds	r3, #1
 800a244:	3010      	adds	r0, #16
 800a246:	2b07      	cmp	r3, #7
 800a248:	f8c6 9000 	str.w	r9, [r6]
 800a24c:	6075      	str	r5, [r6, #4]
 800a24e:	9027      	str	r0, [sp, #156]	; 0x9c
 800a250:	9326      	str	r3, [sp, #152]	; 0x98
 800a252:	dde2      	ble.n	800a21a <_svfprintf_r+0x13fa>
 800a254:	4620      	mov	r0, r4
 800a256:	4659      	mov	r1, fp
 800a258:	aa25      	add	r2, sp, #148	; 0x94
 800a25a:	f003 fe3d 	bl	800ded8 <__ssprint_r>
 800a25e:	2800      	cmp	r0, #0
 800a260:	f47e afa1 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a264:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a266:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a268:	ae32      	add	r6, sp, #200	; 0xc8
 800a26a:	e7d7      	b.n	800a21c <_svfprintf_r+0x13fc>
 800a26c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a26e:	f10a 0a01 	add.w	sl, sl, #1
 800a272:	f044 0720 	orr.w	r7, r4, #32
 800a276:	9709      	str	r7, [sp, #36]	; 0x24
 800a278:	f892 8001 	ldrb.w	r8, [r2, #1]
 800a27c:	f7fe be31 	b.w	8008ee2 <_svfprintf_r+0xc2>
 800a280:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a282:	1c47      	adds	r7, r0, #1
 800a284:	f000 80cf 	beq.w	800a426 <_svfprintf_r+0x1606>
 800a288:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a28c:	f000 824c 	beq.w	800a728 <_svfprintf_r+0x1908>
 800a290:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a294:	f000 8248 	beq.w	800a728 <_svfprintf_r+0x1908>
 800a298:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a29a:	2c00      	cmp	r4, #0
 800a29c:	f440 7780 	orr.w	r7, r0, #256	; 0x100
 800a2a0:	9713      	str	r7, [sp, #76]	; 0x4c
 800a2a2:	f2c0 826b 	blt.w	800a77c <_svfprintf_r+0x195c>
 800a2a6:	2100      	movs	r1, #0
 800a2a8:	9112      	str	r1, [sp, #72]	; 0x48
 800a2aa:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a2ae:	f000 820b 	beq.w	800a6c8 <_svfprintf_r+0x18a8>
 800a2b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a2b6:	f000 8207 	beq.w	800a6c8 <_svfprintf_r+0x18a8>
 800a2ba:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a2be:	f000 8262 	beq.w	800a786 <_svfprintf_r+0x1966>
 800a2c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a2c6:	f000 825e 	beq.w	800a786 <_svfprintf_r+0x1966>
 800a2ca:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 800a2ce:	2102      	movs	r1, #2
 800a2d0:	e88d 1002 	stmia.w	sp, {r1, ip}
 800a2d4:	a81e      	add	r0, sp, #120	; 0x78
 800a2d6:	af1f      	add	r7, sp, #124	; 0x7c
 800a2d8:	a920      	add	r1, sp, #128	; 0x80
 800a2da:	9002      	str	r0, [sp, #8]
 800a2dc:	9703      	str	r7, [sp, #12]
 800a2de:	462a      	mov	r2, r5
 800a2e0:	4623      	mov	r3, r4
 800a2e2:	9104      	str	r1, [sp, #16]
 800a2e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a2e6:	f8cd c01c 	str.w	ip, [sp, #28]
 800a2ea:	f000 fcbd 	bl	800ac68 <_dtoa_r>
 800a2ee:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a2f2:	4607      	mov	r7, r0
 800a2f4:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800a2f8:	d002      	beq.n	800a300 <_svfprintf_r+0x14e0>
 800a2fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a2fe:	d103      	bne.n	800a308 <_svfprintf_r+0x14e8>
 800a300:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a302:	07d0      	lsls	r0, r2, #31
 800a304:	f140 8243 	bpl.w	800a78e <_svfprintf_r+0x196e>
 800a308:	eb07 030c 	add.w	r3, r7, ip
 800a30c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a310:	930b      	str	r3, [sp, #44]	; 0x2c
 800a312:	f000 81ee 	beq.w	800a6f2 <_svfprintf_r+0x18d2>
 800a316:	4628      	mov	r0, r5
 800a318:	4621      	mov	r1, r4
 800a31a:	2200      	movs	r2, #0
 800a31c:	2300      	movs	r3, #0
 800a31e:	f7f6 fa93 	bl	8000848 <__aeabi_dcmpeq>
 800a322:	bb00      	cbnz	r0, 800a366 <_svfprintf_r+0x1546>
 800a324:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a326:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a328:	4294      	cmp	r4, r2
 800a32a:	f240 82d8 	bls.w	800a8de <_svfprintf_r+0x1abe>
 800a32e:	4613      	mov	r3, r2
 800a330:	2130      	movs	r1, #48	; 0x30
 800a332:	43d0      	mvns	r0, r2
 800a334:	f803 1b01 	strb.w	r1, [r3], #1
 800a338:	1820      	adds	r0, r4, r0
 800a33a:	42a3      	cmp	r3, r4
 800a33c:	9320      	str	r3, [sp, #128]	; 0x80
 800a33e:	f000 0001 	and.w	r0, r0, #1
 800a342:	d00f      	beq.n	800a364 <_svfprintf_r+0x1544>
 800a344:	b128      	cbz	r0, 800a352 <_svfprintf_r+0x1532>
 800a346:	7051      	strb	r1, [r2, #1]
 800a348:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a34a:	3301      	adds	r3, #1
 800a34c:	4293      	cmp	r3, r2
 800a34e:	9320      	str	r3, [sp, #128]	; 0x80
 800a350:	d008      	beq.n	800a364 <_svfprintf_r+0x1544>
 800a352:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a354:	4618      	mov	r0, r3
 800a356:	f800 1b01 	strb.w	r1, [r0], #1
 800a35a:	7059      	strb	r1, [r3, #1]
 800a35c:	1c43      	adds	r3, r0, #1
 800a35e:	42a3      	cmp	r3, r4
 800a360:	9320      	str	r3, [sp, #128]	; 0x80
 800a362:	d1f7      	bne.n	800a354 <_svfprintf_r+0x1534>
 800a364:	930b      	str	r3, [sp, #44]	; 0x2c
 800a366:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a368:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a36c:	ebc7 0301 	rsb	r3, r7, r1
 800a370:	9311      	str	r3, [sp, #68]	; 0x44
 800a372:	f000 8166 	beq.w	800a642 <_svfprintf_r+0x1822>
 800a376:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a37a:	f000 8162 	beq.w	800a642 <_svfprintf_r+0x1822>
 800a37e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a382:	f040 82b8 	bne.w	800a8f6 <_svfprintf_r+0x1ad6>
 800a386:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a388:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a38a:	2a00      	cmp	r2, #0
 800a38c:	f340 8288 	ble.w	800a8a0 <_svfprintf_r+0x1a80>
 800a390:	2c00      	cmp	r4, #0
 800a392:	f040 8253 	bne.w	800a83c <_svfprintf_r+0x1a1c>
 800a396:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a398:	07c8      	lsls	r0, r1, #31
 800a39a:	f100 824f 	bmi.w	800a83c <_svfprintf_r+0x1a1c>
 800a39e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a3a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3a4:	920e      	str	r2, [sp, #56]	; 0x38
 800a3a6:	9215      	str	r2, [sp, #84]	; 0x54
 800a3a8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a3aa:	2900      	cmp	r1, #0
 800a3ac:	f000 8143 	beq.w	800a636 <_svfprintf_r+0x1816>
 800a3b0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a3b2:	222d      	movs	r2, #45	; 0x2d
 800a3b4:	2100      	movs	r1, #0
 800a3b6:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800a3ba:	9009      	str	r0, [sp, #36]	; 0x24
 800a3bc:	9112      	str	r1, [sp, #72]	; 0x48
 800a3be:	f7fe be61 	b.w	8009084 <_svfprintf_r+0x264>
 800a3c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a3c4:	4659      	mov	r1, fp
 800a3c6:	aa25      	add	r2, sp, #148	; 0x94
 800a3c8:	f003 fd86 	bl	800ded8 <__ssprint_r>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	f47e aeea 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a3d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a3d4:	ae32      	add	r6, sp, #200	; 0xc8
 800a3d6:	f7ff ba80 	b.w	80098da <_svfprintf_r+0xaba>
 800a3da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3dc:	9510      	str	r5, [sp, #64]	; 0x40
 800a3de:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800a3e2:	920b      	str	r2, [sp, #44]	; 0x2c
 800a3e4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a3e8:	9415      	str	r4, [sp, #84]	; 0x54
 800a3ea:	f7fe be4a 	b.w	8009082 <_svfprintf_r+0x262>
 800a3ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a3f0:	2140      	movs	r1, #64	; 0x40
 800a3f2:	f7fc fddf 	bl	8006fb4 <_malloc_r>
 800a3f6:	f8cb 0000 	str.w	r0, [fp]
 800a3fa:	f8cb 0010 	str.w	r0, [fp, #16]
 800a3fe:	2800      	cmp	r0, #0
 800a400:	f000 8272 	beq.w	800a8e8 <_svfprintf_r+0x1ac8>
 800a404:	2640      	movs	r6, #64	; 0x40
 800a406:	f8cb 6014 	str.w	r6, [fp, #20]
 800a40a:	f7fe bd26 	b.w	8008e5a <_svfprintf_r+0x3a>
 800a40e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a410:	4659      	mov	r1, fp
 800a412:	aa25      	add	r2, sp, #148	; 0x94
 800a414:	f003 fd60 	bl	800ded8 <__ssprint_r>
 800a418:	2800      	cmp	r0, #0
 800a41a:	f47e aec4 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a41e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a420:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a422:	ae32      	add	r6, sp, #200	; 0xc8
 800a424:	e6ab      	b.n	800a17e <_svfprintf_r+0x135e>
 800a426:	2206      	movs	r2, #6
 800a428:	920a      	str	r2, [sp, #40]	; 0x28
 800a42a:	e735      	b.n	800a298 <_svfprintf_r+0x1478>
 800a42c:	4620      	mov	r0, r4
 800a42e:	4659      	mov	r1, fp
 800a430:	aa25      	add	r2, sp, #148	; 0x94
 800a432:	f003 fd51 	bl	800ded8 <__ssprint_r>
 800a436:	2800      	cmp	r0, #0
 800a438:	f47e aeb5 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a43c:	ae32      	add	r6, sp, #200	; 0xc8
 800a43e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a440:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a442:	e6f8      	b.n	800a236 <_svfprintf_r+0x1416>
 800a444:	0800e5f8 	.word	0x0800e5f8
 800a448:	0800e5fc 	.word	0x0800e5fc
 800a44c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a44e:	6805      	ldr	r5, [r0, #0]
 800a450:	4607      	mov	r7, r0
 800a452:	f7fe bdb6 	b.w	8008fc2 <_svfprintf_r+0x1a2>
 800a456:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a458:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a45a:	6813      	ldr	r3, [r2, #0]
 800a45c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800a45e:	1d10      	adds	r0, r2, #4
 800a460:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a464:	9010      	str	r0, [sp, #64]	; 0x40
 800a466:	bf14      	ite	ne
 800a468:	801f      	strhne	r7, [r3, #0]
 800a46a:	601f      	streq	r7, [r3, #0]
 800a46c:	f7fe bd02 	b.w	8008e74 <_svfprintf_r+0x54>
 800a470:	4614      	mov	r4, r2
 800a472:	f7ff bb0b 	b.w	8009a8c <_svfprintf_r+0xc6c>
 800a476:	f7fb fba3 	bl	8005bc0 <strlen>
 800a47a:	9412      	str	r4, [sp, #72]	; 0x48
 800a47c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a47e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
 800a482:	900e      	str	r0, [sp, #56]	; 0x38
 800a484:	920b      	str	r2, [sp, #44]	; 0x2c
 800a486:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a48a:	9510      	str	r5, [sp, #64]	; 0x40
 800a48c:	9415      	str	r4, [sp, #84]	; 0x54
 800a48e:	f7fe bdf8 	b.w	8009082 <_svfprintf_r+0x262>
 800a492:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a494:	4659      	mov	r1, fp
 800a496:	aa25      	add	r2, sp, #148	; 0x94
 800a498:	f003 fd1e 	bl	800ded8 <__ssprint_r>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	f47e ae82 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a4a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a4a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a4a6:	ae32      	add	r6, sp, #200	; 0xc8
 800a4a8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a4aa:	1c5a      	adds	r2, r3, #1
 800a4ac:	1864      	adds	r4, r4, r1
 800a4ae:	2a07      	cmp	r2, #7
 800a4b0:	6037      	str	r7, [r6, #0]
 800a4b2:	6071      	str	r1, [r6, #4]
 800a4b4:	9427      	str	r4, [sp, #156]	; 0x9c
 800a4b6:	9226      	str	r2, [sp, #152]	; 0x98
 800a4b8:	f77f a8cd 	ble.w	8009656 <_svfprintf_r+0x836>
 800a4bc:	f7ff b973 	b.w	80097a6 <_svfprintf_r+0x986>
 800a4c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a4c2:	4659      	mov	r1, fp
 800a4c4:	aa25      	add	r2, sp, #148	; 0x94
 800a4c6:	9306      	str	r3, [sp, #24]
 800a4c8:	f003 fd06 	bl	800ded8 <__ssprint_r>
 800a4cc:	9b06      	ldr	r3, [sp, #24]
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	f47e ae69 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a4d4:	ae32      	add	r6, sp, #200	; 0xc8
 800a4d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a4d8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a4da:	e441      	b.n	8009d60 <_svfprintf_r+0xf40>
 800a4dc:	460c      	mov	r4, r1
 800a4de:	e61e      	b.n	800a11e <_svfprintf_r+0x12fe>
 800a4e0:	4ca3      	ldr	r4, [pc, #652]	; (800a770 <_svfprintf_r+0x1950>)
 800a4e2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a4e4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a4e6:	941b      	str	r4, [sp, #108]	; 0x6c
 800a4e8:	f7fe bff9 	b.w	80094de <_svfprintf_r+0x6be>
 800a4ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a4ee:	4659      	mov	r1, fp
 800a4f0:	aa25      	add	r2, sp, #148	; 0x94
 800a4f2:	f003 fcf1 	bl	800ded8 <__ssprint_r>
 800a4f6:	2800      	cmp	r0, #0
 800a4f8:	f47e ae55 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a4fc:	ae32      	add	r6, sp, #200	; 0xc8
 800a4fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a500:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a502:	e43e      	b.n	8009d82 <_svfprintf_r+0xf62>
 800a504:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a506:	4659      	mov	r1, fp
 800a508:	aa25      	add	r2, sp, #148	; 0x94
 800a50a:	f8cd c01c 	str.w	ip, [sp, #28]
 800a50e:	f003 fce3 	bl	800ded8 <__ssprint_r>
 800a512:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800a516:	2800      	cmp	r0, #0
 800a518:	f47e ae45 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a51c:	ae32      	add	r6, sp, #200	; 0xc8
 800a51e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a520:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a522:	f7ff bba1 	b.w	8009c68 <_svfprintf_r+0xe48>
 800a526:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a528:	4659      	mov	r1, fp
 800a52a:	aa25      	add	r2, sp, #148	; 0x94
 800a52c:	f003 fcd4 	bl	800ded8 <__ssprint_r>
 800a530:	2800      	cmp	r0, #0
 800a532:	f47e ae38 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a536:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a538:	ae32      	add	r6, sp, #200	; 0xc8
 800a53a:	f7ff bb76 	b.w	8009c2a <_svfprintf_r+0xe0a>
 800a53e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a540:	4659      	mov	r1, fp
 800a542:	aa25      	add	r2, sp, #148	; 0x94
 800a544:	f003 fcc8 	bl	800ded8 <__ssprint_r>
 800a548:	2800      	cmp	r0, #0
 800a54a:	f47e ae2c 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a54e:	ae32      	add	r6, sp, #200	; 0xc8
 800a550:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a552:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a554:	f7ff b9dd 	b.w	8009912 <_svfprintf_r+0xaf2>
 800a558:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a55a:	4659      	mov	r1, fp
 800a55c:	aa25      	add	r2, sp, #148	; 0x94
 800a55e:	f003 fcbb 	bl	800ded8 <__ssprint_r>
 800a562:	2800      	cmp	r0, #0
 800a564:	f47e ae1f 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a568:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a56a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a56c:	ae32      	add	r6, sp, #200	; 0xc8
 800a56e:	e4c2      	b.n	8009ef6 <_svfprintf_r+0x10d6>
 800a570:	4980      	ldr	r1, [pc, #512]	; (800a774 <_svfprintf_r+0x1954>)
 800a572:	910a      	str	r1, [sp, #40]	; 0x28
 800a574:	3301      	adds	r3, #1
 800a576:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a578:	4444      	add	r4, r8
 800a57a:	2b07      	cmp	r3, #7
 800a57c:	e886 0102 	stmia.w	r6, {r1, r8}
 800a580:	9427      	str	r4, [sp, #156]	; 0x9c
 800a582:	9326      	str	r3, [sp, #152]	; 0x98
 800a584:	dc85      	bgt.n	800a492 <_svfprintf_r+0x1672>
 800a586:	3608      	adds	r6, #8
 800a588:	e78e      	b.n	800a4a8 <_svfprintf_r+0x1688>
 800a58a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a58c:	4659      	mov	r1, fp
 800a58e:	aa25      	add	r2, sp, #148	; 0x94
 800a590:	f003 fca2 	bl	800ded8 <__ssprint_r>
 800a594:	2800      	cmp	r0, #0
 800a596:	f47e ae06 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a59a:	ae32      	add	r6, sp, #200	; 0xc8
 800a59c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a59e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a5a0:	f7ff b9c9 	b.w	8009936 <_svfprintf_r+0xb16>
 800a5a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a5a6:	4659      	mov	r1, fp
 800a5a8:	aa25      	add	r2, sp, #148	; 0x94
 800a5aa:	f003 fc95 	bl	800ded8 <__ssprint_r>
 800a5ae:	2800      	cmp	r0, #0
 800a5b0:	f47e adf9 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a5b4:	ae32      	add	r6, sp, #200	; 0xc8
 800a5b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a5b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a5ba:	f7ff bb68 	b.w	8009c8e <_svfprintf_r+0xe6e>
 800a5be:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a5c0:	4659      	mov	r1, fp
 800a5c2:	aa25      	add	r2, sp, #148	; 0x94
 800a5c4:	f003 fc88 	bl	800ded8 <__ssprint_r>
 800a5c8:	2800      	cmp	r0, #0
 800a5ca:	f47e adec 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a5ce:	ae32      	add	r6, sp, #200	; 0xc8
 800a5d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a5d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a5d4:	e4bf      	b.n	8009f56 <_svfprintf_r+0x1136>
 800a5d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a5d8:	4659      	mov	r1, fp
 800a5da:	aa25      	add	r2, sp, #148	; 0x94
 800a5dc:	f003 fc7c 	bl	800ded8 <__ssprint_r>
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	f47e ade0 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a5e6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a5e8:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 800a5ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a5ec:	1bf3      	subs	r3, r6, r7
 800a5ee:	ae32      	add	r6, sp, #200	; 0xc8
 800a5f0:	e495      	b.n	8009f1e <_svfprintf_r+0x10fe>
 800a5f2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a5f4:	9510      	str	r5, [sp, #64]	; 0x40
 800a5f6:	2f06      	cmp	r7, #6
 800a5f8:	bf28      	it	cs
 800a5fa:	2706      	movcs	r7, #6
 800a5fc:	ea27 71e7 	bic.w	r1, r7, r7, asr #31
 800a600:	970e      	str	r7, [sp, #56]	; 0x38
 800a602:	910b      	str	r1, [sp, #44]	; 0x2c
 800a604:	4f5c      	ldr	r7, [pc, #368]	; (800a778 <_svfprintf_r+0x1958>)
 800a606:	f7fe be69 	b.w	80092dc <_svfprintf_r+0x4bc>
 800a60a:	4a59      	ldr	r2, [pc, #356]	; (800a770 <_svfprintf_r+0x1950>)
 800a60c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a60e:	9209      	str	r2, [sp, #36]	; 0x24
 800a610:	f7ff b8f6 	b.w	8009800 <_svfprintf_r+0x9e0>
 800a614:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a616:	4659      	mov	r1, fp
 800a618:	aa25      	add	r2, sp, #148	; 0x94
 800a61a:	f003 fc5d 	bl	800ded8 <__ssprint_r>
 800a61e:	2800      	cmp	r0, #0
 800a620:	f47e adc1 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a624:	ae32      	add	r6, sp, #200	; 0xc8
 800a626:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a628:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a62a:	e4a6      	b.n	8009f7a <_svfprintf_r+0x115a>
 800a62c:	232d      	movs	r3, #45	; 0x2d
 800a62e:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 800a632:	f7fe be05 	b.w	8009240 <_svfprintf_r+0x420>
 800a636:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a638:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a63c:	9409      	str	r4, [sp, #36]	; 0x24
 800a63e:	f7fe bd20 	b.w	8009082 <_svfprintf_r+0x262>
 800a642:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a644:	1cd1      	adds	r1, r2, #3
 800a646:	4610      	mov	r0, r2
 800a648:	db02      	blt.n	800a650 <_svfprintf_r+0x1830>
 800a64a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a64c:	4294      	cmp	r4, r2
 800a64e:	da28      	bge.n	800a6a2 <_svfprintf_r+0x1882>
 800a650:	f1a8 0802 	sub.w	r8, r8, #2
 800a654:	1e43      	subs	r3, r0, #1
 800a656:	2b00      	cmp	r3, #0
 800a658:	931e      	str	r3, [sp, #120]	; 0x78
 800a65a:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 800a65e:	f2c0 8132 	blt.w	800a8c6 <_svfprintf_r+0x1aa6>
 800a662:	222b      	movs	r2, #43	; 0x2b
 800a664:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 800a668:	2b09      	cmp	r3, #9
 800a66a:	f300 809f 	bgt.w	800a7ac <_svfprintf_r+0x198c>
 800a66e:	3330      	adds	r3, #48	; 0x30
 800a670:	2030      	movs	r0, #48	; 0x30
 800a672:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 800a676:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800a67a:	a922      	add	r1, sp, #136	; 0x88
 800a67c:	aa21      	add	r2, sp, #132	; 0x84
 800a67e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a680:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a682:	1a88      	subs	r0, r1, r2
 800a684:	1819      	adds	r1, r3, r0
 800a686:	2c01      	cmp	r4, #1
 800a688:	901a      	str	r0, [sp, #104]	; 0x68
 800a68a:	910e      	str	r1, [sp, #56]	; 0x38
 800a68c:	f340 8110 	ble.w	800a8b0 <_svfprintf_r+0x1a90>
 800a690:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a692:	2300      	movs	r3, #0
 800a694:	1c62      	adds	r2, r4, #1
 800a696:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800a69a:	920e      	str	r2, [sp, #56]	; 0x38
 800a69c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a69e:	9315      	str	r3, [sp, #84]	; 0x54
 800a6a0:	e682      	b.n	800a3a8 <_svfprintf_r+0x1588>
 800a6a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a6a4:	428a      	cmp	r2, r1
 800a6a6:	db52      	blt.n	800a74e <_svfprintf_r+0x192e>
 800a6a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6aa:	07cb      	lsls	r3, r1, #31
 800a6ac:	f100 80df 	bmi.w	800a86e <_svfprintf_r+0x1a4e>
 800a6b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a6b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6b6:	920e      	str	r2, [sp, #56]	; 0x38
 800a6b8:	f04f 0867 	mov.w	r8, #103	; 0x67
 800a6bc:	e673      	b.n	800a3a6 <_svfprintf_r+0x1586>
 800a6be:	4b2d      	ldr	r3, [pc, #180]	; (800a774 <_svfprintf_r+0x1954>)
 800a6c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a6c2:	930a      	str	r3, [sp, #40]	; 0x28
 800a6c4:	f7ff b9d4 	b.w	8009a70 <_svfprintf_r+0xc50>
 800a6c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a6ca:	2003      	movs	r0, #3
 800a6cc:	9000      	str	r0, [sp, #0]
 800a6ce:	9701      	str	r7, [sp, #4]
 800a6d0:	a91e      	add	r1, sp, #120	; 0x78
 800a6d2:	a81f      	add	r0, sp, #124	; 0x7c
 800a6d4:	af20      	add	r7, sp, #128	; 0x80
 800a6d6:	462a      	mov	r2, r5
 800a6d8:	4623      	mov	r3, r4
 800a6da:	9003      	str	r0, [sp, #12]
 800a6dc:	9704      	str	r7, [sp, #16]
 800a6de:	9102      	str	r1, [sp, #8]
 800a6e0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a6e2:	f000 fac1 	bl	800ac68 <_dtoa_r>
 800a6e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6e8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 800a6ec:	1883      	adds	r3, r0, r2
 800a6ee:	4607      	mov	r7, r0
 800a6f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6f2:	7839      	ldrb	r1, [r7, #0]
 800a6f4:	2930      	cmp	r1, #48	; 0x30
 800a6f6:	f000 80a9 	beq.w	800a84c <_svfprintf_r+0x1a2c>
 800a6fa:	981e      	ldr	r0, [sp, #120]	; 0x78
 800a6fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6fe:	1813      	adds	r3, r2, r0
 800a700:	930b      	str	r3, [sp, #44]	; 0x2c
 800a702:	e608      	b.n	800a316 <_svfprintf_r+0x14f6>
 800a704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a708:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 800a70c:	9012      	str	r0, [sp, #72]	; 0x48
 800a70e:	910b      	str	r1, [sp, #44]	; 0x2c
 800a710:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a714:	9510      	str	r5, [sp, #64]	; 0x40
 800a716:	920e      	str	r2, [sp, #56]	; 0x38
 800a718:	9015      	str	r0, [sp, #84]	; 0x54
 800a71a:	f7fe bcb2 	b.w	8009082 <_svfprintf_r+0x262>
 800a71e:	2200      	movs	r2, #0
 800a720:	46a2      	mov	sl, r4
 800a722:	920a      	str	r2, [sp, #40]	; 0x28
 800a724:	f7fe bbdf 	b.w	8008ee6 <_svfprintf_r+0xc6>
 800a728:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a72a:	2f00      	cmp	r7, #0
 800a72c:	bf08      	it	eq
 800a72e:	2701      	moveq	r7, #1
 800a730:	970a      	str	r7, [sp, #40]	; 0x28
 800a732:	e5b1      	b.n	800a298 <_svfprintf_r+0x1478>
 800a734:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a736:	4659      	mov	r1, fp
 800a738:	aa25      	add	r2, sp, #148	; 0x94
 800a73a:	f003 fbcd 	bl	800ded8 <__ssprint_r>
 800a73e:	2800      	cmp	r0, #0
 800a740:	f47e ad31 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a744:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a746:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a748:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a74a:	ae32      	add	r6, sp, #200	; 0xc8
 800a74c:	e52c      	b.n	800a1a8 <_svfprintf_r+0x1388>
 800a74e:	2a00      	cmp	r2, #0
 800a750:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a752:	bfd4      	ite	le
 800a754:	f1c2 0002 	rsble	r0, r2, #2
 800a758:	2001      	movgt	r0, #1
 800a75a:	18c0      	adds	r0, r0, r3
 800a75c:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800a760:	900e      	str	r0, [sp, #56]	; 0x38
 800a762:	940b      	str	r4, [sp, #44]	; 0x2c
 800a764:	f04f 0867 	mov.w	r8, #103	; 0x67
 800a768:	e61d      	b.n	800a3a6 <_svfprintf_r+0x1586>
 800a76a:	4604      	mov	r4, r0
 800a76c:	e702      	b.n	800a574 <_svfprintf_r+0x1754>
 800a76e:	bf00      	nop
 800a770:	0800e60c 	.word	0x0800e60c
 800a774:	0800e5fc 	.word	0x0800e5fc
 800a778:	0800e5f0 	.word	0x0800e5f0
 800a77c:	222d      	movs	r2, #45	; 0x2d
 800a77e:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800a782:	9212      	str	r2, [sp, #72]	; 0x48
 800a784:	e591      	b.n	800a2aa <_svfprintf_r+0x148a>
 800a786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a788:	f103 0c01 	add.w	ip, r3, #1
 800a78c:	e59f      	b.n	800a2ce <_svfprintf_r+0x14ae>
 800a78e:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800a790:	940b      	str	r4, [sp, #44]	; 0x2c
 800a792:	e5e8      	b.n	800a366 <_svfprintf_r+0x1546>
 800a794:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a796:	4659      	mov	r1, fp
 800a798:	aa25      	add	r2, sp, #148	; 0x94
 800a79a:	f003 fb9d 	bl	800ded8 <__ssprint_r>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	f47e ad01 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a7a4:	ae32      	add	r6, sp, #200	; 0xc8
 800a7a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a7a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a7aa:	e51a      	b.n	800a1e2 <_svfprintf_r+0x13c2>
 800a7ac:	f246 6567 	movw	r5, #26215	; 0x6667
 800a7b0:	f10d 0092 	add.w	r0, sp, #146	; 0x92
 800a7b4:	f2c6 6566 	movt	r5, #26214	; 0x6666
 800a7b8:	fb85 2403 	smull	r2, r4, r5, r3
 800a7bc:	17da      	asrs	r2, r3, #31
 800a7be:	ebc2 01a4 	rsb	r1, r2, r4, asr #2
 800a7c2:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800a7c6:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
 800a7ca:	4602      	mov	r2, r0
 800a7cc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a7d0:	7010      	strb	r0, [r2, #0]
 800a7d2:	1e50      	subs	r0, r2, #1
 800a7d4:	2909      	cmp	r1, #9
 800a7d6:	460b      	mov	r3, r1
 800a7d8:	dcee      	bgt.n	800a7b8 <_svfprintf_r+0x1998>
 800a7da:	3330      	adds	r3, #48	; 0x30
 800a7dc:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 800a7e0:	b2d9      	uxtb	r1, r3
 800a7e2:	4285      	cmp	r5, r0
 800a7e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a7e8:	d97b      	bls.n	800a8e2 <_svfprintf_r+0x1ac2>
 800a7ea:	1aac      	subs	r4, r5, r2
 800a7ec:	07e4      	lsls	r4, r4, #31
 800a7ee:	f10d 0085 	add.w	r0, sp, #133	; 0x85
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	d50d      	bpl.n	800a812 <_svfprintf_r+0x19f2>
 800a7f6:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 800a7fa:	4613      	mov	r3, r2
 800a7fc:	f10d 0086 	add.w	r0, sp, #134	; 0x86
 800a800:	f813 1b01 	ldrb.w	r1, [r3], #1
 800a804:	e005      	b.n	800a812 <_svfprintf_r+0x19f2>
 800a806:	f813 4b01 	ldrb.w	r4, [r3], #1
 800a80a:	1c48      	adds	r0, r1, #1
 800a80c:	704c      	strb	r4, [r1, #1]
 800a80e:	f813 1b01 	ldrb.w	r1, [r3], #1
 800a812:	7041      	strb	r1, [r0, #1]
 800a814:	1c41      	adds	r1, r0, #1
 800a816:	42ab      	cmp	r3, r5
 800a818:	d1f5      	bne.n	800a806 <_svfprintf_r+0x19e6>
 800a81a:	ac42      	add	r4, sp, #264	; 0x108
 800a81c:	ebc2 0144 	rsb	r1, r2, r4, lsl #1
 800a820:	39f6      	subs	r1, #246	; 0xf6
 800a822:	e72b      	b.n	800a67c <_svfprintf_r+0x185c>
 800a824:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a826:	4659      	mov	r1, fp
 800a828:	aa25      	add	r2, sp, #148	; 0x94
 800a82a:	f003 fb55 	bl	800ded8 <__ssprint_r>
 800a82e:	2800      	cmp	r0, #0
 800a830:	f47e acb9 	bne.w	80091a6 <_svfprintf_r+0x386>
 800a834:	ae32      	add	r6, sp, #200	; 0xc8
 800a836:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a838:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a83a:	e4e5      	b.n	800a208 <_svfprintf_r+0x13e8>
 800a83c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a83e:	1c60      	adds	r0, r4, #1
 800a840:	1811      	adds	r1, r2, r0
 800a842:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
 800a846:	910e      	str	r1, [sp, #56]	; 0x38
 800a848:	930b      	str	r3, [sp, #44]	; 0x2c
 800a84a:	e5ac      	b.n	800a3a6 <_svfprintf_r+0x1586>
 800a84c:	4628      	mov	r0, r5
 800a84e:	4621      	mov	r1, r4
 800a850:	2200      	movs	r2, #0
 800a852:	2300      	movs	r3, #0
 800a854:	f8cd c01c 	str.w	ip, [sp, #28]
 800a858:	f7f5 fff6 	bl	8000848 <__aeabi_dcmpeq>
 800a85c:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800a860:	2800      	cmp	r0, #0
 800a862:	f47f af4a 	bne.w	800a6fa <_svfprintf_r+0x18da>
 800a866:	f1cc 0001 	rsb	r0, ip, #1
 800a86a:	901e      	str	r0, [sp, #120]	; 0x78
 800a86c:	e746      	b.n	800a6fc <_svfprintf_r+0x18dc>
 800a86e:	1c50      	adds	r0, r2, #1
 800a870:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800a874:	900e      	str	r0, [sp, #56]	; 0x38
 800a876:	940b      	str	r4, [sp, #44]	; 0x2c
 800a878:	f04f 0867 	mov.w	r8, #103	; 0x67
 800a87c:	e593      	b.n	800a3a6 <_svfprintf_r+0x1586>
 800a87e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800a880:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a882:	683a      	ldr	r2, [r7, #0]
 800a884:	1d1f      	adds	r7, r3, #4
 800a886:	2a00      	cmp	r2, #0
 800a888:	f89a 8001 	ldrb.w	r8, [sl, #1]
 800a88c:	920a      	str	r2, [sp, #40]	; 0x28
 800a88e:	9710      	str	r7, [sp, #64]	; 0x40
 800a890:	46a2      	mov	sl, r4
 800a892:	f6be ab26 	bge.w	8008ee2 <_svfprintf_r+0xc2>
 800a896:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a89a:	940a      	str	r4, [sp, #40]	; 0x28
 800a89c:	f7fe bb21 	b.w	8008ee2 <_svfprintf_r+0xc2>
 800a8a0:	b9b4      	cbnz	r4, 800a8d0 <_svfprintf_r+0x1ab0>
 800a8a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8a4:	07c1      	lsls	r1, r0, #31
 800a8a6:	d413      	bmi.n	800a8d0 <_svfprintf_r+0x1ab0>
 800a8a8:	2101      	movs	r1, #1
 800a8aa:	910b      	str	r1, [sp, #44]	; 0x2c
 800a8ac:	910e      	str	r1, [sp, #56]	; 0x38
 800a8ae:	e57a      	b.n	800a3a6 <_svfprintf_r+0x1586>
 800a8b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8b2:	f012 0001 	ands.w	r0, r2, #1
 800a8b6:	f47f aeeb 	bne.w	800a690 <_svfprintf_r+0x1870>
 800a8ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8bc:	9015      	str	r0, [sp, #84]	; 0x54
 800a8be:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
 800a8c2:	910b      	str	r1, [sp, #44]	; 0x2c
 800a8c4:	e570      	b.n	800a3a8 <_svfprintf_r+0x1588>
 800a8c6:	212d      	movs	r1, #45	; 0x2d
 800a8c8:	425b      	negs	r3, r3
 800a8ca:	f88d 1085 	strb.w	r1, [sp, #133]	; 0x85
 800a8ce:	e6cb      	b.n	800a668 <_svfprintf_r+0x1848>
 800a8d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8d2:	1c9c      	adds	r4, r3, #2
 800a8d4:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
 800a8d8:	940e      	str	r4, [sp, #56]	; 0x38
 800a8da:	900b      	str	r0, [sp, #44]	; 0x2c
 800a8dc:	e563      	b.n	800a3a6 <_svfprintf_r+0x1586>
 800a8de:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8e0:	e541      	b.n	800a366 <_svfprintf_r+0x1546>
 800a8e2:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 800a8e6:	e6c9      	b.n	800a67c <_svfprintf_r+0x185c>
 800a8e8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a8ea:	200c      	movs	r0, #12
 800a8ec:	6020      	str	r0, [r4, #0]
 800a8ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a8f2:	f7fe bc63 	b.w	80091bc <_svfprintf_r+0x39c>
 800a8f6:	981e      	ldr	r0, [sp, #120]	; 0x78
 800a8f8:	e6ac      	b.n	800a654 <_svfprintf_r+0x1834>
 800a8fa:	bf00      	nop

0800a8fc <__submore>:
 800a8fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a900:	460c      	mov	r4, r1
 800a902:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800a904:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a908:	4299      	cmp	r1, r3
 800a90a:	d014      	beq.n	800a936 <__submore+0x3a>
 800a90c:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800a90e:	0077      	lsls	r7, r6, #1
 800a910:	463a      	mov	r2, r7
 800a912:	f003 f8eb 	bl	800daec <_realloc_r>
 800a916:	4605      	mov	r5, r0
 800a918:	b348      	cbz	r0, 800a96e <__submore+0x72>
 800a91a:	eb00 0806 	add.w	r8, r0, r6
 800a91e:	4640      	mov	r0, r8
 800a920:	4629      	mov	r1, r5
 800a922:	4632      	mov	r2, r6
 800a924:	f002 f95a 	bl	800cbdc <memcpy>
 800a928:	f8c4 8000 	str.w	r8, [r4]
 800a92c:	6325      	str	r5, [r4, #48]	; 0x30
 800a92e:	6367      	str	r7, [r4, #52]	; 0x34
 800a930:	2000      	movs	r0, #0
 800a932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a936:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a93a:	f7fc fb3b 	bl	8006fb4 <_malloc_r>
 800a93e:	4603      	mov	r3, r0
 800a940:	b1a8      	cbz	r0, 800a96e <__submore+0x72>
 800a942:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800a946:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a94a:	6320      	str	r0, [r4, #48]	; 0x30
 800a94c:	6361      	str	r1, [r4, #52]	; 0x34
 800a94e:	f880 23ff 	strb.w	r2, [r0, #1023]	; 0x3ff
 800a952:	f894 0041 	ldrb.w	r0, [r4, #65]	; 0x41
 800a956:	f203 32fd 	addw	r2, r3, #1021	; 0x3fd
 800a95a:	f883 03fe 	strb.w	r0, [r3, #1022]	; 0x3fe
 800a95e:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 800a962:	2000      	movs	r0, #0
 800a964:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
 800a968:	6022      	str	r2, [r4, #0]
 800a96a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a96e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a976:	bf00      	nop

0800a978 <quorem>:
 800a978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97c:	6903      	ldr	r3, [r0, #16]
 800a97e:	690c      	ldr	r4, [r1, #16]
 800a980:	b083      	sub	sp, #12
 800a982:	429c      	cmp	r4, r3
 800a984:	4606      	mov	r6, r0
 800a986:	f300 816b 	bgt.w	800ac60 <quorem+0x2e8>
 800a98a:	1ce0      	adds	r0, r4, #3
 800a98c:	0082      	lsls	r2, r0, #2
 800a98e:	188f      	adds	r7, r1, r2
 800a990:	18b5      	adds	r5, r6, r2
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6868      	ldr	r0, [r5, #4]
 800a996:	1c5a      	adds	r2, r3, #1
 800a998:	fbb0 f5f2 	udiv	r5, r0, r2
 800a99c:	f101 0314 	add.w	r3, r1, #20
 800a9a0:	9301      	str	r3, [sp, #4]
 800a9a2:	3c01      	subs	r4, #1
 800a9a4:	3704      	adds	r7, #4
 800a9a6:	f106 0814 	add.w	r8, r6, #20
 800a9aa:	2d00      	cmp	r5, #0
 800a9ac:	f000 80bf 	beq.w	800ab2e <quorem+0x1b6>
 800a9b0:	694b      	ldr	r3, [r1, #20]
 800a9b2:	f8d8 2000 	ldr.w	r2, [r8]
 800a9b6:	b298      	uxth	r0, r3
 800a9b8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800a9bc:	fb05 f000 	mul.w	r0, r5, r0
 800a9c0:	fb05 f30c 	mul.w	r3, r5, ip
 800a9c4:	eb03 4c10 	add.w	ip, r3, r0, lsr #16
 800a9c8:	fa1f fe8c 	uxth.w	lr, ip
 800a9cc:	b293      	uxth	r3, r2
 800a9ce:	b280      	uxth	r0, r0
 800a9d0:	1a1b      	subs	r3, r3, r0
 800a9d2:	ebce 4212 	rsb	r2, lr, r2, lsr #16
 800a9d6:	9801      	ldr	r0, [sp, #4]
 800a9d8:	eb02 4e23 	add.w	lr, r2, r3, asr #16
 800a9dc:	fa1f f983 	uxth.w	r9, r3
 800a9e0:	f101 0218 	add.w	r2, r1, #24
 800a9e4:	ea49 490e 	orr.w	r9, r9, lr, lsl #16
 800a9e8:	1a38      	subs	r0, r7, r0
 800a9ea:	f106 0318 	add.w	r3, r6, #24
 800a9ee:	4297      	cmp	r7, r2
 800a9f0:	f843 9c04 	str.w	r9, [r3, #-4]
 800a9f4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800a9f8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a9fc:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800aa00:	d372      	bcc.n	800aae8 <quorem+0x170>
 800aa02:	b328      	cbz	r0, 800aa50 <quorem+0xd8>
 800aa04:	6810      	ldr	r0, [r2, #0]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	b282      	uxth	r2, r0
 800aa0a:	0c00      	lsrs	r0, r0, #16
 800aa0c:	fb05 c202 	mla	r2, r5, r2, ip
 800aa10:	fb05 f000 	mul.w	r0, r5, r0
 800aa14:	fa1f fc83 	uxth.w	ip, r3
 800aa18:	eb00 4012 	add.w	r0, r0, r2, lsr #16
 800aa1c:	44f4      	add	ip, lr
 800aa1e:	b292      	uxth	r2, r2
 800aa20:	fa1f fe80 	uxth.w	lr, r0
 800aa24:	ebc2 0c0c 	rsb	ip, r2, ip
 800aa28:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800aa2c:	eb03 4e2c 	add.w	lr, r3, ip, asr #16
 800aa30:	fa1f f28c 	uxth.w	r2, ip
 800aa34:	ea42 4c0e 	orr.w	ip, r2, lr, lsl #16
 800aa38:	f101 021c 	add.w	r2, r1, #28
 800aa3c:	f106 031c 	add.w	r3, r6, #28
 800aa40:	4297      	cmp	r7, r2
 800aa42:	f843 cc04 	str.w	ip, [r3, #-4]
 800aa46:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800aa4a:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800aa4e:	d34b      	bcc.n	800aae8 <quorem+0x170>
 800aa50:	4610      	mov	r0, r2
 800aa52:	f850 bb04 	ldr.w	fp, [r0], #4
 800aa56:	f8d3 9000 	ldr.w	r9, [r3]
 800aa5a:	fa1f fa8b 	uxth.w	sl, fp
 800aa5e:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800aa62:	fb05 cc0a 	mla	ip, r5, sl, ip
 800aa66:	fb05 fb0b 	mul.w	fp, r5, fp
 800aa6a:	fa1f fa89 	uxth.w	sl, r9
 800aa6e:	eb0b 4b1c 	add.w	fp, fp, ip, lsr #16
 800aa72:	44d6      	add	lr, sl
 800aa74:	fa1f fc8c 	uxth.w	ip, ip
 800aa78:	fa1f fa8b 	uxth.w	sl, fp
 800aa7c:	ebcc 0e0e 	rsb	lr, ip, lr
 800aa80:	ebca 4919 	rsb	r9, sl, r9, lsr #16
 800aa84:	eb09 4a2e 	add.w	sl, r9, lr, asr #16
 800aa88:	fa1f fc8e 	uxth.w	ip, lr
 800aa8c:	4699      	mov	r9, r3
 800aa8e:	ea4c 4e0a 	orr.w	lr, ip, sl, lsl #16
 800aa92:	f849 eb04 	str.w	lr, [r9], #4
 800aa96:	f8d2 c004 	ldr.w	ip, [r2, #4]
 800aa9a:	685a      	ldr	r2, [r3, #4]
 800aa9c:	fa1f f38c 	uxth.w	r3, ip
 800aaa0:	fb05 fe03 	mul.w	lr, r5, r3
 800aaa4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800aaa8:	fb05 f30c 	mul.w	r3, r5, ip
 800aaac:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 800aab0:	eb03 4c1b 	add.w	ip, r3, fp, lsr #16
 800aab4:	b293      	uxth	r3, r2
 800aab6:	fa1f fe8c 	uxth.w	lr, ip
 800aaba:	eb03 432a 	add.w	r3, r3, sl, asr #16
 800aabe:	fa1f fb8b 	uxth.w	fp, fp
 800aac2:	ebcb 0303 	rsb	r3, fp, r3
 800aac6:	ebce 4212 	rsb	r2, lr, r2, lsr #16
 800aaca:	eb02 4e23 	add.w	lr, r2, r3, asr #16
 800aace:	b29a      	uxth	r2, r3
 800aad0:	464b      	mov	r3, r9
 800aad2:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800aad6:	1d02      	adds	r2, r0, #4
 800aad8:	4297      	cmp	r7, r2
 800aada:	f843 9b04 	str.w	r9, [r3], #4
 800aade:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800aae2:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800aae6:	d2b3      	bcs.n	800aa50 <quorem+0xd8>
 800aae8:	1d20      	adds	r0, r4, #4
 800aaea:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	b9ea      	cbnz	r2, 800ab2e <quorem+0x1b6>
 800aaf2:	1d18      	adds	r0, r3, #4
 800aaf4:	4598      	cmp	r8, r3
 800aaf6:	d219      	bcs.n	800ab2c <quorem+0x1b4>
 800aaf8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800aafc:	b9b2      	cbnz	r2, 800ab2c <quorem+0x1b4>
 800aafe:	3b04      	subs	r3, #4
 800ab00:	ebc8 0003 	rsb	r0, r8, r3
 800ab04:	1cc2      	adds	r2, r0, #3
 800ab06:	0750      	lsls	r0, r2, #29
 800ab08:	d50d      	bpl.n	800ab26 <quorem+0x1ae>
 800ab0a:	3c01      	subs	r4, #1
 800ab0c:	4598      	cmp	r8, r3
 800ab0e:	d20d      	bcs.n	800ab2c <quorem+0x1b4>
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	3b04      	subs	r3, #4
 800ab14:	b13a      	cbz	r2, 800ab26 <quorem+0x1ae>
 800ab16:	e009      	b.n	800ab2c <quorem+0x1b4>
 800ab18:	6818      	ldr	r0, [r3, #0]
 800ab1a:	3b04      	subs	r3, #4
 800ab1c:	b930      	cbnz	r0, 800ab2c <quorem+0x1b4>
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	3c01      	subs	r4, #1
 800ab22:	3b04      	subs	r3, #4
 800ab24:	b912      	cbnz	r2, 800ab2c <quorem+0x1b4>
 800ab26:	3c01      	subs	r4, #1
 800ab28:	4598      	cmp	r8, r3
 800ab2a:	d3f5      	bcc.n	800ab18 <quorem+0x1a0>
 800ab2c:	6134      	str	r4, [r6, #16]
 800ab2e:	4630      	mov	r0, r6
 800ab30:	f002 fd0e 	bl	800d550 <__mcmp>
 800ab34:	2800      	cmp	r0, #0
 800ab36:	f2c0 8082 	blt.w	800ac3e <quorem+0x2c6>
 800ab3a:	9a01      	ldr	r2, [sp, #4]
 800ab3c:	f8d8 1000 	ldr.w	r1, [r8]
 800ab40:	f852 0b04 	ldr.w	r0, [r2], #4
 800ab44:	fa1f fc81 	uxth.w	ip, r1
 800ab48:	b283      	uxth	r3, r0
 800ab4a:	0c00      	lsrs	r0, r0, #16
 800ab4c:	ebc3 030c 	rsb	r3, r3, ip
 800ab50:	ebc0 4111 	rsb	r1, r0, r1, lsr #16
 800ab54:	eb01 4023 	add.w	r0, r1, r3, asr #16
 800ab58:	fa1f fe83 	uxth.w	lr, r3
 800ab5c:	9b01      	ldr	r3, [sp, #4]
 800ab5e:	ea4e 4c00 	orr.w	ip, lr, r0, lsl #16
 800ab62:	1af9      	subs	r1, r7, r3
 800ab64:	3501      	adds	r5, #1
 800ab66:	4643      	mov	r3, r8
 800ab68:	1400      	asrs	r0, r0, #16
 800ab6a:	4297      	cmp	r7, r2
 800ab6c:	f843 cb04 	str.w	ip, [r3], #4
 800ab70:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800ab74:	d34b      	bcc.n	800ac0e <quorem+0x296>
 800ab76:	b1b9      	cbz	r1, 800aba8 <quorem+0x230>
 800ab78:	f852 eb04 	ldr.w	lr, [r2], #4
 800ab7c:	6819      	ldr	r1, [r3, #0]
 800ab7e:	fa1f f98e 	uxth.w	r9, lr
 800ab82:	fa1f fa81 	uxth.w	sl, r1
 800ab86:	ebc9 090a 	rsb	r9, r9, sl
 800ab8a:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 800ab8e:	4448      	add	r0, r9
 800ab90:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 800ab94:	eb01 4120 	add.w	r1, r1, r0, asr #16
 800ab98:	b280      	uxth	r0, r0
 800ab9a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800ab9e:	f843 0b04 	str.w	r0, [r3], #4
 800aba2:	1408      	asrs	r0, r1, #16
 800aba4:	4297      	cmp	r7, r2
 800aba6:	d332      	bcc.n	800ac0e <quorem+0x296>
 800aba8:	4682      	mov	sl, r0
 800abaa:	4611      	mov	r1, r2
 800abac:	f851 0b04 	ldr.w	r0, [r1], #4
 800abb0:	f8d3 e000 	ldr.w	lr, [r3]
 800abb4:	fa1f f980 	uxth.w	r9, r0
 800abb8:	fa1f fb8e 	uxth.w	fp, lr
 800abbc:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800abc0:	ebc9 0b0b 	rsb	fp, r9, fp
 800abc4:	eb0b 000a 	add.w	r0, fp, sl
 800abc8:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 800abcc:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 800abd0:	b280      	uxth	r0, r0
 800abd2:	469e      	mov	lr, r3
 800abd4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800abd8:	f84e 0b04 	str.w	r0, [lr], #4
 800abdc:	6850      	ldr	r0, [r2, #4]
 800abde:	685a      	ldr	r2, [r3, #4]
 800abe0:	b283      	uxth	r3, r0
 800abe2:	fa1f fc82 	uxth.w	ip, r2
 800abe6:	0c00      	lsrs	r0, r0, #16
 800abe8:	ebc3 030c 	rsb	r3, r3, ip
 800abec:	eb03 4329 	add.w	r3, r3, r9, asr #16
 800abf0:	ebc0 4212 	rsb	r2, r0, r2, lsr #16
 800abf4:	eb02 4023 	add.w	r0, r2, r3, asr #16
 800abf8:	b29a      	uxth	r2, r3
 800abfa:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 800abfe:	1d0a      	adds	r2, r1, #4
 800ac00:	4673      	mov	r3, lr
 800ac02:	4297      	cmp	r7, r2
 800ac04:	f843 ab04 	str.w	sl, [r3], #4
 800ac08:	ea4f 4a20 	mov.w	sl, r0, asr #16
 800ac0c:	d2cd      	bcs.n	800abaa <quorem+0x232>
 800ac0e:	1d21      	adds	r1, r4, #4
 800ac10:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 800ac14:	6858      	ldr	r0, [r3, #4]
 800ac16:	b990      	cbnz	r0, 800ac3e <quorem+0x2c6>
 800ac18:	1d1a      	adds	r2, r3, #4
 800ac1a:	4598      	cmp	r8, r3
 800ac1c:	d20e      	bcs.n	800ac3c <quorem+0x2c4>
 800ac1e:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800ac22:	b959      	cbnz	r1, 800ac3c <quorem+0x2c4>
 800ac24:	3b04      	subs	r3, #4
 800ac26:	ebc8 0003 	rsb	r0, r8, r3
 800ac2a:	1cc2      	adds	r2, r0, #3
 800ac2c:	0752      	lsls	r2, r2, #29
 800ac2e:	d513      	bpl.n	800ac58 <quorem+0x2e0>
 800ac30:	3c01      	subs	r4, #1
 800ac32:	4598      	cmp	r8, r3
 800ac34:	d202      	bcs.n	800ac3c <quorem+0x2c4>
 800ac36:	6818      	ldr	r0, [r3, #0]
 800ac38:	3b04      	subs	r3, #4
 800ac3a:	b168      	cbz	r0, 800ac58 <quorem+0x2e0>
 800ac3c:	6134      	str	r4, [r6, #16]
 800ac3e:	4628      	mov	r0, r5
 800ac40:	b003      	add	sp, #12
 800ac42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	3b04      	subs	r3, #4
 800ac4a:	2a00      	cmp	r2, #0
 800ac4c:	d1f6      	bne.n	800ac3c <quorem+0x2c4>
 800ac4e:	6819      	ldr	r1, [r3, #0]
 800ac50:	3c01      	subs	r4, #1
 800ac52:	3b04      	subs	r3, #4
 800ac54:	2900      	cmp	r1, #0
 800ac56:	d1f1      	bne.n	800ac3c <quorem+0x2c4>
 800ac58:	3c01      	subs	r4, #1
 800ac5a:	4598      	cmp	r8, r3
 800ac5c:	d3f3      	bcc.n	800ac46 <quorem+0x2ce>
 800ac5e:	e7ed      	b.n	800ac3c <quorem+0x2c4>
 800ac60:	2000      	movs	r0, #0
 800ac62:	e7ed      	b.n	800ac40 <quorem+0x2c8>
 800ac64:	0000      	movs	r0, r0
	...

0800ac68 <_dtoa_r>:
 800ac68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac6c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800ac6e:	b09f      	sub	sp, #124	; 0x7c
 800ac70:	4681      	mov	r9, r0
 800ac72:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800ac74:	4692      	mov	sl, r2
 800ac76:	469b      	mov	fp, r3
 800ac78:	b151      	cbz	r1, 800ac90 <_dtoa_r+0x28>
 800ac7a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	fa02 f203 	lsl.w	r2, r2, r3
 800ac82:	604b      	str	r3, [r1, #4]
 800ac84:	608a      	str	r2, [r1, #8]
 800ac86:	f002 f87d 	bl	800cd84 <_Bfree>
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800ac90:	f1bb 0800 	subs.w	r8, fp, #0
 800ac94:	db39      	blt.n	800ad0a <_dtoa_r+0xa2>
 800ac96:	2100      	movs	r1, #0
 800ac98:	6021      	str	r1, [r4, #0]
 800ac9a:	2400      	movs	r4, #0
 800ac9c:	4622      	mov	r2, r4
 800ac9e:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800aca2:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800aca6:	ea08 0304 	and.w	r3, r8, r4
 800acaa:	4293      	cmp	r3, r2
 800acac:	d016      	beq.n	800acdc <_dtoa_r+0x74>
 800acae:	4650      	mov	r0, sl
 800acb0:	4659      	mov	r1, fp
 800acb2:	2200      	movs	r2, #0
 800acb4:	2300      	movs	r3, #0
 800acb6:	f7f5 fdc7 	bl	8000848 <__aeabi_dcmpeq>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d02b      	beq.n	800ad16 <_dtoa_r+0xae>
 800acbe:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800acc0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800acc2:	2101      	movs	r1, #1
 800acc4:	6029      	str	r1, [r5, #0]
 800acc6:	2c00      	cmp	r4, #0
 800acc8:	f000 80cf 	beq.w	800ae6a <_dtoa_r+0x202>
 800accc:	4aa2      	ldr	r2, [pc, #648]	; (800af58 <_dtoa_r+0x2f0>)
 800acce:	6022      	str	r2, [r4, #0]
 800acd0:	f102 38ff 	add.w	r8, r2, #4294967295	; 0xffffffff
 800acd4:	4640      	mov	r0, r8
 800acd6:	b01f      	add	sp, #124	; 0x7c
 800acd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acdc:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800acde:	f242 750f 	movw	r5, #9999	; 0x270f
 800ace2:	6025      	str	r5, [r4, #0]
 800ace4:	f1ba 0f00 	cmp.w	sl, #0
 800ace8:	f000 80a6 	beq.w	800ae38 <_dtoa_r+0x1d0>
 800acec:	f8df 8270 	ldr.w	r8, [pc, #624]	; 800af60 <_dtoa_r+0x2f8>
 800acf0:	9d2c      	ldr	r5, [sp, #176]	; 0xb0
 800acf2:	2d00      	cmp	r5, #0
 800acf4:	d0ee      	beq.n	800acd4 <_dtoa_r+0x6c>
 800acf6:	f898 4003 	ldrb.w	r4, [r8, #3]
 800acfa:	2c00      	cmp	r4, #0
 800acfc:	f000 8208 	beq.w	800b110 <_dtoa_r+0x4a8>
 800ad00:	f108 0108 	add.w	r1, r8, #8
 800ad04:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800ad06:	6021      	str	r1, [r4, #0]
 800ad08:	e7e4      	b.n	800acd4 <_dtoa_r+0x6c>
 800ad0a:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 800ad0e:	2501      	movs	r5, #1
 800ad10:	6025      	str	r5, [r4, #0]
 800ad12:	46c3      	mov	fp, r8
 800ad14:	e7c1      	b.n	800ac9a <_dtoa_r+0x32>
 800ad16:	ae1d      	add	r6, sp, #116	; 0x74
 800ad18:	af1c      	add	r7, sp, #112	; 0x70
 800ad1a:	4652      	mov	r2, sl
 800ad1c:	9600      	str	r6, [sp, #0]
 800ad1e:	9701      	str	r7, [sp, #4]
 800ad20:	4648      	mov	r0, r9
 800ad22:	465b      	mov	r3, fp
 800ad24:	f002 fdce 	bl	800d8c4 <__d2b>
 800ad28:	f3c8 520a 	ubfx	r2, r8, #20, #11
 800ad2c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ad2e:	2a00      	cmp	r2, #0
 800ad30:	f040 808c 	bne.w	800ae4c <_dtoa_r+0x1e4>
 800ad34:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800ad36:	981d      	ldr	r0, [sp, #116]	; 0x74
 800ad38:	f46f 6182 	mvn.w	r1, #1040	; 0x410
 800ad3c:	183e      	adds	r6, r7, r0
 800ad3e:	428e      	cmp	r6, r1
 800ad40:	f2c0 8318 	blt.w	800b374 <_dtoa_r+0x70c>
 800ad44:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 800ad48:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 800ad4c:	1ba8      	subs	r0, r5, r6
 800ad4e:	f206 4212 	addw	r2, r6, #1042	; 0x412
 800ad52:	fa08 f100 	lsl.w	r1, r8, r0
 800ad56:	fa2a f302 	lsr.w	r3, sl, r2
 800ad5a:	ea41 0003 	orr.w	r0, r1, r3
 800ad5e:	f7f5 fa95 	bl	800028c <__aeabi_ui2d>
 800ad62:	2401      	movs	r4, #1
 800ad64:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800ad68:	3e01      	subs	r6, #1
 800ad6a:	940c      	str	r4, [sp, #48]	; 0x30
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800ad74:	f7f5 f94c 	bl	8000010 <__aeabi_dsub>
 800ad78:	a371      	add	r3, pc, #452	; (adr r3, 800af40 <_dtoa_r+0x2d8>)
 800ad7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7e:	f7f5 fafb 	bl	8000378 <__aeabi_dmul>
 800ad82:	a371      	add	r3, pc, #452	; (adr r3, 800af48 <_dtoa_r+0x2e0>)
 800ad84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad88:	f7f5 f944 	bl	8000014 <__adddf3>
 800ad8c:	4604      	mov	r4, r0
 800ad8e:	4630      	mov	r0, r6
 800ad90:	460d      	mov	r5, r1
 800ad92:	f7f5 fa8b 	bl	80002ac <__aeabi_i2d>
 800ad96:	a36e      	add	r3, pc, #440	; (adr r3, 800af50 <_dtoa_r+0x2e8>)
 800ad98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9c:	f7f5 faec 	bl	8000378 <__aeabi_dmul>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	4620      	mov	r0, r4
 800ada6:	4629      	mov	r1, r5
 800ada8:	f7f5 f934 	bl	8000014 <__adddf3>
 800adac:	4604      	mov	r4, r0
 800adae:	460d      	mov	r5, r1
 800adb0:	f7f5 fd7c 	bl	80008ac <__aeabi_d2iz>
 800adb4:	4629      	mov	r1, r5
 800adb6:	9007      	str	r0, [sp, #28]
 800adb8:	2200      	movs	r2, #0
 800adba:	4620      	mov	r0, r4
 800adbc:	2300      	movs	r3, #0
 800adbe:	f7f5 fd4d 	bl	800085c <__aeabi_dcmplt>
 800adc2:	2800      	cmp	r0, #0
 800adc4:	f040 82ac 	bne.w	800b320 <_dtoa_r+0x6b8>
 800adc8:	9c07      	ldr	r4, [sp, #28]
 800adca:	2c16      	cmp	r4, #22
 800adcc:	f200 82a5 	bhi.w	800b31a <_dtoa_r+0x6b2>
 800add0:	4d62      	ldr	r5, [pc, #392]	; (800af5c <_dtoa_r+0x2f4>)
 800add2:	4652      	mov	r2, sl
 800add4:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
 800add8:	465b      	mov	r3, fp
 800adda:	c803      	ldmia	r0, {r0, r1}
 800addc:	f7f5 fd5c 	bl	8000898 <__aeabi_dcmpgt>
 800ade0:	2800      	cmp	r0, #0
 800ade2:	f000 82cf 	beq.w	800b384 <_dtoa_r+0x71c>
 800ade6:	9a07      	ldr	r2, [sp, #28]
 800ade8:	2400      	movs	r4, #0
 800adea:	1e51      	subs	r1, r2, #1
 800adec:	9107      	str	r1, [sp, #28]
 800adee:	9410      	str	r4, [sp, #64]	; 0x40
 800adf0:	1bbe      	subs	r6, r7, r6
 800adf2:	3e01      	subs	r6, #1
 800adf4:	f100 82ab 	bmi.w	800b34e <_dtoa_r+0x6e6>
 800adf8:	2500      	movs	r5, #0
 800adfa:	9608      	str	r6, [sp, #32]
 800adfc:	950a      	str	r5, [sp, #40]	; 0x28
 800adfe:	9807      	ldr	r0, [sp, #28]
 800ae00:	2800      	cmp	r0, #0
 800ae02:	f2c0 829b 	blt.w	800b33c <_dtoa_r+0x6d4>
 800ae06:	9a08      	ldr	r2, [sp, #32]
 800ae08:	900f      	str	r0, [sp, #60]	; 0x3c
 800ae0a:	1811      	adds	r1, r2, r0
 800ae0c:	2000      	movs	r0, #0
 800ae0e:	9108      	str	r1, [sp, #32]
 800ae10:	900e      	str	r0, [sp, #56]	; 0x38
 800ae12:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800ae14:	2c09      	cmp	r4, #9
 800ae16:	d82b      	bhi.n	800ae70 <_dtoa_r+0x208>
 800ae18:	2c05      	cmp	r4, #5
 800ae1a:	f341 801e 	ble.w	800be5a <_dtoa_r+0x11f2>
 800ae1e:	1f23      	subs	r3, r4, #4
 800ae20:	9328      	str	r3, [sp, #160]	; 0xa0
 800ae22:	2500      	movs	r5, #0
 800ae24:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ae26:	1e91      	subs	r1, r2, #2
 800ae28:	2903      	cmp	r1, #3
 800ae2a:	d823      	bhi.n	800ae74 <_dtoa_r+0x20c>
 800ae2c:	e8df f011 	tbh	[pc, r1, lsl #1]
 800ae30:	05130525 	.word	0x05130525
 800ae34:	0522032b 	.word	0x0522032b
 800ae38:	4b49      	ldr	r3, [pc, #292]	; (800af60 <_dtoa_r+0x2f8>)
 800ae3a:	484a      	ldr	r0, [pc, #296]	; (800af64 <_dtoa_r+0x2fc>)
 800ae3c:	f3c8 0813 	ubfx	r8, r8, #0, #20
 800ae40:	f1b8 0f00 	cmp.w	r8, #0
 800ae44:	bf0c      	ite	eq
 800ae46:	4680      	moveq	r8, r0
 800ae48:	4698      	movne	r8, r3
 800ae4a:	e751      	b.n	800acf0 <_dtoa_r+0x88>
 800ae4c:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 800ae50:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 800ae54:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ae58:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	4650      	mov	r0, sl
 800ae60:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 800ae64:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800ae66:	920c      	str	r2, [sp, #48]	; 0x30
 800ae68:	e780      	b.n	800ad6c <_dtoa_r+0x104>
 800ae6a:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 800af68 <_dtoa_r+0x300>
 800ae6e:	e731      	b.n	800acd4 <_dtoa_r+0x6c>
 800ae70:	2500      	movs	r5, #0
 800ae72:	9528      	str	r5, [sp, #160]	; 0xa0
 800ae74:	2400      	movs	r4, #0
 800ae76:	4621      	mov	r1, r4
 800ae78:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800ae7c:	4648      	mov	r0, r9
 800ae7e:	f001 ff5b 	bl	800cd38 <_Balloc>
 800ae82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae86:	2101      	movs	r1, #1
 800ae88:	4680      	mov	r8, r0
 800ae8a:	9309      	str	r3, [sp, #36]	; 0x24
 800ae8c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800ae90:	9311      	str	r3, [sp, #68]	; 0x44
 800ae92:	9429      	str	r4, [sp, #164]	; 0xa4
 800ae94:	910d      	str	r1, [sp, #52]	; 0x34
 800ae96:	981d      	ldr	r0, [sp, #116]	; 0x74
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	f2c0 813c 	blt.w	800b116 <_dtoa_r+0x4ae>
 800ae9e:	9a07      	ldr	r2, [sp, #28]
 800aea0:	2a0e      	cmp	r2, #14
 800aea2:	f300 8138 	bgt.w	800b116 <_dtoa_r+0x4ae>
 800aea6:	4d2d      	ldr	r5, [pc, #180]	; (800af5c <_dtoa_r+0x2f4>)
 800aea8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800aeaa:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	e9d0 4500 	ldrd	r4, r5, [r0]
 800aeb4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800aeb8:	f2c0 84e2 	blt.w	800b880 <_dtoa_r+0xc18>
 800aebc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aec0:	4650      	mov	r0, sl
 800aec2:	4659      	mov	r1, fp
 800aec4:	f7f5 fb82 	bl	80005cc <__aeabi_ddiv>
 800aec8:	f7f5 fcf0 	bl	80008ac <__aeabi_d2iz>
 800aecc:	4606      	mov	r6, r0
 800aece:	f7f5 f9ed 	bl	80002ac <__aeabi_i2d>
 800aed2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aed6:	f7f5 fa4f 	bl	8000378 <__aeabi_dmul>
 800aeda:	4602      	mov	r2, r0
 800aedc:	460b      	mov	r3, r1
 800aede:	4650      	mov	r0, sl
 800aee0:	4659      	mov	r1, fp
 800aee2:	f7f5 f895 	bl	8000010 <__aeabi_dsub>
 800aee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aee8:	f106 0230 	add.w	r2, r6, #48	; 0x30
 800aeec:	46c2      	mov	sl, r8
 800aeee:	2b01      	cmp	r3, #1
 800aef0:	4604      	mov	r4, r0
 800aef2:	460d      	mov	r5, r1
 800aef4:	f80a 2b01 	strb.w	r2, [sl], #1
 800aef8:	f000 8095 	beq.w	800b026 <_dtoa_r+0x3be>
 800aefc:	2300      	movs	r3, #0
 800aefe:	2200      	movs	r2, #0
 800af00:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800af04:	f7f5 fa38 	bl	8000378 <__aeabi_dmul>
 800af08:	2200      	movs	r2, #0
 800af0a:	2300      	movs	r3, #0
 800af0c:	4604      	mov	r4, r0
 800af0e:	460d      	mov	r5, r1
 800af10:	f7f5 fc9a 	bl	8000848 <__aeabi_dcmpeq>
 800af14:	2800      	cmp	r0, #0
 800af16:	f040 80be 	bne.w	800b096 <_dtoa_r+0x42e>
 800af1a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800af1c:	f108 0702 	add.w	r7, r8, #2
 800af20:	eb08 0b06 	add.w	fp, r8, r6
 800af24:	ebc7 000b 	rsb	r0, r7, fp
 800af28:	07c2      	lsls	r2, r0, #31
 800af2a:	f100 80c6 	bmi.w	800b0ba <_dtoa_r+0x452>
 800af2e:	f8cd 8018 	str.w	r8, [sp, #24]
 800af32:	f8cd 9020 	str.w	r9, [sp, #32]
 800af36:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800af3a:	e04c      	b.n	800afd6 <_dtoa_r+0x36e>
 800af3c:	f3af 8000 	nop.w
 800af40:	636f4361 	.word	0x636f4361
 800af44:	3fd287a7 	.word	0x3fd287a7
 800af48:	8b60c8b3 	.word	0x8b60c8b3
 800af4c:	3fc68a28 	.word	0x3fc68a28
 800af50:	509f79fb 	.word	0x509f79fb
 800af54:	3fd34413 	.word	0x3fd34413
 800af58:	0800e5f9 	.word	0x0800e5f9
 800af5c:	0800e658 	.word	0x0800e658
 800af60:	0800e628 	.word	0x0800e628
 800af64:	0800e61c 	.word	0x0800e61c
 800af68:	0800e5f8 	.word	0x0800e5f8
 800af6c:	f7f5 fa04 	bl	8000378 <__aeabi_dmul>
 800af70:	2200      	movs	r2, #0
 800af72:	2300      	movs	r3, #0
 800af74:	4604      	mov	r4, r0
 800af76:	460d      	mov	r5, r1
 800af78:	f7f5 fc66 	bl	8000848 <__aeabi_dcmpeq>
 800af7c:	4642      	mov	r2, r8
 800af7e:	464b      	mov	r3, r9
 800af80:	2800      	cmp	r0, #0
 800af82:	f040 8575 	bne.w	800ba70 <_dtoa_r+0xe08>
 800af86:	4620      	mov	r0, r4
 800af88:	4629      	mov	r1, r5
 800af8a:	f7f5 fb1f 	bl	80005cc <__aeabi_ddiv>
 800af8e:	f7f5 fc8d 	bl	80008ac <__aeabi_d2iz>
 800af92:	4606      	mov	r6, r0
 800af94:	f7f5 f98a 	bl	80002ac <__aeabi_i2d>
 800af98:	4642      	mov	r2, r8
 800af9a:	464b      	mov	r3, r9
 800af9c:	f7f5 f9ec 	bl	8000378 <__aeabi_dmul>
 800afa0:	4602      	mov	r2, r0
 800afa2:	460b      	mov	r3, r1
 800afa4:	4620      	mov	r0, r4
 800afa6:	4629      	mov	r1, r5
 800afa8:	f7f5 f832 	bl	8000010 <__aeabi_dsub>
 800afac:	3630      	adds	r6, #48	; 0x30
 800afae:	2300      	movs	r3, #0
 800afb0:	2200      	movs	r2, #0
 800afb2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800afb6:	f807 6c01 	strb.w	r6, [r7, #-1]
 800afba:	f7f5 f9dd 	bl	8000378 <__aeabi_dmul>
 800afbe:	2200      	movs	r2, #0
 800afc0:	2300      	movs	r3, #0
 800afc2:	46ba      	mov	sl, r7
 800afc4:	4604      	mov	r4, r0
 800afc6:	460d      	mov	r5, r1
 800afc8:	f107 0701 	add.w	r7, r7, #1
 800afcc:	f7f5 fc3c 	bl	8000848 <__aeabi_dcmpeq>
 800afd0:	2800      	cmp	r0, #0
 800afd2:	f040 854d 	bne.w	800ba70 <_dtoa_r+0xe08>
 800afd6:	4642      	mov	r2, r8
 800afd8:	464b      	mov	r3, r9
 800afda:	4620      	mov	r0, r4
 800afdc:	4629      	mov	r1, r5
 800afde:	f7f5 faf5 	bl	80005cc <__aeabi_ddiv>
 800afe2:	f7f5 fc63 	bl	80008ac <__aeabi_d2iz>
 800afe6:	4606      	mov	r6, r0
 800afe8:	f7f5 f960 	bl	80002ac <__aeabi_i2d>
 800afec:	4642      	mov	r2, r8
 800afee:	464b      	mov	r3, r9
 800aff0:	f7f5 f9c2 	bl	8000378 <__aeabi_dmul>
 800aff4:	4602      	mov	r2, r0
 800aff6:	460b      	mov	r3, r1
 800aff8:	4620      	mov	r0, r4
 800affa:	4629      	mov	r1, r5
 800affc:	f7f5 f808 	bl	8000010 <__aeabi_dsub>
 800b000:	2300      	movs	r3, #0
 800b002:	2200      	movs	r2, #0
 800b004:	f106 0c30 	add.w	ip, r6, #48	; 0x30
 800b008:	455f      	cmp	r7, fp
 800b00a:	f807 cc01 	strb.w	ip, [r7, #-1]
 800b00e:	46ba      	mov	sl, r7
 800b010:	4604      	mov	r4, r0
 800b012:	460d      	mov	r5, r1
 800b014:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b018:	f107 0701 	add.w	r7, r7, #1
 800b01c:	d1a6      	bne.n	800af6c <_dtoa_r+0x304>
 800b01e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800b022:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b026:	4622      	mov	r2, r4
 800b028:	462b      	mov	r3, r5
 800b02a:	4620      	mov	r0, r4
 800b02c:	4629      	mov	r1, r5
 800b02e:	f7f4 fff1 	bl	8000014 <__adddf3>
 800b032:	4604      	mov	r4, r0
 800b034:	460d      	mov	r5, r1
 800b036:	4622      	mov	r2, r4
 800b038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b03c:	462b      	mov	r3, r5
 800b03e:	f7f5 fc0d 	bl	800085c <__aeabi_dcmplt>
 800b042:	b940      	cbnz	r0, 800b056 <_dtoa_r+0x3ee>
 800b044:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b048:	4622      	mov	r2, r4
 800b04a:	462b      	mov	r3, r5
 800b04c:	f7f5 fbfc 	bl	8000848 <__aeabi_dcmpeq>
 800b050:	b308      	cbz	r0, 800b096 <_dtoa_r+0x42e>
 800b052:	07f0      	lsls	r0, r6, #31
 800b054:	d51f      	bpl.n	800b096 <_dtoa_r+0x42e>
 800b056:	f81a 7c01 	ldrb.w	r7, [sl, #-1]
 800b05a:	ea6f 0108 	mvn.w	r1, r8
 800b05e:	eb0a 0201 	add.w	r2, sl, r1
 800b062:	07d1      	lsls	r1, r2, #31
 800b064:	d506      	bpl.n	800b074 <_dtoa_r+0x40c>
 800b066:	2f39      	cmp	r7, #57	; 0x39
 800b068:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b06c:	d110      	bne.n	800b090 <_dtoa_r+0x428>
 800b06e:	f813 7c01 	ldrb.w	r7, [r3, #-1]
 800b072:	469a      	mov	sl, r3
 800b074:	2f39      	cmp	r7, #57	; 0x39
 800b076:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b07a:	d109      	bne.n	800b090 <_dtoa_r+0x428>
 800b07c:	4598      	cmp	r8, r3
 800b07e:	f000 8505 	beq.w	800ba8c <_dtoa_r+0xe24>
 800b082:	f813 7c01 	ldrb.w	r7, [r3, #-1]
 800b086:	469a      	mov	sl, r3
 800b088:	2f39      	cmp	r7, #57	; 0x39
 800b08a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800b08e:	d0ee      	beq.n	800b06e <_dtoa_r+0x406>
 800b090:	1c78      	adds	r0, r7, #1
 800b092:	b2c4      	uxtb	r4, r0
 800b094:	701c      	strb	r4, [r3, #0]
 800b096:	4648      	mov	r0, r9
 800b098:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b09a:	f001 fe73 	bl	800cd84 <_Bfree>
 800b09e:	2400      	movs	r4, #0
 800b0a0:	9b07      	ldr	r3, [sp, #28]
 800b0a2:	f88a 4000 	strb.w	r4, [sl]
 800b0a6:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800b0a8:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800b0aa:	1c58      	adds	r0, r3, #1
 800b0ac:	6028      	str	r0, [r5, #0]
 800b0ae:	2c00      	cmp	r4, #0
 800b0b0:	f43f ae10 	beq.w	800acd4 <_dtoa_r+0x6c>
 800b0b4:	f8c4 a000 	str.w	sl, [r4]
 800b0b8:	e60c      	b.n	800acd4 <_dtoa_r+0x6c>
 800b0ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0be:	4620      	mov	r0, r4
 800b0c0:	4629      	mov	r1, r5
 800b0c2:	f7f5 fa83 	bl	80005cc <__aeabi_ddiv>
 800b0c6:	f7f5 fbf1 	bl	80008ac <__aeabi_d2iz>
 800b0ca:	4606      	mov	r6, r0
 800b0cc:	f7f5 f8ee 	bl	80002ac <__aeabi_i2d>
 800b0d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0d4:	f7f5 f950 	bl	8000378 <__aeabi_dmul>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	460b      	mov	r3, r1
 800b0dc:	4620      	mov	r0, r4
 800b0de:	4629      	mov	r1, r5
 800b0e0:	f7f4 ff96 	bl	8000010 <__aeabi_dsub>
 800b0e4:	3630      	adds	r6, #48	; 0x30
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b0ee:	f807 6c01 	strb.w	r6, [r7, #-1]
 800b0f2:	f7f5 f941 	bl	8000378 <__aeabi_dmul>
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	46ba      	mov	sl, r7
 800b0fc:	4604      	mov	r4, r0
 800b0fe:	460d      	mov	r5, r1
 800b100:	f108 0703 	add.w	r7, r8, #3
 800b104:	f7f5 fba0 	bl	8000848 <__aeabi_dcmpeq>
 800b108:	2800      	cmp	r0, #0
 800b10a:	f43f af10 	beq.w	800af2e <_dtoa_r+0x2c6>
 800b10e:	e7c2      	b.n	800b096 <_dtoa_r+0x42e>
 800b110:	f108 0103 	add.w	r1, r8, #3
 800b114:	e5f6      	b.n	800ad04 <_dtoa_r+0x9c>
 800b116:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b118:	2f00      	cmp	r7, #0
 800b11a:	f000 811d 	beq.w	800b358 <_dtoa_r+0x6f0>
 800b11e:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800b120:	2c01      	cmp	r4, #1
 800b122:	f340 83dc 	ble.w	800b8de <_dtoa_r+0xc76>
 800b126:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b128:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b12a:	1e48      	subs	r0, r1, #1
 800b12c:	4282      	cmp	r2, r0
 800b12e:	f2c0 84b8 	blt.w	800baa2 <_dtoa_r+0xe3a>
 800b132:	1a15      	subs	r5, r2, r0
 800b134:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b136:	2900      	cmp	r1, #0
 800b138:	f2c0 8607 	blt.w	800bd4a <_dtoa_r+0x10e2>
 800b13c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b13e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b142:	4648      	mov	r0, r9
 800b144:	19d3      	adds	r3, r2, r7
 800b146:	9a08      	ldr	r2, [sp, #32]
 800b148:	2101      	movs	r1, #1
 800b14a:	19d7      	adds	r7, r2, r7
 800b14c:	930a      	str	r3, [sp, #40]	; 0x28
 800b14e:	9708      	str	r7, [sp, #32]
 800b150:	f001 ff8c 	bl	800d06c <__i2b>
 800b154:	900c      	str	r0, [sp, #48]	; 0x30
 800b156:	b164      	cbz	r4, 800b172 <_dtoa_r+0x50a>
 800b158:	9808      	ldr	r0, [sp, #32]
 800b15a:	2800      	cmp	r0, #0
 800b15c:	dd09      	ble.n	800b172 <_dtoa_r+0x50a>
 800b15e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b160:	4603      	mov	r3, r0
 800b162:	42a3      	cmp	r3, r4
 800b164:	bfa8      	it	ge
 800b166:	4623      	movge	r3, r4
 800b168:	1aca      	subs	r2, r1, r3
 800b16a:	1ac7      	subs	r7, r0, r3
 800b16c:	920a      	str	r2, [sp, #40]	; 0x28
 800b16e:	1ae4      	subs	r4, r4, r3
 800b170:	9708      	str	r7, [sp, #32]
 800b172:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b174:	2800      	cmp	r0, #0
 800b176:	dd1a      	ble.n	800b1ae <_dtoa_r+0x546>
 800b178:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	f000 847e 	beq.w	800ba7c <_dtoa_r+0xe14>
 800b180:	2d00      	cmp	r5, #0
 800b182:	dd10      	ble.n	800b1a6 <_dtoa_r+0x53e>
 800b184:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b186:	462a      	mov	r2, r5
 800b188:	4648      	mov	r0, r9
 800b18a:	f002 f8e1 	bl	800d350 <__pow5mult>
 800b18e:	900c      	str	r0, [sp, #48]	; 0x30
 800b190:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b192:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b194:	4648      	mov	r0, r9
 800b196:	f001 ff73 	bl	800d080 <__multiply>
 800b19a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b19c:	4606      	mov	r6, r0
 800b19e:	4648      	mov	r0, r9
 800b1a0:	f001 fdf0 	bl	800cd84 <_Bfree>
 800b1a4:	960b      	str	r6, [sp, #44]	; 0x2c
 800b1a6:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b1a8:	1b4a      	subs	r2, r1, r5
 800b1aa:	f040 8392 	bne.w	800b8d2 <_dtoa_r+0xc6a>
 800b1ae:	2101      	movs	r1, #1
 800b1b0:	4648      	mov	r0, r9
 800b1b2:	f001 ff5b 	bl	800d06c <__i2b>
 800b1b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b1b8:	4607      	mov	r7, r0
 800b1ba:	2d00      	cmp	r5, #0
 800b1bc:	dd05      	ble.n	800b1ca <_dtoa_r+0x562>
 800b1be:	4639      	mov	r1, r7
 800b1c0:	4648      	mov	r0, r9
 800b1c2:	462a      	mov	r2, r5
 800b1c4:	f002 f8c4 	bl	800d350 <__pow5mult>
 800b1c8:	4607      	mov	r7, r0
 800b1ca:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b1cc:	2a01      	cmp	r2, #1
 800b1ce:	f340 8141 	ble.w	800b454 <_dtoa_r+0x7ec>
 800b1d2:	2500      	movs	r5, #0
 800b1d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b1d6:	2900      	cmp	r1, #0
 800b1d8:	f040 83f5 	bne.w	800b9c6 <_dtoa_r+0xd5e>
 800b1dc:	2201      	movs	r2, #1
 800b1de:	9908      	ldr	r1, [sp, #32]
 800b1e0:	1852      	adds	r2, r2, r1
 800b1e2:	f012 001f 	ands.w	r0, r2, #31
 800b1e6:	f000 80bc 	beq.w	800b362 <_dtoa_r+0x6fa>
 800b1ea:	f1c0 0220 	rsb	r2, r0, #32
 800b1ee:	2a04      	cmp	r2, #4
 800b1f0:	f340 862d 	ble.w	800be4e <_dtoa_r+0x11e6>
 800b1f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1f6:	f1c0 001c 	rsb	r0, r0, #28
 800b1fa:	1813      	adds	r3, r2, r0
 800b1fc:	1809      	adds	r1, r1, r0
 800b1fe:	930a      	str	r3, [sp, #40]	; 0x28
 800b200:	1824      	adds	r4, r4, r0
 800b202:	9108      	str	r1, [sp, #32]
 800b204:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b206:	2a00      	cmp	r2, #0
 800b208:	dd04      	ble.n	800b214 <_dtoa_r+0x5ac>
 800b20a:	4648      	mov	r0, r9
 800b20c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b20e:	f002 f8e9 	bl	800d3e4 <__lshift>
 800b212:	900b      	str	r0, [sp, #44]	; 0x2c
 800b214:	9a08      	ldr	r2, [sp, #32]
 800b216:	2a00      	cmp	r2, #0
 800b218:	dd04      	ble.n	800b224 <_dtoa_r+0x5bc>
 800b21a:	4639      	mov	r1, r7
 800b21c:	4648      	mov	r0, r9
 800b21e:	f002 f8e1 	bl	800d3e4 <__lshift>
 800b222:	4607      	mov	r7, r0
 800b224:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b226:	2800      	cmp	r0, #0
 800b228:	f040 83b5 	bne.w	800b996 <_dtoa_r+0xd2e>
 800b22c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b22e:	2900      	cmp	r1, #0
 800b230:	f340 83d2 	ble.w	800b9d8 <_dtoa_r+0xd70>
 800b234:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b236:	2800      	cmp	r0, #0
 800b238:	f040 80a6 	bne.w	800b388 <_dtoa_r+0x720>
 800b23c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800b23e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b240:	07e3      	lsls	r3, r4, #31
 800b242:	f140 8389 	bpl.w	800b958 <_dtoa_r+0xcf0>
 800b246:	46a2      	mov	sl, r4
 800b248:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b24a:	e010      	b.n	800b26e <_dtoa_r+0x606>
 800b24c:	f001 fda4 	bl	800cd98 <__multadd>
 800b250:	4639      	mov	r1, r7
 800b252:	4606      	mov	r6, r0
 800b254:	f7ff fb90 	bl	800a978 <quorem>
 800b258:	3030      	adds	r0, #48	; 0x30
 800b25a:	f808 0004 	strb.w	r0, [r8, r4]
 800b25e:	4631      	mov	r1, r6
 800b260:	4648      	mov	r0, r9
 800b262:	220a      	movs	r2, #10
 800b264:	2300      	movs	r3, #0
 800b266:	f001 fd97 	bl	800cd98 <__multadd>
 800b26a:	1c65      	adds	r5, r4, #1
 800b26c:	4606      	mov	r6, r0
 800b26e:	4639      	mov	r1, r7
 800b270:	4630      	mov	r0, r6
 800b272:	f7ff fb81 	bl	800a978 <quorem>
 800b276:	1c6c      	adds	r4, r5, #1
 800b278:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800b27c:	220a      	movs	r2, #10
 800b27e:	2300      	movs	r3, #0
 800b280:	45a2      	cmp	sl, r4
 800b282:	4631      	mov	r1, r6
 800b284:	4648      	mov	r0, r9
 800b286:	f808 b005 	strb.w	fp, [r8, r5]
 800b28a:	dcdf      	bgt.n	800b24c <_dtoa_r+0x5e4>
 800b28c:	960b      	str	r6, [sp, #44]	; 0x2c
 800b28e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b290:	2500      	movs	r5, #0
 800b292:	2901      	cmp	r1, #1
 800b294:	bfac      	ite	ge
 800b296:	eb08 0a01 	addge.w	sl, r8, r1
 800b29a:	f108 0a01 	addlt.w	sl, r8, #1
 800b29e:	2201      	movs	r2, #1
 800b2a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2a2:	4648      	mov	r0, r9
 800b2a4:	f002 f89e 	bl	800d3e4 <__lshift>
 800b2a8:	4639      	mov	r1, r7
 800b2aa:	900b      	str	r0, [sp, #44]	; 0x2c
 800b2ac:	f002 f950 	bl	800d550 <__mcmp>
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	f340 842b 	ble.w	800bb0c <_dtoa_r+0xea4>
 800b2b6:	f81a 2c01 	ldrb.w	r2, [sl, #-1]
 800b2ba:	ea6f 0308 	mvn.w	r3, r8
 800b2be:	eb0a 0103 	add.w	r1, sl, r3
 800b2c2:	07cc      	lsls	r4, r1, #31
 800b2c4:	d506      	bpl.n	800b2d4 <_dtoa_r+0x66c>
 800b2c6:	2a39      	cmp	r2, #57	; 0x39
 800b2c8:	f10a 34ff 	add.w	r4, sl, #4294967295	; 0xffffffff
 800b2cc:	d110      	bne.n	800b2f0 <_dtoa_r+0x688>
 800b2ce:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800b2d2:	46a2      	mov	sl, r4
 800b2d4:	2a39      	cmp	r2, #57	; 0x39
 800b2d6:	f10a 34ff 	add.w	r4, sl, #4294967295	; 0xffffffff
 800b2da:	d109      	bne.n	800b2f0 <_dtoa_r+0x688>
 800b2dc:	45a0      	cmp	r8, r4
 800b2de:	f000 8353 	beq.w	800b988 <_dtoa_r+0xd20>
 800b2e2:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800b2e6:	46a2      	mov	sl, r4
 800b2e8:	2a39      	cmp	r2, #57	; 0x39
 800b2ea:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800b2ee:	d0ee      	beq.n	800b2ce <_dtoa_r+0x666>
 800b2f0:	1c50      	adds	r0, r2, #1
 800b2f2:	7020      	strb	r0, [r4, #0]
 800b2f4:	4648      	mov	r0, r9
 800b2f6:	4639      	mov	r1, r7
 800b2f8:	f001 fd44 	bl	800cd84 <_Bfree>
 800b2fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b2fe:	2a00      	cmp	r2, #0
 800b300:	f43f aec9 	beq.w	800b096 <_dtoa_r+0x42e>
 800b304:	2d00      	cmp	r5, #0
 800b306:	f000 82de 	beq.w	800b8c6 <_dtoa_r+0xc5e>
 800b30a:	4295      	cmp	r5, r2
 800b30c:	f000 82db 	beq.w	800b8c6 <_dtoa_r+0xc5e>
 800b310:	4648      	mov	r0, r9
 800b312:	4629      	mov	r1, r5
 800b314:	f001 fd36 	bl	800cd84 <_Bfree>
 800b318:	e2d5      	b.n	800b8c6 <_dtoa_r+0xc5e>
 800b31a:	2301      	movs	r3, #1
 800b31c:	9310      	str	r3, [sp, #64]	; 0x40
 800b31e:	e567      	b.n	800adf0 <_dtoa_r+0x188>
 800b320:	9807      	ldr	r0, [sp, #28]
 800b322:	f7f4 ffc3 	bl	80002ac <__aeabi_i2d>
 800b326:	4622      	mov	r2, r4
 800b328:	462b      	mov	r3, r5
 800b32a:	f7f5 fa8d 	bl	8000848 <__aeabi_dcmpeq>
 800b32e:	2800      	cmp	r0, #0
 800b330:	f47f ad4a 	bne.w	800adc8 <_dtoa_r+0x160>
 800b334:	9807      	ldr	r0, [sp, #28]
 800b336:	1e41      	subs	r1, r0, #1
 800b338:	9107      	str	r1, [sp, #28]
 800b33a:	e545      	b.n	800adc8 <_dtoa_r+0x160>
 800b33c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b33e:	9907      	ldr	r1, [sp, #28]
 800b340:	2500      	movs	r5, #0
 800b342:	1a54      	subs	r4, r2, r1
 800b344:	424b      	negs	r3, r1
 800b346:	940a      	str	r4, [sp, #40]	; 0x28
 800b348:	930e      	str	r3, [sp, #56]	; 0x38
 800b34a:	950f      	str	r5, [sp, #60]	; 0x3c
 800b34c:	e561      	b.n	800ae12 <_dtoa_r+0x1aa>
 800b34e:	4276      	negs	r6, r6
 800b350:	2300      	movs	r3, #0
 800b352:	960a      	str	r6, [sp, #40]	; 0x28
 800b354:	9308      	str	r3, [sp, #32]
 800b356:	e552      	b.n	800adfe <_dtoa_r+0x196>
 800b358:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b35a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b35c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b35e:	930c      	str	r3, [sp, #48]	; 0x30
 800b360:	e6f9      	b.n	800b156 <_dtoa_r+0x4ee>
 800b362:	231c      	movs	r3, #28
 800b364:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b366:	9a08      	ldr	r2, [sp, #32]
 800b368:	18c8      	adds	r0, r1, r3
 800b36a:	18e4      	adds	r4, r4, r3
 800b36c:	18d3      	adds	r3, r2, r3
 800b36e:	900a      	str	r0, [sp, #40]	; 0x28
 800b370:	9308      	str	r3, [sp, #32]
 800b372:	e747      	b.n	800b204 <_dtoa_r+0x59c>
 800b374:	f64f 33ee 	movw	r3, #64494	; 0xfbee
 800b378:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800b37c:	1b9c      	subs	r4, r3, r6
 800b37e:	fa0a f004 	lsl.w	r0, sl, r4
 800b382:	e4ec      	b.n	800ad5e <_dtoa_r+0xf6>
 800b384:	9010      	str	r0, [sp, #64]	; 0x40
 800b386:	e533      	b.n	800adf0 <_dtoa_r+0x188>
 800b388:	2c00      	cmp	r4, #0
 800b38a:	dd05      	ble.n	800b398 <_dtoa_r+0x730>
 800b38c:	4648      	mov	r0, r9
 800b38e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b390:	4622      	mov	r2, r4
 800b392:	f002 f827 	bl	800d3e4 <__lshift>
 800b396:	900c      	str	r0, [sp, #48]	; 0x30
 800b398:	2d00      	cmp	r5, #0
 800b39a:	f040 83f0 	bne.w	800bb7e <_dtoa_r+0xf16>
 800b39e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b3a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3a2:	f108 0401 	add.w	r4, r8, #1
 800b3a6:	eb08 0100 	add.w	r1, r8, r0
 800b3aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b3ac:	f00a 0201 	and.w	r2, sl, #1
 800b3b0:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b3b4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800b3b8:	9109      	str	r1, [sp, #36]	; 0x24
 800b3ba:	920a      	str	r2, [sp, #40]	; 0x28
 800b3bc:	4639      	mov	r1, r7
 800b3be:	4640      	mov	r0, r8
 800b3c0:	f7ff fada 	bl	800a978 <quorem>
 800b3c4:	4629      	mov	r1, r5
 800b3c6:	4682      	mov	sl, r0
 800b3c8:	4640      	mov	r0, r8
 800b3ca:	f002 f8c1 	bl	800d550 <__mcmp>
 800b3ce:	4632      	mov	r2, r6
 800b3d0:	9006      	str	r0, [sp, #24]
 800b3d2:	4639      	mov	r1, r7
 800b3d4:	4648      	mov	r0, r9
 800b3d6:	f002 f8e9 	bl	800d5ac <__mdiff>
 800b3da:	68c3      	ldr	r3, [r0, #12]
 800b3dc:	4602      	mov	r2, r0
 800b3de:	1e60      	subs	r0, r4, #1
 800b3e0:	9008      	str	r0, [sp, #32]
 800b3e2:	f10a 0b30 	add.w	fp, sl, #48	; 0x30
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	f000 8282 	beq.w	800b8f0 <_dtoa_r+0xc88>
 800b3ec:	4648      	mov	r0, r9
 800b3ee:	4611      	mov	r1, r2
 800b3f0:	f001 fcc8 	bl	800cd84 <_Bfree>
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	9906      	ldr	r1, [sp, #24]
 800b3f8:	2900      	cmp	r1, #0
 800b3fa:	f2c0 8366 	blt.w	800baca <_dtoa_r+0xe62>
 800b3fe:	d105      	bne.n	800b40c <_dtoa_r+0x7a4>
 800b400:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b402:	b91a      	cbnz	r2, 800b40c <_dtoa_r+0x7a4>
 800b404:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b406:	2800      	cmp	r0, #0
 800b408:	f000 835f 	beq.w	800baca <_dtoa_r+0xe62>
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	f300 83ce 	bgt.w	800bbae <_dtoa_r+0xf46>
 800b412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b414:	f804 bc01 	strb.w	fp, [r4, #-1]
 800b418:	429c      	cmp	r4, r3
 800b41a:	46a2      	mov	sl, r4
 800b41c:	f000 83d7 	beq.w	800bbce <_dtoa_r+0xf66>
 800b420:	4641      	mov	r1, r8
 800b422:	220a      	movs	r2, #10
 800b424:	2300      	movs	r3, #0
 800b426:	4648      	mov	r0, r9
 800b428:	f001 fcb6 	bl	800cd98 <__multadd>
 800b42c:	42b5      	cmp	r5, r6
 800b42e:	4680      	mov	r8, r0
 800b430:	f000 8288 	beq.w	800b944 <_dtoa_r+0xcdc>
 800b434:	4629      	mov	r1, r5
 800b436:	220a      	movs	r2, #10
 800b438:	2300      	movs	r3, #0
 800b43a:	4648      	mov	r0, r9
 800b43c:	f001 fcac 	bl	800cd98 <__multadd>
 800b440:	4631      	mov	r1, r6
 800b442:	4605      	mov	r5, r0
 800b444:	220a      	movs	r2, #10
 800b446:	4648      	mov	r0, r9
 800b448:	2300      	movs	r3, #0
 800b44a:	f001 fca5 	bl	800cd98 <__multadd>
 800b44e:	3401      	adds	r4, #1
 800b450:	4606      	mov	r6, r0
 800b452:	e7b3      	b.n	800b3bc <_dtoa_r+0x754>
 800b454:	f1ba 0f00 	cmp.w	sl, #0
 800b458:	f47f aebb 	bne.w	800b1d2 <_dtoa_r+0x56a>
 800b45c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b460:	4658      	mov	r0, fp
 800b462:	2b00      	cmp	r3, #0
 800b464:	f040 8476 	bne.w	800bd54 <_dtoa_r+0x10ec>
 800b468:	2500      	movs	r5, #0
 800b46a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800b46e:	4005      	ands	r5, r0
 800b470:	2d00      	cmp	r5, #0
 800b472:	f43f aeaf 	beq.w	800b1d4 <_dtoa_r+0x56c>
 800b476:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b478:	9808      	ldr	r0, [sp, #32]
 800b47a:	1c4a      	adds	r2, r1, #1
 800b47c:	1c43      	adds	r3, r0, #1
 800b47e:	920a      	str	r2, [sp, #40]	; 0x28
 800b480:	9308      	str	r3, [sp, #32]
 800b482:	2501      	movs	r5, #1
 800b484:	e6a6      	b.n	800b1d4 <_dtoa_r+0x56c>
 800b486:	2001      	movs	r0, #1
 800b488:	900d      	str	r0, [sp, #52]	; 0x34
 800b48a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800b48c:	2a00      	cmp	r2, #0
 800b48e:	f340 8317 	ble.w	800bac0 <_dtoa_r+0xe58>
 800b492:	4614      	mov	r4, r2
 800b494:	9211      	str	r2, [sp, #68]	; 0x44
 800b496:	9209      	str	r2, [sp, #36]	; 0x24
 800b498:	2100      	movs	r1, #0
 800b49a:	2c17      	cmp	r4, #23
 800b49c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b4a0:	d90a      	bls.n	800b4b8 <_dtoa_r+0x850>
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	2304      	movs	r3, #4
 800b4a6:	005b      	lsls	r3, r3, #1
 800b4a8:	f103 0014 	add.w	r0, r3, #20
 800b4ac:	4611      	mov	r1, r2
 800b4ae:	3201      	adds	r2, #1
 800b4b0:	42a0      	cmp	r0, r4
 800b4b2:	d9f8      	bls.n	800b4a6 <_dtoa_r+0x83e>
 800b4b4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b4b8:	4648      	mov	r0, r9
 800b4ba:	f001 fc3d 	bl	800cd38 <_Balloc>
 800b4be:	2c0e      	cmp	r4, #14
 800b4c0:	4680      	mov	r8, r0
 800b4c2:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800b4c6:	f63f ace6 	bhi.w	800ae96 <_dtoa_r+0x22e>
 800b4ca:	2d00      	cmp	r5, #0
 800b4cc:	f43f ace3 	beq.w	800ae96 <_dtoa_r+0x22e>
 800b4d0:	9f07      	ldr	r7, [sp, #28]
 800b4d2:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 800b4d6:	2f00      	cmp	r7, #0
 800b4d8:	f340 832e 	ble.w	800bb38 <_dtoa_r+0xed0>
 800b4dc:	4899      	ldr	r0, [pc, #612]	; (800b744 <_dtoa_r+0xadc>)
 800b4de:	f007 060f 	and.w	r6, r7, #15
 800b4e2:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 800b4e6:	113e      	asrs	r6, r7, #4
 800b4e8:	e9d1 4500 	ldrd	r4, r5, [r1]
 800b4ec:	06f1      	lsls	r1, r6, #27
 800b4ee:	f140 82e1 	bpl.w	800bab4 <_dtoa_r+0xe4c>
 800b4f2:	4f95      	ldr	r7, [pc, #596]	; (800b748 <_dtoa_r+0xae0>)
 800b4f4:	4650      	mov	r0, sl
 800b4f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b4fa:	4659      	mov	r1, fp
 800b4fc:	f7f5 f866 	bl	80005cc <__aeabi_ddiv>
 800b500:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800b504:	f006 060f 	and.w	r6, r6, #15
 800b508:	2703      	movs	r7, #3
 800b50a:	b186      	cbz	r6, 800b52e <_dtoa_r+0x8c6>
 800b50c:	f8df a238 	ldr.w	sl, [pc, #568]	; 800b748 <_dtoa_r+0xae0>
 800b510:	4620      	mov	r0, r4
 800b512:	4629      	mov	r1, r5
 800b514:	07f2      	lsls	r2, r6, #31
 800b516:	d504      	bpl.n	800b522 <_dtoa_r+0x8ba>
 800b518:	e9da 2300 	ldrd	r2, r3, [sl]
 800b51c:	f7f4 ff2c 	bl	8000378 <__aeabi_dmul>
 800b520:	3701      	adds	r7, #1
 800b522:	1076      	asrs	r6, r6, #1
 800b524:	f10a 0a08 	add.w	sl, sl, #8
 800b528:	d1f4      	bne.n	800b514 <_dtoa_r+0x8ac>
 800b52a:	4604      	mov	r4, r0
 800b52c:	460d      	mov	r5, r1
 800b52e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b532:	4622      	mov	r2, r4
 800b534:	462b      	mov	r3, r5
 800b536:	f7f5 f849 	bl	80005cc <__aeabi_ddiv>
 800b53a:	4682      	mov	sl, r0
 800b53c:	468b      	mov	fp, r1
 800b53e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b540:	b153      	cbz	r3, 800b558 <_dtoa_r+0x8f0>
 800b542:	2300      	movs	r3, #0
 800b544:	4650      	mov	r0, sl
 800b546:	4659      	mov	r1, fp
 800b548:	2200      	movs	r2, #0
 800b54a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800b54e:	f7f5 f985 	bl	800085c <__aeabi_dcmplt>
 800b552:	2800      	cmp	r0, #0
 800b554:	f040 840d 	bne.w	800bd72 <_dtoa_r+0x110a>
 800b558:	4638      	mov	r0, r7
 800b55a:	f7f4 fea7 	bl	80002ac <__aeabi_i2d>
 800b55e:	4652      	mov	r2, sl
 800b560:	465b      	mov	r3, fp
 800b562:	f7f4 ff09 	bl	8000378 <__aeabi_dmul>
 800b566:	2300      	movs	r3, #0
 800b568:	2200      	movs	r2, #0
 800b56a:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800b56e:	f7f4 fd51 	bl	8000014 <__adddf3>
 800b572:	4604      	mov	r4, r0
 800b574:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b576:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800b57a:	2800      	cmp	r0, #0
 800b57c:	f000 825b 	beq.w	800ba36 <_dtoa_r+0xdce>
 800b580:	9e07      	ldr	r6, [sp, #28]
 800b582:	961a      	str	r6, [sp, #104]	; 0x68
 800b584:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b586:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b588:	2900      	cmp	r1, #0
 800b58a:	f000 832a 	beq.w	800bbe2 <_dtoa_r+0xf7a>
 800b58e:	4f6d      	ldr	r7, [pc, #436]	; (800b744 <_dtoa_r+0xadc>)
 800b590:	2100      	movs	r1, #0
 800b592:	eb07 02c6 	add.w	r2, r7, r6, lsl #3
 800b596:	f1a2 0308 	sub.w	r3, r2, #8
 800b59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59e:	2000      	movs	r0, #0
 800b5a0:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800b5a4:	f7f5 f812 	bl	80005cc <__aeabi_ddiv>
 800b5a8:	4622      	mov	r2, r4
 800b5aa:	462b      	mov	r3, r5
 800b5ac:	f7f4 fd30 	bl	8000010 <__aeabi_dsub>
 800b5b0:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800b5b4:	4650      	mov	r0, sl
 800b5b6:	4659      	mov	r1, fp
 800b5b8:	f7f5 f978 	bl	80008ac <__aeabi_d2iz>
 800b5bc:	4604      	mov	r4, r0
 800b5be:	f7f4 fe75 	bl	80002ac <__aeabi_i2d>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	4650      	mov	r0, sl
 800b5c8:	4659      	mov	r1, fp
 800b5ca:	f7f4 fd21 	bl	8000010 <__aeabi_dsub>
 800b5ce:	3430      	adds	r4, #48	; 0x30
 800b5d0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800b5d4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b5d8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800b5dc:	b2e7      	uxtb	r7, r4
 800b5de:	46c2      	mov	sl, r8
 800b5e0:	f80a 7b01 	strb.w	r7, [sl], #1
 800b5e4:	f7f5 f958 	bl	8000898 <__aeabi_dcmpgt>
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	f040 8403 	bne.w	800bdf4 <_dtoa_r+0x118c>
 800b5ee:	2100      	movs	r1, #0
 800b5f0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b5fa:	f7f4 fd09 	bl	8000010 <__aeabi_dsub>
 800b5fe:	4602      	mov	r2, r0
 800b600:	460b      	mov	r3, r1
 800b602:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800b606:	f7f5 f947 	bl	8000898 <__aeabi_dcmpgt>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	f040 841b 	bne.w	800be46 <_dtoa_r+0x11de>
 800b610:	2e01      	cmp	r6, #1
 800b612:	f340 828d 	ble.w	800bb30 <_dtoa_r+0xec8>
 800b616:	ea6f 050a 	mvn.w	r5, sl
 800b61a:	4446      	add	r6, r8
 800b61c:	19af      	adds	r7, r5, r6
 800b61e:	2300      	movs	r3, #0
 800b620:	f007 0401 	and.w	r4, r7, #1
 800b624:	2200      	movs	r2, #0
 800b626:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b62a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800b62e:	9618      	str	r6, [sp, #96]	; 0x60
 800b630:	9416      	str	r4, [sp, #88]	; 0x58
 800b632:	f7f4 fea1 	bl	8000378 <__aeabi_dmul>
 800b636:	2300      	movs	r3, #0
 800b638:	2200      	movs	r2, #0
 800b63a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b63e:	4604      	mov	r4, r0
 800b640:	460d      	mov	r5, r1
 800b642:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b646:	f7f4 fe97 	bl	8000378 <__aeabi_dmul>
 800b64a:	460f      	mov	r7, r1
 800b64c:	4606      	mov	r6, r0
 800b64e:	f7f5 f92d 	bl	80008ac <__aeabi_d2iz>
 800b652:	4683      	mov	fp, r0
 800b654:	f7f4 fe2a 	bl	80002ac <__aeabi_i2d>
 800b658:	4602      	mov	r2, r0
 800b65a:	460b      	mov	r3, r1
 800b65c:	4630      	mov	r0, r6
 800b65e:	4639      	mov	r1, r7
 800b660:	f7f4 fcd6 	bl	8000010 <__aeabi_dsub>
 800b664:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800b668:	b2df      	uxtb	r7, r3
 800b66a:	46d3      	mov	fp, sl
 800b66c:	f80b 7b01 	strb.w	r7, [fp], #1
 800b670:	4622      	mov	r2, r4
 800b672:	462b      	mov	r3, r5
 800b674:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800b678:	46da      	mov	sl, fp
 800b67a:	f7f5 f8ef 	bl	800085c <__aeabi_dcmplt>
 800b67e:	2800      	cmp	r0, #0
 800b680:	f040 80e6 	bne.w	800b850 <_dtoa_r+0xbe8>
 800b684:	2100      	movs	r1, #0
 800b686:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b68a:	2000      	movs	r0, #0
 800b68c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b690:	f7f4 fcbe 	bl	8000010 <__aeabi_dsub>
 800b694:	4622      	mov	r2, r4
 800b696:	462b      	mov	r3, r5
 800b698:	f7f5 f8e0 	bl	800085c <__aeabi_dcmplt>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	f040 83b2 	bne.w	800be06 <_dtoa_r+0x119e>
 800b6a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b6a4:	458b      	cmp	fp, r1
 800b6a6:	f000 8243 	beq.w	800bb30 <_dtoa_r+0xec8>
 800b6aa:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b6ac:	2800      	cmp	r0, #0
 800b6ae:	d040      	beq.n	800b732 <_dtoa_r+0xaca>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	f7f4 fe5c 	bl	8000378 <__aeabi_dmul>
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b6c8:	4604      	mov	r4, r0
 800b6ca:	460d      	mov	r5, r1
 800b6cc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800b6d0:	f7f4 fe52 	bl	8000378 <__aeabi_dmul>
 800b6d4:	460f      	mov	r7, r1
 800b6d6:	4606      	mov	r6, r0
 800b6d8:	f7f5 f8e8 	bl	80008ac <__aeabi_d2iz>
 800b6dc:	4682      	mov	sl, r0
 800b6de:	f7f4 fde5 	bl	80002ac <__aeabi_i2d>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	4639      	mov	r1, r7
 800b6ea:	f7f4 fc91 	bl	8000010 <__aeabi_dsub>
 800b6ee:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 800b6f2:	b2d7      	uxtb	r7, r2
 800b6f4:	f80b 7b01 	strb.w	r7, [fp], #1
 800b6f8:	4622      	mov	r2, r4
 800b6fa:	462b      	mov	r3, r5
 800b6fc:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800b700:	46da      	mov	sl, fp
 800b702:	f7f5 f8ab 	bl	800085c <__aeabi_dcmplt>
 800b706:	2800      	cmp	r0, #0
 800b708:	f040 80a2 	bne.w	800b850 <_dtoa_r+0xbe8>
 800b70c:	2100      	movs	r1, #0
 800b70e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b712:	2000      	movs	r0, #0
 800b714:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b718:	f7f4 fc7a 	bl	8000010 <__aeabi_dsub>
 800b71c:	4622      	mov	r2, r4
 800b71e:	462b      	mov	r3, r5
 800b720:	f7f5 f89c 	bl	800085c <__aeabi_dcmplt>
 800b724:	2800      	cmp	r0, #0
 800b726:	f040 836e 	bne.w	800be06 <_dtoa_r+0x119e>
 800b72a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b72c:	459b      	cmp	fp, r3
 800b72e:	f000 81ff 	beq.w	800bb30 <_dtoa_r+0xec8>
 800b732:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
 800b736:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
 800b73a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
 800b73e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800b742:	e050      	b.n	800b7e6 <_dtoa_r+0xb7e>
 800b744:	0800e658 	.word	0x0800e658
 800b748:	0800e720 	.word	0x0800e720
 800b74c:	2100      	movs	r1, #0
 800b74e:	2000      	movs	r0, #0
 800b750:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b754:	f7f4 fc5c 	bl	8000010 <__aeabi_dsub>
 800b758:	4622      	mov	r2, r4
 800b75a:	462b      	mov	r3, r5
 800b75c:	f7f5 f87e 	bl	800085c <__aeabi_dcmplt>
 800b760:	2300      	movs	r3, #0
 800b762:	2200      	movs	r2, #0
 800b764:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b768:	2800      	cmp	r0, #0
 800b76a:	f040 8347 	bne.w	800bdfc <_dtoa_r+0x1194>
 800b76e:	4620      	mov	r0, r4
 800b770:	4629      	mov	r1, r5
 800b772:	f7f4 fe01 	bl	8000378 <__aeabi_dmul>
 800b776:	2300      	movs	r3, #0
 800b778:	2200      	movs	r2, #0
 800b77a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b77e:	4604      	mov	r4, r0
 800b780:	460d      	mov	r5, r1
 800b782:	4630      	mov	r0, r6
 800b784:	4639      	mov	r1, r7
 800b786:	f7f4 fdf7 	bl	8000378 <__aeabi_dmul>
 800b78a:	460f      	mov	r7, r1
 800b78c:	4606      	mov	r6, r0
 800b78e:	f7f5 f88d 	bl	80008ac <__aeabi_d2iz>
 800b792:	4682      	mov	sl, r0
 800b794:	f7f4 fd8a 	bl	80002ac <__aeabi_i2d>
 800b798:	4602      	mov	r2, r0
 800b79a:	460b      	mov	r3, r1
 800b79c:	4630      	mov	r0, r6
 800b79e:	4639      	mov	r1, r7
 800b7a0:	f7f4 fc36 	bl	8000010 <__aeabi_dsub>
 800b7a4:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 800b7a8:	fa5f f883 	uxtb.w	r8, r3
 800b7ac:	f80b 8b01 	strb.w	r8, [fp], #1
 800b7b0:	4622      	mov	r2, r4
 800b7b2:	462b      	mov	r3, r5
 800b7b4:	4606      	mov	r6, r0
 800b7b6:	460f      	mov	r7, r1
 800b7b8:	f7f5 f850 	bl	800085c <__aeabi_dcmplt>
 800b7bc:	46da      	mov	sl, fp
 800b7be:	4632      	mov	r2, r6
 800b7c0:	463b      	mov	r3, r7
 800b7c2:	2800      	cmp	r0, #0
 800b7c4:	d140      	bne.n	800b848 <_dtoa_r+0xbe0>
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	2000      	movs	r0, #0
 800b7ca:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b7ce:	f7f4 fc1f 	bl	8000010 <__aeabi_dsub>
 800b7d2:	4622      	mov	r2, r4
 800b7d4:	462b      	mov	r3, r5
 800b7d6:	f7f5 f841 	bl	800085c <__aeabi_dcmplt>
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	f040 830e 	bne.w	800bdfc <_dtoa_r+0x1194>
 800b7e0:	45cb      	cmp	fp, r9
 800b7e2:	f000 81a1 	beq.w	800bb28 <_dtoa_r+0xec0>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	4629      	mov	r1, r5
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b7f2:	f7f4 fdc1 	bl	8000378 <__aeabi_dmul>
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b7fe:	4604      	mov	r4, r0
 800b800:	460d      	mov	r5, r1
 800b802:	4630      	mov	r0, r6
 800b804:	4639      	mov	r1, r7
 800b806:	f7f4 fdb7 	bl	8000378 <__aeabi_dmul>
 800b80a:	460f      	mov	r7, r1
 800b80c:	4606      	mov	r6, r0
 800b80e:	f7f5 f84d 	bl	80008ac <__aeabi_d2iz>
 800b812:	4680      	mov	r8, r0
 800b814:	f7f4 fd4a 	bl	80002ac <__aeabi_i2d>
 800b818:	4602      	mov	r2, r0
 800b81a:	460b      	mov	r3, r1
 800b81c:	4630      	mov	r0, r6
 800b81e:	4639      	mov	r1, r7
 800b820:	f7f4 fbf6 	bl	8000010 <__aeabi_dsub>
 800b824:	f108 0230 	add.w	r2, r8, #48	; 0x30
 800b828:	46da      	mov	sl, fp
 800b82a:	fa5f f882 	uxtb.w	r8, r2
 800b82e:	f80a 8b01 	strb.w	r8, [sl], #1
 800b832:	4622      	mov	r2, r4
 800b834:	462b      	mov	r3, r5
 800b836:	4606      	mov	r6, r0
 800b838:	460f      	mov	r7, r1
 800b83a:	f7f5 f80f 	bl	800085c <__aeabi_dcmplt>
 800b83e:	46d3      	mov	fp, sl
 800b840:	4632      	mov	r2, r6
 800b842:	463b      	mov	r3, r7
 800b844:	2800      	cmp	r0, #0
 800b846:	d081      	beq.n	800b74c <_dtoa_r+0xae4>
 800b848:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b84c:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 800b850:	981a      	ldr	r0, [sp, #104]	; 0x68
 800b852:	9007      	str	r0, [sp, #28]
 800b854:	e41f      	b.n	800b096 <_dtoa_r+0x42e>
 800b856:	2400      	movs	r4, #0
 800b858:	940d      	str	r4, [sp, #52]	; 0x34
 800b85a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800b85c:	9b07      	ldr	r3, [sp, #28]
 800b85e:	18c2      	adds	r2, r0, r3
 800b860:	1c54      	adds	r4, r2, #1
 800b862:	2c00      	cmp	r4, #0
 800b864:	9211      	str	r2, [sp, #68]	; 0x44
 800b866:	9409      	str	r4, [sp, #36]	; 0x24
 800b868:	f73f ae16 	bgt.w	800b498 <_dtoa_r+0x830>
 800b86c:	2100      	movs	r1, #0
 800b86e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b872:	e621      	b.n	800b4b8 <_dtoa_r+0x850>
 800b874:	2101      	movs	r1, #1
 800b876:	910d      	str	r1, [sp, #52]	; 0x34
 800b878:	e7ef      	b.n	800b85a <_dtoa_r+0xbf2>
 800b87a:	2300      	movs	r3, #0
 800b87c:	930d      	str	r3, [sp, #52]	; 0x34
 800b87e:	e604      	b.n	800b48a <_dtoa_r+0x822>
 800b880:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b882:	2900      	cmp	r1, #0
 800b884:	f73f ab1a 	bgt.w	800aebc <_dtoa_r+0x254>
 800b888:	f040 82cd 	bne.w	800be26 <_dtoa_r+0x11be>
 800b88c:	2300      	movs	r3, #0
 800b88e:	2200      	movs	r2, #0
 800b890:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800b894:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b898:	f7f4 fd6e 	bl	8000378 <__aeabi_dmul>
 800b89c:	4652      	mov	r2, sl
 800b89e:	465b      	mov	r3, fp
 800b8a0:	f7f4 fff0 	bl	8000884 <__aeabi_dcmpge>
 800b8a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b8a6:	970c      	str	r7, [sp, #48]	; 0x30
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	f000 80aa 	beq.w	800ba02 <_dtoa_r+0xd9a>
 800b8ae:	9d29      	ldr	r5, [sp, #164]	; 0xa4
 800b8b0:	46c2      	mov	sl, r8
 800b8b2:	43e9      	mvns	r1, r5
 800b8b4:	9107      	str	r1, [sp, #28]
 800b8b6:	4648      	mov	r0, r9
 800b8b8:	4639      	mov	r1, r7
 800b8ba:	f001 fa63 	bl	800cd84 <_Bfree>
 800b8be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8c0:	2a00      	cmp	r2, #0
 800b8c2:	f43f abe8 	beq.w	800b096 <_dtoa_r+0x42e>
 800b8c6:	4648      	mov	r0, r9
 800b8c8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b8ca:	f001 fa5b 	bl	800cd84 <_Bfree>
 800b8ce:	f7ff bbe2 	b.w	800b096 <_dtoa_r+0x42e>
 800b8d2:	4648      	mov	r0, r9
 800b8d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8d6:	f001 fd3b 	bl	800d350 <__pow5mult>
 800b8da:	900b      	str	r0, [sp, #44]	; 0x2c
 800b8dc:	e467      	b.n	800b1ae <_dtoa_r+0x546>
 800b8de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8e0:	2a00      	cmp	r2, #0
 800b8e2:	f000 823a 	beq.w	800bd5a <_dtoa_r+0x10f2>
 800b8e6:	f200 4733 	addw	r7, r0, #1075	; 0x433
 800b8ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b8ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b8ee:	e427      	b.n	800b140 <_dtoa_r+0x4d8>
 800b8f0:	4611      	mov	r1, r2
 800b8f2:	4640      	mov	r0, r8
 800b8f4:	9203      	str	r2, [sp, #12]
 800b8f6:	f001 fe2b 	bl	800d550 <__mcmp>
 800b8fa:	9903      	ldr	r1, [sp, #12]
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	4648      	mov	r0, r9
 800b900:	9303      	str	r3, [sp, #12]
 800b902:	f001 fa3f 	bl	800cd84 <_Bfree>
 800b906:	9b03      	ldr	r3, [sp, #12]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f47f ad74 	bne.w	800b3f6 <_dtoa_r+0x78e>
 800b90e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b910:	2a00      	cmp	r2, #0
 800b912:	f47f ad70 	bne.w	800b3f6 <_dtoa_r+0x78e>
 800b916:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b918:	2800      	cmp	r0, #0
 800b91a:	f47f ad6c 	bne.w	800b3f6 <_dtoa_r+0x78e>
 800b91e:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800b922:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800b926:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b92a:	f000 80e7 	beq.w	800bafc <_dtoa_r+0xe94>
 800b92e:	9806      	ldr	r0, [sp, #24]
 800b930:	2800      	cmp	r0, #0
 800b932:	dd01      	ble.n	800b938 <_dtoa_r+0xcd0>
 800b934:	f10a 0b31 	add.w	fp, sl, #49	; 0x31
 800b938:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b93c:	f80a bb01 	strb.w	fp, [sl], #1
 800b940:	960c      	str	r6, [sp, #48]	; 0x30
 800b942:	e4d7      	b.n	800b2f4 <_dtoa_r+0x68c>
 800b944:	4629      	mov	r1, r5
 800b946:	4648      	mov	r0, r9
 800b948:	220a      	movs	r2, #10
 800b94a:	2300      	movs	r3, #0
 800b94c:	f001 fa24 	bl	800cd98 <__multadd>
 800b950:	3401      	adds	r4, #1
 800b952:	4605      	mov	r5, r0
 800b954:	4606      	mov	r6, r0
 800b956:	e531      	b.n	800b3bc <_dtoa_r+0x754>
 800b958:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b95a:	4639      	mov	r1, r7
 800b95c:	f7ff f80c 	bl	800a978 <quorem>
 800b960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b962:	2501      	movs	r5, #1
 800b964:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800b968:	42ab      	cmp	r3, r5
 800b96a:	f888 b000 	strb.w	fp, [r8]
 800b96e:	f77f ac8e 	ble.w	800b28e <_dtoa_r+0x626>
 800b972:	4648      	mov	r0, r9
 800b974:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b976:	220a      	movs	r2, #10
 800b978:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b97a:	f001 fa0d 	bl	800cd98 <__multadd>
 800b97e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b982:	900b      	str	r0, [sp, #44]	; 0x2c
 800b984:	4606      	mov	r6, r0
 800b986:	e472      	b.n	800b26e <_dtoa_r+0x606>
 800b988:	9b07      	ldr	r3, [sp, #28]
 800b98a:	2431      	movs	r4, #49	; 0x31
 800b98c:	1c59      	adds	r1, r3, #1
 800b98e:	9107      	str	r1, [sp, #28]
 800b990:	f888 4000 	strb.w	r4, [r8]
 800b994:	e4ae      	b.n	800b2f4 <_dtoa_r+0x68c>
 800b996:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b998:	4639      	mov	r1, r7
 800b99a:	f001 fdd9 	bl	800d550 <__mcmp>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	f6bf ac44 	bge.w	800b22c <_dtoa_r+0x5c4>
 800b9a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b9a6:	220a      	movs	r2, #10
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	4648      	mov	r0, r9
 800b9ac:	f001 f9f4 	bl	800cd98 <__multadd>
 800b9b0:	9b07      	ldr	r3, [sp, #28]
 800b9b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9b4:	1e59      	subs	r1, r3, #1
 800b9b6:	900b      	str	r0, [sp, #44]	; 0x2c
 800b9b8:	9107      	str	r1, [sp, #28]
 800b9ba:	2a00      	cmp	r2, #0
 800b9bc:	f040 8235 	bne.w	800be2a <_dtoa_r+0x11c2>
 800b9c0:	9811      	ldr	r0, [sp, #68]	; 0x44
 800b9c2:	9009      	str	r0, [sp, #36]	; 0x24
 800b9c4:	e432      	b.n	800b22c <_dtoa_r+0x5c4>
 800b9c6:	6938      	ldr	r0, [r7, #16]
 800b9c8:	eb07 0380 	add.w	r3, r7, r0, lsl #2
 800b9cc:	6918      	ldr	r0, [r3, #16]
 800b9ce:	f001 fb01 	bl	800cfd4 <__hi0bits>
 800b9d2:	f1c0 0220 	rsb	r2, r0, #32
 800b9d6:	e402      	b.n	800b1de <_dtoa_r+0x576>
 800b9d8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b9da:	2a02      	cmp	r2, #2
 800b9dc:	f77f ac2a 	ble.w	800b234 <_dtoa_r+0x5cc>
 800b9e0:	2900      	cmp	r1, #0
 800b9e2:	f47f af64 	bne.w	800b8ae <_dtoa_r+0xc46>
 800b9e6:	4639      	mov	r1, r7
 800b9e8:	2205      	movs	r2, #5
 800b9ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9ec:	4648      	mov	r0, r9
 800b9ee:	f001 f9d3 	bl	800cd98 <__multadd>
 800b9f2:	4607      	mov	r7, r0
 800b9f4:	4639      	mov	r1, r7
 800b9f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b9f8:	f001 fdaa 	bl	800d550 <__mcmp>
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	f77f af56 	ble.w	800b8ae <_dtoa_r+0xc46>
 800ba02:	9807      	ldr	r0, [sp, #28]
 800ba04:	46c2      	mov	sl, r8
 800ba06:	2331      	movs	r3, #49	; 0x31
 800ba08:	1c44      	adds	r4, r0, #1
 800ba0a:	f80a 3b01 	strb.w	r3, [sl], #1
 800ba0e:	9407      	str	r4, [sp, #28]
 800ba10:	e751      	b.n	800b8b6 <_dtoa_r+0xc4e>
 800ba12:	4638      	mov	r0, r7
 800ba14:	f7f4 fc4a 	bl	80002ac <__aeabi_i2d>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	460b      	mov	r3, r1
 800ba1c:	4650      	mov	r0, sl
 800ba1e:	4659      	mov	r1, fp
 800ba20:	f7f4 fcaa 	bl	8000378 <__aeabi_dmul>
 800ba24:	2300      	movs	r3, #0
 800ba26:	2200      	movs	r2, #0
 800ba28:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800ba2c:	f7f4 faf2 	bl	8000014 <__adddf3>
 800ba30:	4604      	mov	r4, r0
 800ba32:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800ba36:	2300      	movs	r3, #0
 800ba38:	2200      	movs	r2, #0
 800ba3a:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800ba3e:	4650      	mov	r0, sl
 800ba40:	4659      	mov	r1, fp
 800ba42:	f7f4 fae5 	bl	8000010 <__aeabi_dsub>
 800ba46:	4622      	mov	r2, r4
 800ba48:	462b      	mov	r3, r5
 800ba4a:	4682      	mov	sl, r0
 800ba4c:	468b      	mov	fp, r1
 800ba4e:	f7f4 ff23 	bl	8000898 <__aeabi_dcmpgt>
 800ba52:	4607      	mov	r7, r0
 800ba54:	2800      	cmp	r0, #0
 800ba56:	f040 80c1 	bne.w	800bbdc <_dtoa_r+0xf74>
 800ba5a:	4622      	mov	r2, r4
 800ba5c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800ba60:	4650      	mov	r0, sl
 800ba62:	4659      	mov	r1, fp
 800ba64:	f7f4 fefa 	bl	800085c <__aeabi_dcmplt>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d061      	beq.n	800bb30 <_dtoa_r+0xec8>
 800ba6c:	970c      	str	r7, [sp, #48]	; 0x30
 800ba6e:	e71e      	b.n	800b8ae <_dtoa_r+0xc46>
 800ba70:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800ba74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba78:	f7ff bb0d 	b.w	800b096 <_dtoa_r+0x42e>
 800ba7c:	4648      	mov	r0, r9
 800ba7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba82:	f001 fc65 	bl	800d350 <__pow5mult>
 800ba86:	900b      	str	r0, [sp, #44]	; 0x2c
 800ba88:	f7ff bb91 	b.w	800b1ae <_dtoa_r+0x546>
 800ba8c:	9d07      	ldr	r5, [sp, #28]
 800ba8e:	2230      	movs	r2, #48	; 0x30
 800ba90:	1c69      	adds	r1, r5, #1
 800ba92:	4643      	mov	r3, r8
 800ba94:	2431      	movs	r4, #49	; 0x31
 800ba96:	f888 2000 	strb.w	r2, [r8]
 800ba9a:	9107      	str	r1, [sp, #28]
 800ba9c:	701c      	strb	r4, [r3, #0]
 800ba9e:	f7ff bafa 	b.w	800b096 <_dtoa_r+0x42e>
 800baa2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800baa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800baa6:	1bc5      	subs	r5, r0, r7
 800baa8:	195c      	adds	r4, r3, r5
 800baaa:	940f      	str	r4, [sp, #60]	; 0x3c
 800baac:	900e      	str	r0, [sp, #56]	; 0x38
 800baae:	2500      	movs	r5, #0
 800bab0:	f7ff bb40 	b.w	800b134 <_dtoa_r+0x4cc>
 800bab4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bab8:	2702      	movs	r7, #2
 800baba:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800babe:	e524      	b.n	800b50a <_dtoa_r+0x8a2>
 800bac0:	2401      	movs	r4, #1
 800bac2:	9411      	str	r4, [sp, #68]	; 0x44
 800bac4:	9409      	str	r4, [sp, #36]	; 0x24
 800bac6:	9429      	str	r4, [sp, #164]	; 0xa4
 800bac8:	e6d0      	b.n	800b86c <_dtoa_r+0xc04>
 800baca:	2b00      	cmp	r3, #0
 800bacc:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800bad0:	465c      	mov	r4, fp
 800bad2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bad6:	f77f af2f 	ble.w	800b938 <_dtoa_r+0xcd0>
 800bada:	2201      	movs	r2, #1
 800badc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bade:	4648      	mov	r0, r9
 800bae0:	f001 fc80 	bl	800d3e4 <__lshift>
 800bae4:	4639      	mov	r1, r7
 800bae6:	900b      	str	r0, [sp, #44]	; 0x2c
 800bae8:	f001 fd32 	bl	800d550 <__mcmp>
 800baec:	2800      	cmp	r0, #0
 800baee:	f340 8193 	ble.w	800be18 <_dtoa_r+0x11b0>
 800baf2:	2c39      	cmp	r4, #57	; 0x39
 800baf4:	f10a 0b31 	add.w	fp, sl, #49	; 0x31
 800baf8:	f47f af1e 	bne.w	800b938 <_dtoa_r+0xcd0>
 800bafc:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bb00:	2239      	movs	r2, #57	; 0x39
 800bb02:	f80a 2b01 	strb.w	r2, [sl], #1
 800bb06:	960c      	str	r6, [sp, #48]	; 0x30
 800bb08:	f7ff bbd7 	b.w	800b2ba <_dtoa_r+0x652>
 800bb0c:	d103      	bne.n	800bb16 <_dtoa_r+0xeae>
 800bb0e:	f01b 0f01 	tst.w	fp, #1
 800bb12:	f47f abd0 	bne.w	800b2b6 <_dtoa_r+0x64e>
 800bb16:	4652      	mov	r2, sl
 800bb18:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800bb1c:	4692      	mov	sl, r2
 800bb1e:	3a01      	subs	r2, #1
 800bb20:	2930      	cmp	r1, #48	; 0x30
 800bb22:	d0f9      	beq.n	800bb18 <_dtoa_r+0xeb0>
 800bb24:	f7ff bbe6 	b.w	800b2f4 <_dtoa_r+0x68c>
 800bb28:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800bb2c:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 800bb30:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800bb34:	f7ff b9af 	b.w	800ae96 <_dtoa_r+0x22e>
 800bb38:	9d07      	ldr	r5, [sp, #28]
 800bb3a:	426c      	negs	r4, r5
 800bb3c:	2c00      	cmp	r4, #0
 800bb3e:	f000 8113 	beq.w	800bd68 <_dtoa_r+0x1100>
 800bb42:	4bb3      	ldr	r3, [pc, #716]	; (800be10 <_dtoa_r+0x11a8>)
 800bb44:	f004 010f 	and.w	r1, r4, #15
 800bb48:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 800bb4c:	ca0c      	ldmia	r2, {r2, r3}
 800bb4e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800bb52:	f7f4 fc11 	bl	8000378 <__aeabi_dmul>
 800bb56:	1124      	asrs	r4, r4, #4
 800bb58:	4682      	mov	sl, r0
 800bb5a:	468b      	mov	fp, r1
 800bb5c:	f000 8170 	beq.w	800be40 <_dtoa_r+0x11d8>
 800bb60:	4dac      	ldr	r5, [pc, #688]	; (800be14 <_dtoa_r+0x11ac>)
 800bb62:	2702      	movs	r7, #2
 800bb64:	07e3      	lsls	r3, r4, #31
 800bb66:	d504      	bpl.n	800bb72 <_dtoa_r+0xf0a>
 800bb68:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bb6c:	f7f4 fc04 	bl	8000378 <__aeabi_dmul>
 800bb70:	3701      	adds	r7, #1
 800bb72:	3508      	adds	r5, #8
 800bb74:	1064      	asrs	r4, r4, #1
 800bb76:	d1f5      	bne.n	800bb64 <_dtoa_r+0xefc>
 800bb78:	4682      	mov	sl, r0
 800bb7a:	468b      	mov	fp, r1
 800bb7c:	e4df      	b.n	800b53e <_dtoa_r+0x8d6>
 800bb7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb80:	4648      	mov	r0, r9
 800bb82:	6851      	ldr	r1, [r2, #4]
 800bb84:	f001 f8d8 	bl	800cd38 <_Balloc>
 800bb88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bb8a:	4604      	mov	r4, r0
 800bb8c:	692b      	ldr	r3, [r5, #16]
 800bb8e:	4629      	mov	r1, r5
 800bb90:	1c9e      	adds	r6, r3, #2
 800bb92:	00b2      	lsls	r2, r6, #2
 800bb94:	310c      	adds	r1, #12
 800bb96:	f100 000c 	add.w	r0, r0, #12
 800bb9a:	f001 f81f 	bl	800cbdc <memcpy>
 800bb9e:	4648      	mov	r0, r9
 800bba0:	4621      	mov	r1, r4
 800bba2:	2201      	movs	r2, #1
 800bba4:	f001 fc1e 	bl	800d3e4 <__lshift>
 800bba8:	4606      	mov	r6, r0
 800bbaa:	f7ff bbf9 	b.w	800b3a0 <_dtoa_r+0x738>
 800bbae:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800bbb2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800bbb6:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bbba:	d09f      	beq.n	800bafc <_dtoa_r+0xe94>
 800bbbc:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bbc0:	f10b 0e01 	add.w	lr, fp, #1
 800bbc4:	f80a eb01 	strb.w	lr, [sl], #1
 800bbc8:	960c      	str	r6, [sp, #48]	; 0x30
 800bbca:	f7ff bb93 	b.w	800b2f4 <_dtoa_r+0x68c>
 800bbce:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800bbd2:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bbd6:	960c      	str	r6, [sp, #48]	; 0x30
 800bbd8:	f7ff bb61 	b.w	800b29e <_dtoa_r+0x636>
 800bbdc:	2700      	movs	r7, #0
 800bbde:	970c      	str	r7, [sp, #48]	; 0x30
 800bbe0:	e70f      	b.n	800ba02 <_dtoa_r+0xd9a>
 800bbe2:	4a8b      	ldr	r2, [pc, #556]	; (800be10 <_dtoa_r+0x11a8>)
 800bbe4:	1e73      	subs	r3, r6, #1
 800bbe6:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800bbea:	9312      	str	r3, [sp, #72]	; 0x48
 800bbec:	4622      	mov	r2, r4
 800bbee:	462b      	mov	r3, r5
 800bbf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bbf4:	f7f4 fbc0 	bl	8000378 <__aeabi_dmul>
 800bbf8:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800bbfc:	4650      	mov	r0, sl
 800bbfe:	4659      	mov	r1, fp
 800bc00:	f7f4 fe54 	bl	80008ac <__aeabi_d2iz>
 800bc04:	4607      	mov	r7, r0
 800bc06:	f7f4 fb51 	bl	80002ac <__aeabi_i2d>
 800bc0a:	460b      	mov	r3, r1
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	4659      	mov	r1, fp
 800bc10:	4650      	mov	r0, sl
 800bc12:	f7f4 f9fd 	bl	8000010 <__aeabi_dsub>
 800bc16:	46c2      	mov	sl, r8
 800bc18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bc1c:	2e01      	cmp	r6, #1
 800bc1e:	4604      	mov	r4, r0
 800bc20:	460d      	mov	r5, r1
 800bc22:	f80a 3b01 	strb.w	r3, [sl], #1
 800bc26:	d07c      	beq.n	800bd22 <_dtoa_r+0x10ba>
 800bc28:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 800bc2c:	eb04 0b06 	add.w	fp, r4, r6
 800bc30:	ea6f 0508 	mvn.w	r5, r8
 800bc34:	eb05 060b 	add.w	r6, r5, fp
 800bc38:	2300      	movs	r3, #0
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bc40:	f006 0701 	and.w	r7, r6, #1
 800bc44:	9716      	str	r7, [sp, #88]	; 0x58
 800bc46:	f7f4 fb97 	bl	8000378 <__aeabi_dmul>
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	4606      	mov	r6, r0
 800bc4e:	f7f4 fe2d 	bl	80008ac <__aeabi_d2iz>
 800bc52:	9003      	str	r0, [sp, #12]
 800bc54:	f7f4 fb2a 	bl	80002ac <__aeabi_i2d>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	4621      	mov	r1, r4
 800bc60:	f7f4 f9d6 	bl	8000010 <__aeabi_dsub>
 800bc64:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800bc68:	45da      	cmp	sl, fp
 800bc6a:	f10c 0230 	add.w	r2, ip, #48	; 0x30
 800bc6e:	4604      	mov	r4, r0
 800bc70:	460d      	mov	r5, r1
 800bc72:	f888 2001 	strb.w	r2, [r8, #1]
 800bc76:	4657      	mov	r7, sl
 800bc78:	d051      	beq.n	800bd1e <_dtoa_r+0x10b6>
 800bc7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bc7c:	b1eb      	cbz	r3, 800bcba <_dtoa_r+0x1052>
 800bc7e:	2300      	movs	r3, #0
 800bc80:	2200      	movs	r2, #0
 800bc82:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bc86:	f7f4 fb77 	bl	8000378 <__aeabi_dmul>
 800bc8a:	460d      	mov	r5, r1
 800bc8c:	4606      	mov	r6, r0
 800bc8e:	f7f4 fe0d 	bl	80008ac <__aeabi_d2iz>
 800bc92:	9003      	str	r0, [sp, #12]
 800bc94:	f7f4 fb0a 	bl	80002ac <__aeabi_i2d>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	4630      	mov	r0, r6
 800bc9e:	4629      	mov	r1, r5
 800bca0:	f7f4 f9b6 	bl	8000010 <__aeabi_dsub>
 800bca4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800bca8:	4657      	mov	r7, sl
 800bcaa:	4604      	mov	r4, r0
 800bcac:	f10c 0030 	add.w	r0, ip, #48	; 0x30
 800bcb0:	f807 0f01 	strb.w	r0, [r7, #1]!
 800bcb4:	455f      	cmp	r7, fp
 800bcb6:	460d      	mov	r5, r1
 800bcb8:	d031      	beq.n	800bd1e <_dtoa_r+0x10b6>
 800bcba:	4620      	mov	r0, r4
 800bcbc:	4629      	mov	r1, r5
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bcc6:	f7f4 fb57 	bl	8000378 <__aeabi_dmul>
 800bcca:	460d      	mov	r5, r1
 800bccc:	4604      	mov	r4, r0
 800bcce:	f7f4 fded 	bl	80008ac <__aeabi_d2iz>
 800bcd2:	4606      	mov	r6, r0
 800bcd4:	f7f4 faea 	bl	80002ac <__aeabi_i2d>
 800bcd8:	4602      	mov	r2, r0
 800bcda:	460b      	mov	r3, r1
 800bcdc:	4620      	mov	r0, r4
 800bcde:	4629      	mov	r1, r5
 800bce0:	f7f4 f996 	bl	8000010 <__aeabi_dsub>
 800bce4:	3630      	adds	r6, #48	; 0x30
 800bce6:	2300      	movs	r3, #0
 800bce8:	2200      	movs	r2, #0
 800bcea:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bcee:	f807 6f01 	strb.w	r6, [r7, #1]!
 800bcf2:	f7f4 fb41 	bl	8000378 <__aeabi_dmul>
 800bcf6:	460d      	mov	r5, r1
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	f7f4 fdd7 	bl	80008ac <__aeabi_d2iz>
 800bcfe:	4606      	mov	r6, r0
 800bd00:	f7f4 fad4 	bl	80002ac <__aeabi_i2d>
 800bd04:	3630      	adds	r6, #48	; 0x30
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	4629      	mov	r1, r5
 800bd0e:	f7f4 f97f 	bl	8000010 <__aeabi_dsub>
 800bd12:	f807 6f01 	strb.w	r6, [r7, #1]!
 800bd16:	455f      	cmp	r7, fp
 800bd18:	d1d1      	bne.n	800bcbe <_dtoa_r+0x1056>
 800bd1a:	4604      	mov	r4, r0
 800bd1c:	460d      	mov	r5, r1
 800bd1e:	9912      	ldr	r1, [sp, #72]	; 0x48
 800bd20:	448a      	add	sl, r1
 800bd22:	2300      	movs	r3, #0
 800bd24:	2200      	movs	r2, #0
 800bd26:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800bd2a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800bd2e:	f7f4 f971 	bl	8000014 <__adddf3>
 800bd32:	4622      	mov	r2, r4
 800bd34:	462b      	mov	r3, r5
 800bd36:	f7f4 fd91 	bl	800085c <__aeabi_dcmplt>
 800bd3a:	2800      	cmp	r0, #0
 800bd3c:	d043      	beq.n	800bdc6 <_dtoa_r+0x115e>
 800bd3e:	981a      	ldr	r0, [sp, #104]	; 0x68
 800bd40:	f81a 7c01 	ldrb.w	r7, [sl, #-1]
 800bd44:	9007      	str	r0, [sp, #28]
 800bd46:	f7ff b988 	b.w	800b05a <_dtoa_r+0x3f2>
 800bd4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bd4c:	2700      	movs	r7, #0
 800bd4e:	1a44      	subs	r4, r0, r1
 800bd50:	f7ff b9f6 	b.w	800b140 <_dtoa_r+0x4d8>
 800bd54:	4655      	mov	r5, sl
 800bd56:	f7ff ba3d 	b.w	800b1d4 <_dtoa_r+0x56c>
 800bd5a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800bd5c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800bd5e:	f1c3 0736 	rsb	r7, r3, #54	; 0x36
 800bd62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bd64:	f7ff b9ec 	b.w	800b140 <_dtoa_r+0x4d8>
 800bd68:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800bd6c:	2702      	movs	r7, #2
 800bd6e:	f7ff bbe6 	b.w	800b53e <_dtoa_r+0x8d6>
 800bd72:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800bd74:	2c00      	cmp	r4, #0
 800bd76:	f43f ae4c 	beq.w	800ba12 <_dtoa_r+0xdaa>
 800bd7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bd7c:	2a00      	cmp	r2, #0
 800bd7e:	f77f aed7 	ble.w	800bb30 <_dtoa_r+0xec8>
 800bd82:	2300      	movs	r3, #0
 800bd84:	2200      	movs	r2, #0
 800bd86:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bd8a:	4650      	mov	r0, sl
 800bd8c:	4659      	mov	r1, fp
 800bd8e:	f7f4 faf3 	bl	8000378 <__aeabi_dmul>
 800bd92:	4682      	mov	sl, r0
 800bd94:	1c78      	adds	r0, r7, #1
 800bd96:	468b      	mov	fp, r1
 800bd98:	f7f4 fa88 	bl	80002ac <__aeabi_i2d>
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	460b      	mov	r3, r1
 800bda0:	4650      	mov	r0, sl
 800bda2:	4659      	mov	r1, fp
 800bda4:	f7f4 fae8 	bl	8000378 <__aeabi_dmul>
 800bda8:	2300      	movs	r3, #0
 800bdaa:	2200      	movs	r2, #0
 800bdac:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800bdb0:	f7f4 f930 	bl	8000014 <__adddf3>
 800bdb4:	4604      	mov	r4, r0
 800bdb6:	9807      	ldr	r0, [sp, #28]
 800bdb8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800bdbc:	1e46      	subs	r6, r0, #1
 800bdbe:	961a      	str	r6, [sp, #104]	; 0x68
 800bdc0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800bdc2:	f7ff bbe0 	b.w	800b586 <_dtoa_r+0x91e>
 800bdc6:	2100      	movs	r1, #0
 800bdc8:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800bdcc:	2000      	movs	r0, #0
 800bdce:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800bdd2:	f7f4 f91d 	bl	8000010 <__aeabi_dsub>
 800bdd6:	4622      	mov	r2, r4
 800bdd8:	462b      	mov	r3, r5
 800bdda:	f7f4 fd5d 	bl	8000898 <__aeabi_dcmpgt>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	f43f aea6 	beq.w	800bb30 <_dtoa_r+0xec8>
 800bde4:	4653      	mov	r3, sl
 800bde6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800bdea:	469a      	mov	sl, r3
 800bdec:	2a30      	cmp	r2, #48	; 0x30
 800bdee:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800bdf2:	d0f8      	beq.n	800bde6 <_dtoa_r+0x117e>
 800bdf4:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800bdf6:	9407      	str	r4, [sp, #28]
 800bdf8:	f7ff b94d 	b.w	800b096 <_dtoa_r+0x42e>
 800bdfc:	4647      	mov	r7, r8
 800bdfe:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 800be02:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800be06:	991a      	ldr	r1, [sp, #104]	; 0x68
 800be08:	9107      	str	r1, [sp, #28]
 800be0a:	f7ff b926 	b.w	800b05a <_dtoa_r+0x3f2>
 800be0e:	bf00      	nop
 800be10:	0800e658 	.word	0x0800e658
 800be14:	0800e720 	.word	0x0800e720
 800be18:	f47f ad8e 	bne.w	800b938 <_dtoa_r+0xcd0>
 800be1c:	f01b 0f01 	tst.w	fp, #1
 800be20:	f43f ad8a 	beq.w	800b938 <_dtoa_r+0xcd0>
 800be24:	e665      	b.n	800baf2 <_dtoa_r+0xe8a>
 800be26:	2700      	movs	r7, #0
 800be28:	e620      	b.n	800ba6c <_dtoa_r+0xe04>
 800be2a:	2300      	movs	r3, #0
 800be2c:	4648      	mov	r0, r9
 800be2e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800be30:	220a      	movs	r2, #10
 800be32:	f000 ffb1 	bl	800cd98 <__multadd>
 800be36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be38:	900c      	str	r0, [sp, #48]	; 0x30
 800be3a:	9309      	str	r3, [sp, #36]	; 0x24
 800be3c:	f7ff b9f6 	b.w	800b22c <_dtoa_r+0x5c4>
 800be40:	2702      	movs	r7, #2
 800be42:	f7ff bb7c 	b.w	800b53e <_dtoa_r+0x8d6>
 800be46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800be48:	9207      	str	r2, [sp, #28]
 800be4a:	f7ff b906 	b.w	800b05a <_dtoa_r+0x3f2>
 800be4e:	f43f a9d9 	beq.w	800b204 <_dtoa_r+0x59c>
 800be52:	f1c0 033c 	rsb	r3, r0, #60	; 0x3c
 800be56:	f7ff ba85 	b.w	800b364 <_dtoa_r+0x6fc>
 800be5a:	2501      	movs	r5, #1
 800be5c:	f7fe bfe2 	b.w	800ae24 <_dtoa_r+0x1bc>

0800be60 <_malloc_trim_r>:
 800be60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be62:	4d22      	ldr	r5, [pc, #136]	; (800beec <_malloc_trim_r+0x8c>)
 800be64:	460f      	mov	r7, r1
 800be66:	4604      	mov	r4, r0
 800be68:	f7fb fc14 	bl	8007694 <__malloc_lock>
 800be6c:	68ab      	ldr	r3, [r5, #8]
 800be6e:	685e      	ldr	r6, [r3, #4]
 800be70:	f026 0603 	bic.w	r6, r6, #3
 800be74:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 800be78:	1bc1      	subs	r1, r0, r7
 800be7a:	0b0a      	lsrs	r2, r1, #12
 800be7c:	1e57      	subs	r7, r2, #1
 800be7e:	033f      	lsls	r7, r7, #12
 800be80:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800be84:	db07      	blt.n	800be96 <_malloc_trim_r+0x36>
 800be86:	2100      	movs	r1, #0
 800be88:	4620      	mov	r0, r4
 800be8a:	f7fb fc3b 	bl	8007704 <_sbrk_r>
 800be8e:	68ab      	ldr	r3, [r5, #8]
 800be90:	1999      	adds	r1, r3, r6
 800be92:	4288      	cmp	r0, r1
 800be94:	d004      	beq.n	800bea0 <_malloc_trim_r+0x40>
 800be96:	4620      	mov	r0, r4
 800be98:	f7fb fbfe 	bl	8007698 <__malloc_unlock>
 800be9c:	2000      	movs	r0, #0
 800be9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bea0:	4279      	negs	r1, r7
 800bea2:	4620      	mov	r0, r4
 800bea4:	f7fb fc2e 	bl	8007704 <_sbrk_r>
 800bea8:	3001      	adds	r0, #1
 800beaa:	d00d      	beq.n	800bec8 <_malloc_trim_r+0x68>
 800beac:	4b10      	ldr	r3, [pc, #64]	; (800bef0 <_malloc_trim_r+0x90>)
 800beae:	68a8      	ldr	r0, [r5, #8]
 800beb0:	681a      	ldr	r2, [r3, #0]
 800beb2:	1bf6      	subs	r6, r6, r7
 800beb4:	f046 0601 	orr.w	r6, r6, #1
 800beb8:	1bd7      	subs	r7, r2, r7
 800beba:	6046      	str	r6, [r0, #4]
 800bebc:	4620      	mov	r0, r4
 800bebe:	601f      	str	r7, [r3, #0]
 800bec0:	f7fb fbea 	bl	8007698 <__malloc_unlock>
 800bec4:	2001      	movs	r0, #1
 800bec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bec8:	2100      	movs	r1, #0
 800beca:	4620      	mov	r0, r4
 800becc:	f7fb fc1a 	bl	8007704 <_sbrk_r>
 800bed0:	68ab      	ldr	r3, [r5, #8]
 800bed2:	1ac2      	subs	r2, r0, r3
 800bed4:	2a0f      	cmp	r2, #15
 800bed6:	ddde      	ble.n	800be96 <_malloc_trim_r+0x36>
 800bed8:	4906      	ldr	r1, [pc, #24]	; (800bef4 <_malloc_trim_r+0x94>)
 800beda:	f042 0201 	orr.w	r2, r2, #1
 800bede:	6809      	ldr	r1, [r1, #0]
 800bee0:	605a      	str	r2, [r3, #4]
 800bee2:	1a40      	subs	r0, r0, r1
 800bee4:	4902      	ldr	r1, [pc, #8]	; (800bef0 <_malloc_trim_r+0x90>)
 800bee6:	6008      	str	r0, [r1, #0]
 800bee8:	e7d5      	b.n	800be96 <_malloc_trim_r+0x36>
 800beea:	bf00      	nop
 800beec:	20000570 	.word	0x20000570
 800bef0:	20000afc 	.word	0x20000afc
 800bef4:	2000097c 	.word	0x2000097c

0800bef8 <_free_r>:
 800bef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800befc:	460d      	mov	r5, r1
 800befe:	4606      	mov	r6, r0
 800bf00:	2900      	cmp	r1, #0
 800bf02:	d055      	beq.n	800bfb0 <_free_r+0xb8>
 800bf04:	f7fb fbc6 	bl	8007694 <__malloc_lock>
 800bf08:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800bf0c:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800c07c <_free_r+0x184>
 800bf10:	f1a5 0408 	sub.w	r4, r5, #8
 800bf14:	f021 0301 	bic.w	r3, r1, #1
 800bf18:	18e2      	adds	r2, r4, r3
 800bf1a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800bf1e:	6857      	ldr	r7, [r2, #4]
 800bf20:	4290      	cmp	r0, r2
 800bf22:	f027 0703 	bic.w	r7, r7, #3
 800bf26:	d065      	beq.n	800bff4 <_free_r+0xfc>
 800bf28:	f011 0101 	ands.w	r1, r1, #1
 800bf2c:	6057      	str	r7, [r2, #4]
 800bf2e:	d032      	beq.n	800bf96 <_free_r+0x9e>
 800bf30:	2100      	movs	r1, #0
 800bf32:	19d0      	adds	r0, r2, r7
 800bf34:	6840      	ldr	r0, [r0, #4]
 800bf36:	07c0      	lsls	r0, r0, #31
 800bf38:	d406      	bmi.n	800bf48 <_free_r+0x50>
 800bf3a:	19db      	adds	r3, r3, r7
 800bf3c:	6890      	ldr	r0, [r2, #8]
 800bf3e:	2900      	cmp	r1, #0
 800bf40:	d04a      	beq.n	800bfd8 <_free_r+0xe0>
 800bf42:	68d2      	ldr	r2, [r2, #12]
 800bf44:	60c2      	str	r2, [r0, #12]
 800bf46:	6090      	str	r0, [r2, #8]
 800bf48:	f043 0001 	orr.w	r0, r3, #1
 800bf4c:	6060      	str	r0, [r4, #4]
 800bf4e:	50e3      	str	r3, [r4, r3]
 800bf50:	b9e1      	cbnz	r1, 800bf8c <_free_r+0x94>
 800bf52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf56:	d32d      	bcc.n	800bfb4 <_free_r+0xbc>
 800bf58:	0a5a      	lsrs	r2, r3, #9
 800bf5a:	2a04      	cmp	r2, #4
 800bf5c:	d866      	bhi.n	800c02c <_free_r+0x134>
 800bf5e:	0998      	lsrs	r0, r3, #6
 800bf60:	3038      	adds	r0, #56	; 0x38
 800bf62:	0042      	lsls	r2, r0, #1
 800bf64:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 800bf68:	f8de 2008 	ldr.w	r2, [lr, #8]
 800bf6c:	4943      	ldr	r1, [pc, #268]	; (800c07c <_free_r+0x184>)
 800bf6e:	4572      	cmp	r2, lr
 800bf70:	d062      	beq.n	800c038 <_free_r+0x140>
 800bf72:	6850      	ldr	r0, [r2, #4]
 800bf74:	f020 0103 	bic.w	r1, r0, #3
 800bf78:	428b      	cmp	r3, r1
 800bf7a:	d202      	bcs.n	800bf82 <_free_r+0x8a>
 800bf7c:	6892      	ldr	r2, [r2, #8]
 800bf7e:	4596      	cmp	lr, r2
 800bf80:	d1f7      	bne.n	800bf72 <_free_r+0x7a>
 800bf82:	68d3      	ldr	r3, [r2, #12]
 800bf84:	60e3      	str	r3, [r4, #12]
 800bf86:	60a2      	str	r2, [r4, #8]
 800bf88:	60d4      	str	r4, [r2, #12]
 800bf8a:	609c      	str	r4, [r3, #8]
 800bf8c:	4630      	mov	r0, r6
 800bf8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf92:	f7fb bb81 	b.w	8007698 <__malloc_unlock>
 800bf96:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800bf9a:	f10c 0808 	add.w	r8, ip, #8
 800bf9e:	1b64      	subs	r4, r4, r5
 800bfa0:	68a0      	ldr	r0, [r4, #8]
 800bfa2:	195b      	adds	r3, r3, r5
 800bfa4:	4540      	cmp	r0, r8
 800bfa6:	d03f      	beq.n	800c028 <_free_r+0x130>
 800bfa8:	68e5      	ldr	r5, [r4, #12]
 800bfaa:	60c5      	str	r5, [r0, #12]
 800bfac:	60a8      	str	r0, [r5, #8]
 800bfae:	e7c0      	b.n	800bf32 <_free_r+0x3a>
 800bfb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfb4:	08d9      	lsrs	r1, r3, #3
 800bfb6:	108a      	asrs	r2, r1, #2
 800bfb8:	2001      	movs	r0, #1
 800bfba:	fa00 f002 	lsl.w	r0, r0, r2
 800bfbe:	eb0c 03c1 	add.w	r3, ip, r1, lsl #3
 800bfc2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bfc6:	689a      	ldr	r2, [r3, #8]
 800bfc8:	4308      	orrs	r0, r1
 800bfca:	60e3      	str	r3, [r4, #12]
 800bfcc:	60a2      	str	r2, [r4, #8]
 800bfce:	f8cc 0004 	str.w	r0, [ip, #4]
 800bfd2:	609c      	str	r4, [r3, #8]
 800bfd4:	60d4      	str	r4, [r2, #12]
 800bfd6:	e7d9      	b.n	800bf8c <_free_r+0x94>
 800bfd8:	4d29      	ldr	r5, [pc, #164]	; (800c080 <_free_r+0x188>)
 800bfda:	42a8      	cmp	r0, r5
 800bfdc:	d1b1      	bne.n	800bf42 <_free_r+0x4a>
 800bfde:	f043 0101 	orr.w	r1, r3, #1
 800bfe2:	f8cc 4014 	str.w	r4, [ip, #20]
 800bfe6:	f8cc 4010 	str.w	r4, [ip, #16]
 800bfea:	60e0      	str	r0, [r4, #12]
 800bfec:	60a0      	str	r0, [r4, #8]
 800bfee:	6061      	str	r1, [r4, #4]
 800bff0:	50e3      	str	r3, [r4, r3]
 800bff2:	e7cb      	b.n	800bf8c <_free_r+0x94>
 800bff4:	18ff      	adds	r7, r7, r3
 800bff6:	07cb      	lsls	r3, r1, #31
 800bff8:	d407      	bmi.n	800c00a <_free_r+0x112>
 800bffa:	f855 0c08 	ldr.w	r0, [r5, #-8]
 800bffe:	1a24      	subs	r4, r4, r0
 800c000:	68e3      	ldr	r3, [r4, #12]
 800c002:	68a2      	ldr	r2, [r4, #8]
 800c004:	183f      	adds	r7, r7, r0
 800c006:	60d3      	str	r3, [r2, #12]
 800c008:	609a      	str	r2, [r3, #8]
 800c00a:	481e      	ldr	r0, [pc, #120]	; (800c084 <_free_r+0x18c>)
 800c00c:	f047 0101 	orr.w	r1, r7, #1
 800c010:	6803      	ldr	r3, [r0, #0]
 800c012:	6061      	str	r1, [r4, #4]
 800c014:	429f      	cmp	r7, r3
 800c016:	f8cc 4008 	str.w	r4, [ip, #8]
 800c01a:	d3b7      	bcc.n	800bf8c <_free_r+0x94>
 800c01c:	4a1a      	ldr	r2, [pc, #104]	; (800c088 <_free_r+0x190>)
 800c01e:	4630      	mov	r0, r6
 800c020:	6811      	ldr	r1, [r2, #0]
 800c022:	f7ff ff1d 	bl	800be60 <_malloc_trim_r>
 800c026:	e7b1      	b.n	800bf8c <_free_r+0x94>
 800c028:	2101      	movs	r1, #1
 800c02a:	e782      	b.n	800bf32 <_free_r+0x3a>
 800c02c:	2a14      	cmp	r2, #20
 800c02e:	d80c      	bhi.n	800c04a <_free_r+0x152>
 800c030:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800c034:	0042      	lsls	r2, r0, #1
 800c036:	e795      	b.n	800bf64 <_free_r+0x6c>
 800c038:	1080      	asrs	r0, r0, #2
 800c03a:	2501      	movs	r5, #1
 800c03c:	fa05 f500 	lsl.w	r5, r5, r0
 800c040:	6848      	ldr	r0, [r1, #4]
 800c042:	4613      	mov	r3, r2
 800c044:	4328      	orrs	r0, r5
 800c046:	6048      	str	r0, [r1, #4]
 800c048:	e79c      	b.n	800bf84 <_free_r+0x8c>
 800c04a:	2a54      	cmp	r2, #84	; 0x54
 800c04c:	d803      	bhi.n	800c056 <_free_r+0x15e>
 800c04e:	0b18      	lsrs	r0, r3, #12
 800c050:	306e      	adds	r0, #110	; 0x6e
 800c052:	0042      	lsls	r2, r0, #1
 800c054:	e786      	b.n	800bf64 <_free_r+0x6c>
 800c056:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c05a:	d803      	bhi.n	800c064 <_free_r+0x16c>
 800c05c:	0bd8      	lsrs	r0, r3, #15
 800c05e:	3077      	adds	r0, #119	; 0x77
 800c060:	0042      	lsls	r2, r0, #1
 800c062:	e77f      	b.n	800bf64 <_free_r+0x6c>
 800c064:	f240 5154 	movw	r1, #1364	; 0x554
 800c068:	428a      	cmp	r2, r1
 800c06a:	d803      	bhi.n	800c074 <_free_r+0x17c>
 800c06c:	0c98      	lsrs	r0, r3, #18
 800c06e:	307c      	adds	r0, #124	; 0x7c
 800c070:	0042      	lsls	r2, r0, #1
 800c072:	e777      	b.n	800bf64 <_free_r+0x6c>
 800c074:	22fc      	movs	r2, #252	; 0xfc
 800c076:	207e      	movs	r0, #126	; 0x7e
 800c078:	e774      	b.n	800bf64 <_free_r+0x6c>
 800c07a:	bf00      	nop
 800c07c:	20000570 	.word	0x20000570
 800c080:	20000578 	.word	0x20000578
 800c084:	20000978 	.word	0x20000978
 800c088:	20000af8 	.word	0x20000af8

0800c08c <rshift>:
 800c08c:	6902      	ldr	r2, [r0, #16]
 800c08e:	114b      	asrs	r3, r1, #5
 800c090:	4293      	cmp	r3, r2
 800c092:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800c096:	f100 0714 	add.w	r7, r0, #20
 800c09a:	da63      	bge.n	800c164 <rshift+0xd8>
 800c09c:	3304      	adds	r3, #4
 800c09e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c0a2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c0a6:	3214      	adds	r2, #20
 800c0a8:	f011 011f 	ands.w	r1, r1, #31
 800c0ac:	f103 0c04 	add.w	ip, r3, #4
 800c0b0:	d05f      	beq.n	800c172 <rshift+0xe6>
 800c0b2:	685b      	ldr	r3, [r3, #4]
 800c0b4:	f10c 0404 	add.w	r4, ip, #4
 800c0b8:	42a2      	cmp	r2, r4
 800c0ba:	f1c1 0820 	rsb	r8, r1, #32
 800c0be:	fa23 f901 	lsr.w	r9, r3, r1
 800c0c2:	f240 8085 	bls.w	800c1d0 <rshift+0x144>
 800c0c6:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800c0ca:	4623      	mov	r3, r4
 800c0cc:	fa05 f608 	lsl.w	r6, r5, r8
 800c0d0:	ea49 0506 	orr.w	r5, r9, r6
 800c0d4:	603d      	str	r5, [r7, #0]
 800c0d6:	f853 5b04 	ldr.w	r5, [r3], #4
 800c0da:	43e4      	mvns	r4, r4
 800c0dc:	1916      	adds	r6, r2, r4
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	f3c6 0480 	ubfx	r4, r6, #2, #1
 800c0e4:	fa25 f901 	lsr.w	r9, r5, r1
 800c0e8:	f100 0618 	add.w	r6, r0, #24
 800c0ec:	d929      	bls.n	800c142 <rshift+0xb6>
 800c0ee:	b16c      	cbz	r4, 800c10c <rshift+0x80>
 800c0f0:	681c      	ldr	r4, [r3, #0]
 800c0f2:	fa04 f408 	lsl.w	r4, r4, r8
 800c0f6:	ea49 0404 	orr.w	r4, r9, r4
 800c0fa:	6034      	str	r4, [r6, #0]
 800c0fc:	f853 4b04 	ldr.w	r4, [r3], #4
 800c100:	f100 061c 	add.w	r6, r0, #28
 800c104:	429a      	cmp	r2, r3
 800c106:	fa24 f901 	lsr.w	r9, r4, r1
 800c10a:	d91a      	bls.n	800c142 <rshift+0xb6>
 800c10c:	681d      	ldr	r5, [r3, #0]
 800c10e:	4634      	mov	r4, r6
 800c110:	fa05 f508 	lsl.w	r5, r5, r8
 800c114:	ea49 0505 	orr.w	r5, r9, r5
 800c118:	f844 5b04 	str.w	r5, [r4], #4
 800c11c:	461d      	mov	r5, r3
 800c11e:	f855 9b04 	ldr.w	r9, [r5], #4
 800c122:	685b      	ldr	r3, [r3, #4]
 800c124:	fa29 f901 	lsr.w	r9, r9, r1
 800c128:	fa03 f308 	lsl.w	r3, r3, r8
 800c12c:	ea49 0303 	orr.w	r3, r9, r3
 800c130:	6073      	str	r3, [r6, #4]
 800c132:	462b      	mov	r3, r5
 800c134:	f853 5b04 	ldr.w	r5, [r3], #4
 800c138:	1d26      	adds	r6, r4, #4
 800c13a:	429a      	cmp	r2, r3
 800c13c:	fa25 f901 	lsr.w	r9, r5, r1
 800c140:	d8e4      	bhi.n	800c10c <rshift+0x80>
 800c142:	ebcc 0202 	rsb	r2, ip, r2
 800c146:	1f51      	subs	r1, r2, #5
 800c148:	f021 0303 	bic.w	r3, r1, #3
 800c14c:	18c3      	adds	r3, r0, r3
 800c14e:	3318      	adds	r3, #24
 800c150:	f8c3 9000 	str.w	r9, [r3]
 800c154:	f1b9 0f00 	cmp.w	r9, #0
 800c158:	d136      	bne.n	800c1c8 <rshift+0x13c>
 800c15a:	1bdf      	subs	r7, r3, r7
 800c15c:	10bf      	asrs	r7, r7, #2
 800c15e:	6107      	str	r7, [r0, #16]
 800c160:	b927      	cbnz	r7, 800c16c <rshift+0xe0>
 800c162:	e001      	b.n	800c168 <rshift+0xdc>
 800c164:	2200      	movs	r2, #0
 800c166:	6102      	str	r2, [r0, #16]
 800c168:	2300      	movs	r3, #0
 800c16a:	6143      	str	r3, [r0, #20]
 800c16c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800c170:	4770      	bx	lr
 800c172:	4562      	cmp	r2, ip
 800c174:	d9f6      	bls.n	800c164 <rshift+0xd8>
 800c176:	4663      	mov	r3, ip
 800c178:	f853 5b04 	ldr.w	r5, [r3], #4
 800c17c:	ea6f 040c 	mvn.w	r4, ip
 800c180:	1911      	adds	r1, r2, r4
 800c182:	429a      	cmp	r2, r3
 800c184:	603d      	str	r5, [r7, #0]
 800c186:	f3c1 0480 	ubfx	r4, r1, #2, #1
 800c18a:	f100 0518 	add.w	r5, r0, #24
 800c18e:	d913      	bls.n	800c1b8 <rshift+0x12c>
 800c190:	b134      	cbz	r4, 800c1a0 <rshift+0x114>
 800c192:	f853 1b04 	ldr.w	r1, [r3], #4
 800c196:	429a      	cmp	r2, r3
 800c198:	6029      	str	r1, [r5, #0]
 800c19a:	f100 051c 	add.w	r5, r0, #28
 800c19e:	d90b      	bls.n	800c1b8 <rshift+0x12c>
 800c1a0:	461c      	mov	r4, r3
 800c1a2:	f854 6b04 	ldr.w	r6, [r4], #4
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	f841 6b04 	str.w	r6, [r1], #4
 800c1ac:	685e      	ldr	r6, [r3, #4]
 800c1ae:	1d23      	adds	r3, r4, #4
 800c1b0:	606e      	str	r6, [r5, #4]
 800c1b2:	1d0d      	adds	r5, r1, #4
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d8f3      	bhi.n	800c1a0 <rshift+0x114>
 800c1b8:	ea6f 030c 	mvn.w	r3, ip
 800c1bc:	189a      	adds	r2, r3, r2
 800c1be:	f022 0103 	bic.w	r1, r2, #3
 800c1c2:	1843      	adds	r3, r0, r1
 800c1c4:	3318      	adds	r3, #24
 800c1c6:	e7c8      	b.n	800c15a <rshift+0xce>
 800c1c8:	1d1a      	adds	r2, r3, #4
 800c1ca:	1bd1      	subs	r1, r2, r7
 800c1cc:	108f      	asrs	r7, r1, #2
 800c1ce:	e7c6      	b.n	800c15e <rshift+0xd2>
 800c1d0:	463b      	mov	r3, r7
 800c1d2:	e7bd      	b.n	800c150 <rshift+0xc4>

0800c1d4 <__hexdig_init>:
 800c1d4:	480f      	ldr	r0, [pc, #60]	; (800c214 <__hexdig_init+0x40>)
 800c1d6:	4b10      	ldr	r3, [pc, #64]	; (800c218 <__hexdig_init+0x44>)
 800c1d8:	2110      	movs	r1, #16
 800c1da:	2230      	movs	r2, #48	; 0x30
 800c1dc:	54d1      	strb	r1, [r2, r3]
 800c1de:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800c1e2:	3101      	adds	r1, #1
 800c1e4:	b2c9      	uxtb	r1, r1
 800c1e6:	2a00      	cmp	r2, #0
 800c1e8:	d1f8      	bne.n	800c1dc <__hexdig_init+0x8>
 800c1ea:	480c      	ldr	r0, [pc, #48]	; (800c21c <__hexdig_init+0x48>)
 800c1ec:	211a      	movs	r1, #26
 800c1ee:	2261      	movs	r2, #97	; 0x61
 800c1f0:	54d1      	strb	r1, [r2, r3]
 800c1f2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800c1f6:	3101      	adds	r1, #1
 800c1f8:	b2c9      	uxtb	r1, r1
 800c1fa:	2a00      	cmp	r2, #0
 800c1fc:	d1f8      	bne.n	800c1f0 <__hexdig_init+0x1c>
 800c1fe:	4808      	ldr	r0, [pc, #32]	; (800c220 <__hexdig_init+0x4c>)
 800c200:	211a      	movs	r1, #26
 800c202:	2241      	movs	r2, #65	; 0x41
 800c204:	54d1      	strb	r1, [r2, r3]
 800c206:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800c20a:	3101      	adds	r1, #1
 800c20c:	b2c9      	uxtb	r1, r1
 800c20e:	2a00      	cmp	r2, #0
 800c210:	d1f8      	bne.n	800c204 <__hexdig_init+0x30>
 800c212:	4770      	bx	lr
 800c214:	0800e63c 	.word	0x0800e63c
 800c218:	20001c5c 	.word	0x20001c5c
 800c21c:	0800e634 	.word	0x0800e634
 800c220:	0800e62c 	.word	0x0800e62c

0800c224 <__gethex>:
 800c224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c228:	b08b      	sub	sp, #44	; 0x2c
 800c22a:	4688      	mov	r8, r1
 800c22c:	9206      	str	r2, [sp, #24]
 800c22e:	9309      	str	r3, [sp, #36]	; 0x24
 800c230:	9007      	str	r0, [sp, #28]
 800c232:	f7fa feb9 	bl	8006fa8 <_localeconv_r>
 800c236:	6800      	ldr	r0, [r0, #0]
 800c238:	4e9c      	ldr	r6, [pc, #624]	; (800c4ac <__gethex+0x288>)
 800c23a:	9002      	str	r0, [sp, #8]
 800c23c:	f7f9 fcc0 	bl	8005bc0 <strlen>
 800c240:	9902      	ldr	r1, [sp, #8]
 800c242:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800c246:	180a      	adds	r2, r1, r0
 800c248:	9003      	str	r0, [sp, #12]
 800c24a:	f812 ac01 	ldrb.w	sl, [r2, #-1]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	f000 8106 	beq.w	800c460 <__gethex+0x23c>
 800c254:	f8d8 0000 	ldr.w	r0, [r8]
 800c258:	7884      	ldrb	r4, [r0, #2]
 800c25a:	1c85      	adds	r5, r0, #2
 800c25c:	2c30      	cmp	r4, #48	; 0x30
 800c25e:	f040 820b 	bne.w	800c678 <__gethex+0x454>
 800c262:	1cc3      	adds	r3, r0, #3
 800c264:	2700      	movs	r7, #0
 800c266:	461d      	mov	r5, r3
 800c268:	f813 4b01 	ldrb.w	r4, [r3], #1
 800c26c:	3701      	adds	r7, #1
 800c26e:	2c30      	cmp	r4, #48	; 0x30
 800c270:	d0f9      	beq.n	800c266 <__gethex+0x42>
 800c272:	f816 b004 	ldrb.w	fp, [r6, r4]
 800c276:	f8df 9234 	ldr.w	r9, [pc, #564]	; 800c4ac <__gethex+0x288>
 800c27a:	f1bb 0f00 	cmp.w	fp, #0
 800c27e:	f000 80f2 	beq.w	800c466 <__gethex+0x242>
 800c282:	7829      	ldrb	r1, [r5, #0]
 800c284:	f04f 0b00 	mov.w	fp, #0
 800c288:	f819 4001 	ldrb.w	r4, [r9, r1]
 800c28c:	2c00      	cmp	r4, #0
 800c28e:	f000 820f 	beq.w	800c6b0 <__gethex+0x48c>
 800c292:	1c6a      	adds	r2, r5, #1
 800c294:	7810      	ldrb	r0, [r2, #0]
 800c296:	4614      	mov	r4, r2
 800c298:	5c33      	ldrb	r3, [r6, r0]
 800c29a:	3201      	adds	r2, #1
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1f9      	bne.n	800c294 <__gethex+0x70>
 800c2a0:	4699      	mov	r9, r3
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	9902      	ldr	r1, [sp, #8]
 800c2a6:	9a03      	ldr	r2, [sp, #12]
 800c2a8:	f7f9 fcba 	bl	8005c20 <strncmp>
 800c2ac:	b1e8      	cbz	r0, 800c2ea <__gethex+0xc6>
 800c2ae:	7823      	ldrb	r3, [r4, #0]
 800c2b0:	f1bb 0f00 	cmp.w	fp, #0
 800c2b4:	f000 81cf 	beq.w	800c656 <__gethex+0x432>
 800c2b8:	ebc4 0b0b 	rsb	fp, r4, fp
 800c2bc:	ea4f 018b 	mov.w	r1, fp, lsl #2
 800c2c0:	9105      	str	r1, [sp, #20]
 800c2c2:	2b50      	cmp	r3, #80	; 0x50
 800c2c4:	f000 809a 	beq.w	800c3fc <__gethex+0x1d8>
 800c2c8:	2b70      	cmp	r3, #112	; 0x70
 800c2ca:	f000 8097 	beq.w	800c3fc <__gethex+0x1d8>
 800c2ce:	4622      	mov	r2, r4
 800c2d0:	f8c8 2000 	str.w	r2, [r8]
 800c2d4:	f1b9 0f00 	cmp.w	r9, #0
 800c2d8:	d00d      	beq.n	800c2f6 <__gethex+0xd2>
 800c2da:	2f00      	cmp	r7, #0
 800c2dc:	bf0c      	ite	eq
 800c2de:	2706      	moveq	r7, #6
 800c2e0:	2700      	movne	r7, #0
 800c2e2:	4638      	mov	r0, r7
 800c2e4:	b00b      	add	sp, #44	; 0x2c
 800c2e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2ea:	f1bb 0f00 	cmp.w	fp, #0
 800c2ee:	f000 81cd 	beq.w	800c68c <__gethex+0x468>
 800c2f2:	7823      	ldrb	r3, [r4, #0]
 800c2f4:	e7e0      	b.n	800c2b8 <__gethex+0x94>
 800c2f6:	1b67      	subs	r7, r4, r5
 800c2f8:	1e7b      	subs	r3, r7, #1
 800c2fa:	2b07      	cmp	r3, #7
 800c2fc:	4649      	mov	r1, r9
 800c2fe:	dd03      	ble.n	800c308 <__gethex+0xe4>
 800c300:	105b      	asrs	r3, r3, #1
 800c302:	3101      	adds	r1, #1
 800c304:	2b07      	cmp	r3, #7
 800c306:	dcfb      	bgt.n	800c300 <__gethex+0xdc>
 800c308:	9807      	ldr	r0, [sp, #28]
 800c30a:	f000 fd15 	bl	800cd38 <_Balloc>
 800c30e:	9004      	str	r0, [sp, #16]
 800c310:	3014      	adds	r0, #20
 800c312:	42a5      	cmp	r5, r4
 800c314:	9008      	str	r0, [sp, #32]
 800c316:	f080 81ec 	bcs.w	800c6f2 <__gethex+0x4ce>
 800c31a:	9903      	ldr	r1, [sp, #12]
 800c31c:	f04f 0800 	mov.w	r8, #0
 800c320:	4683      	mov	fp, r0
 800c322:	4647      	mov	r7, r8
 800c324:	f1c1 0c01 	rsb	ip, r1, #1
 800c328:	e00f      	b.n	800c34a <__gethex+0x126>
 800c32a:	2f20      	cmp	r7, #32
 800c32c:	d05f      	beq.n	800c3ee <__gethex+0x1ca>
 800c32e:	4639      	mov	r1, r7
 800c330:	3704      	adds	r7, #4
 800c332:	f814 0c01 	ldrb.w	r0, [r4, #-1]
 800c336:	464c      	mov	r4, r9
 800c338:	5c33      	ldrb	r3, [r6, r0]
 800c33a:	42a5      	cmp	r5, r4
 800c33c:	f003 020f 	and.w	r2, r3, #15
 800c340:	fa02 f201 	lsl.w	r2, r2, r1
 800c344:	ea48 0802 	orr.w	r8, r8, r2
 800c348:	d219      	bcs.n	800c37e <__gethex+0x15a>
 800c34a:	f814 0c01 	ldrb.w	r0, [r4, #-1]
 800c34e:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 800c352:	4550      	cmp	r0, sl
 800c354:	d1e9      	bne.n	800c32a <__gethex+0x106>
 800c356:	eb09 030c 	add.w	r3, r9, ip
 800c35a:	429d      	cmp	r5, r3
 800c35c:	d8e5      	bhi.n	800c32a <__gethex+0x106>
 800c35e:	9a03      	ldr	r2, [sp, #12]
 800c360:	4618      	mov	r0, r3
 800c362:	9902      	ldr	r1, [sp, #8]
 800c364:	f8cd c000 	str.w	ip, [sp]
 800c368:	9301      	str	r3, [sp, #4]
 800c36a:	f7f9 fc59 	bl	8005c20 <strncmp>
 800c36e:	9a01      	ldr	r2, [sp, #4]
 800c370:	f8dd c000 	ldr.w	ip, [sp]
 800c374:	2800      	cmp	r0, #0
 800c376:	d1d8      	bne.n	800c32a <__gethex+0x106>
 800c378:	4614      	mov	r4, r2
 800c37a:	42a5      	cmp	r5, r4
 800c37c:	d3e5      	bcc.n	800c34a <__gethex+0x126>
 800c37e:	9d08      	ldr	r5, [sp, #32]
 800c380:	f84b 8b04 	str.w	r8, [fp], #4
 800c384:	ebc5 0b0b 	rsb	fp, r5, fp
 800c388:	9f04      	ldr	r7, [sp, #16]
 800c38a:	ea4f 04ab 	mov.w	r4, fp, asr #2
 800c38e:	613c      	str	r4, [r7, #16]
 800c390:	4640      	mov	r0, r8
 800c392:	f000 fe1f 	bl	800cfd4 <__hi0bits>
 800c396:	9906      	ldr	r1, [sp, #24]
 800c398:	0165      	lsls	r5, r4, #5
 800c39a:	680c      	ldr	r4, [r1, #0]
 800c39c:	1a28      	subs	r0, r5, r0
 800c39e:	42a0      	cmp	r0, r4
 800c3a0:	f300 8134 	bgt.w	800c60c <__gethex+0x3e8>
 800c3a4:	f2c0 815a 	blt.w	800c65c <__gethex+0x438>
 800c3a8:	2500      	movs	r5, #0
 800c3aa:	9806      	ldr	r0, [sp, #24]
 800c3ac:	9905      	ldr	r1, [sp, #20]
 800c3ae:	6882      	ldr	r2, [r0, #8]
 800c3b0:	4291      	cmp	r1, r2
 800c3b2:	f300 8105 	bgt.w	800c5c0 <__gethex+0x39c>
 800c3b6:	9f06      	ldr	r7, [sp, #24]
 800c3b8:	9805      	ldr	r0, [sp, #20]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	4298      	cmp	r0, r3
 800c3be:	f280 810f 	bge.w	800c5e0 <__gethex+0x3bc>
 800c3c2:	1a1e      	subs	r6, r3, r0
 800c3c4:	42b4      	cmp	r4, r6
 800c3c6:	dc73      	bgt.n	800c4b0 <__gethex+0x28c>
 800c3c8:	68ff      	ldr	r7, [r7, #12]
 800c3ca:	2f02      	cmp	r7, #2
 800c3cc:	f000 817f 	beq.w	800c6ce <__gethex+0x4aa>
 800c3d0:	2f03      	cmp	r7, #3
 800c3d2:	f000 81b8 	beq.w	800c746 <__gethex+0x522>
 800c3d6:	2f01      	cmp	r7, #1
 800c3d8:	f000 81a6 	beq.w	800c728 <__gethex+0x504>
 800c3dc:	9904      	ldr	r1, [sp, #16]
 800c3de:	9807      	ldr	r0, [sp, #28]
 800c3e0:	f000 fcd0 	bl	800cd84 <_Bfree>
 800c3e4:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c3e6:	2700      	movs	r7, #0
 800c3e8:	600f      	str	r7, [r1, #0]
 800c3ea:	2750      	movs	r7, #80	; 0x50
 800c3ec:	e779      	b.n	800c2e2 <__gethex+0xbe>
 800c3ee:	f84b 8b04 	str.w	r8, [fp], #4
 800c3f2:	f04f 0800 	mov.w	r8, #0
 800c3f6:	2704      	movs	r7, #4
 800c3f8:	4641      	mov	r1, r8
 800c3fa:	e79a      	b.n	800c332 <__gethex+0x10e>
 800c3fc:	7863      	ldrb	r3, [r4, #1]
 800c3fe:	2b2b      	cmp	r3, #43	; 0x2b
 800c400:	f000 8101 	beq.w	800c606 <__gethex+0x3e2>
 800c404:	2b2d      	cmp	r3, #45	; 0x2d
 800c406:	f000 80f9 	beq.w	800c5fc <__gethex+0x3d8>
 800c40a:	1c60      	adds	r0, r4, #1
 800c40c:	f04f 0b00 	mov.w	fp, #0
 800c410:	5cf1      	ldrb	r1, [r6, r3]
 800c412:	2900      	cmp	r1, #0
 800c414:	f43f af5b 	beq.w	800c2ce <__gethex+0xaa>
 800c418:	2919      	cmp	r1, #25
 800c41a:	f73f af58 	bgt.w	800c2ce <__gethex+0xaa>
 800c41e:	4a23      	ldr	r2, [pc, #140]	; (800c4ac <__gethex+0x288>)
 800c420:	7843      	ldrb	r3, [r0, #1]
 800c422:	3910      	subs	r1, #16
 800c424:	5cd3      	ldrb	r3, [r2, r3]
 800c426:	1c42      	adds	r2, r0, #1
 800c428:	b193      	cbz	r3, 800c450 <__gethex+0x22c>
 800c42a:	2b19      	cmp	r3, #25
 800c42c:	dc10      	bgt.n	800c450 <__gethex+0x22c>
 800c42e:	3002      	adds	r0, #2
 800c430:	e001      	b.n	800c436 <__gethex+0x212>
 800c432:	2b19      	cmp	r3, #25
 800c434:	dc0c      	bgt.n	800c450 <__gethex+0x22c>
 800c436:	f890 c000 	ldrb.w	ip, [r0]
 800c43a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c43e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 800c442:	f816 300c 	ldrb.w	r3, [r6, ip]
 800c446:	4602      	mov	r2, r0
 800c448:	3910      	subs	r1, #16
 800c44a:	3001      	adds	r0, #1
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d1f0      	bne.n	800c432 <__gethex+0x20e>
 800c450:	f1bb 0f00 	cmp.w	fp, #0
 800c454:	d000      	beq.n	800c458 <__gethex+0x234>
 800c456:	4249      	negs	r1, r1
 800c458:	9b05      	ldr	r3, [sp, #20]
 800c45a:	1858      	adds	r0, r3, r1
 800c45c:	9005      	str	r0, [sp, #20]
 800c45e:	e737      	b.n	800c2d0 <__gethex+0xac>
 800c460:	f7ff feb8 	bl	800c1d4 <__hexdig_init>
 800c464:	e6f6      	b.n	800c254 <__gethex+0x30>
 800c466:	4628      	mov	r0, r5
 800c468:	9902      	ldr	r1, [sp, #8]
 800c46a:	9a03      	ldr	r2, [sp, #12]
 800c46c:	f7f9 fbd8 	bl	8005c20 <strncmp>
 800c470:	2800      	cmp	r0, #0
 800c472:	f040 80ae 	bne.w	800c5d2 <__gethex+0x3ae>
 800c476:	9a03      	ldr	r2, [sp, #12]
 800c478:	5cab      	ldrb	r3, [r5, r2]
 800c47a:	18ac      	adds	r4, r5, r2
 800c47c:	f819 0003 	ldrb.w	r0, [r9, r3]
 800c480:	2800      	cmp	r0, #0
 800c482:	f000 80fd 	beq.w	800c680 <__gethex+0x45c>
 800c486:	2b30      	cmp	r3, #48	; 0x30
 800c488:	f040 811d 	bne.w	800c6c6 <__gethex+0x4a2>
 800c48c:	1c63      	adds	r3, r4, #1
 800c48e:	461d      	mov	r5, r3
 800c490:	f813 1b01 	ldrb.w	r1, [r3], #1
 800c494:	2930      	cmp	r1, #48	; 0x30
 800c496:	d0fa      	beq.n	800c48e <__gethex+0x26a>
 800c498:	5c77      	ldrb	r7, [r6, r1]
 800c49a:	2f00      	cmp	r7, #0
 800c49c:	f040 8114 	bne.w	800c6c8 <__gethex+0x4a4>
 800c4a0:	f04f 0901 	mov.w	r9, #1
 800c4a4:	46a3      	mov	fp, r4
 800c4a6:	464f      	mov	r7, r9
 800c4a8:	462c      	mov	r4, r5
 800c4aa:	e6fa      	b.n	800c2a2 <__gethex+0x7e>
 800c4ac:	20001c5c 	.word	0x20001c5c
 800c4b0:	1e77      	subs	r7, r6, #1
 800c4b2:	2d00      	cmp	r5, #0
 800c4b4:	f040 80fa 	bne.w	800c6ac <__gethex+0x488>
 800c4b8:	2f00      	cmp	r7, #0
 800c4ba:	dd04      	ble.n	800c4c6 <__gethex+0x2a2>
 800c4bc:	9804      	ldr	r0, [sp, #16]
 800c4be:	4639      	mov	r1, r7
 800c4c0:	f001 fada 	bl	800da78 <__any_on>
 800c4c4:	4605      	mov	r5, r0
 800c4c6:	f007 031f 	and.w	r3, r7, #31
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	fa02 f203 	lsl.w	r2, r2, r3
 800c4d0:	9808      	ldr	r0, [sp, #32]
 800c4d2:	1179      	asrs	r1, r7, #5
 800c4d4:	f850 7021 	ldr.w	r7, [r0, r1, lsl #2]
 800c4d8:	9804      	ldr	r0, [sp, #16]
 800c4da:	423a      	tst	r2, r7
 800c4dc:	4631      	mov	r1, r6
 800c4de:	bf18      	it	ne
 800c4e0:	f045 0502 	orrne.w	r5, r5, #2
 800c4e4:	f7ff fdd2 	bl	800c08c <rshift>
 800c4e8:	9b06      	ldr	r3, [sp, #24]
 800c4ea:	1ba4      	subs	r4, r4, r6
 800c4ec:	685a      	ldr	r2, [r3, #4]
 800c4ee:	2702      	movs	r7, #2
 800c4f0:	9205      	str	r2, [sp, #20]
 800c4f2:	2d00      	cmp	r5, #0
 800c4f4:	d07b      	beq.n	800c5ee <__gethex+0x3ca>
 800c4f6:	9906      	ldr	r1, [sp, #24]
 800c4f8:	68c8      	ldr	r0, [r1, #12]
 800c4fa:	2802      	cmp	r0, #2
 800c4fc:	f000 8100 	beq.w	800c700 <__gethex+0x4dc>
 800c500:	2803      	cmp	r0, #3
 800c502:	d06f      	beq.n	800c5e4 <__gethex+0x3c0>
 800c504:	2801      	cmp	r0, #1
 800c506:	d170      	bne.n	800c5ea <__gethex+0x3c6>
 800c508:	07aa      	lsls	r2, r5, #30
 800c50a:	d56e      	bpl.n	800c5ea <__gethex+0x3c6>
 800c50c:	9b08      	ldr	r3, [sp, #32]
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	ea45 0102 	orr.w	r1, r5, r2
 800c514:	07cb      	lsls	r3, r1, #31
 800c516:	d568      	bpl.n	800c5ea <__gethex+0x3c6>
 800c518:	9e04      	ldr	r6, [sp, #16]
 800c51a:	9808      	ldr	r0, [sp, #32]
 800c51c:	6935      	ldr	r5, [r6, #16]
 800c51e:	4603      	mov	r3, r0
 800c520:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 800c524:	f853 2b04 	ldr.w	r2, [r3], #4
 800c528:	3614      	adds	r6, #20
 800c52a:	43c1      	mvns	r1, r0
 800c52c:	1871      	adds	r1, r6, r1
 800c52e:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800c532:	f04f 0800 	mov.w	r8, #0
 800c536:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800c53a:	d11d      	bne.n	800c578 <__gethex+0x354>
 800c53c:	429e      	cmp	r6, r3
 800c53e:	f843 8c04 	str.w	r8, [r3, #-4]
 800c542:	f240 80e4 	bls.w	800c70e <__gethex+0x4ea>
 800c546:	b149      	cbz	r1, 800c55c <__gethex+0x338>
 800c548:	4618      	mov	r0, r3
 800c54a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c54e:	1c51      	adds	r1, r2, #1
 800c550:	d112      	bne.n	800c578 <__gethex+0x354>
 800c552:	429e      	cmp	r6, r3
 800c554:	f843 8c04 	str.w	r8, [r3, #-4]
 800c558:	f240 80d9 	bls.w	800c70e <__gethex+0x4ea>
 800c55c:	4619      	mov	r1, r3
 800c55e:	f851 2b04 	ldr.w	r2, [r1], #4
 800c562:	4618      	mov	r0, r3
 800c564:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800c568:	d106      	bne.n	800c578 <__gethex+0x354>
 800c56a:	f841 8c04 	str.w	r8, [r1, #-4]
 800c56e:	685a      	ldr	r2, [r3, #4]
 800c570:	4608      	mov	r0, r1
 800c572:	1d0b      	adds	r3, r1, #4
 800c574:	1c51      	adds	r1, r2, #1
 800c576:	d0ec      	beq.n	800c552 <__gethex+0x32e>
 800c578:	3201      	adds	r2, #1
 800c57a:	6002      	str	r2, [r0, #0]
 800c57c:	2f02      	cmp	r7, #2
 800c57e:	f000 80e7 	beq.w	800c750 <__gethex+0x52c>
 800c582:	9f04      	ldr	r7, [sp, #16]
 800c584:	6938      	ldr	r0, [r7, #16]
 800c586:	4285      	cmp	r5, r0
 800c588:	db0e      	blt.n	800c5a8 <__gethex+0x384>
 800c58a:	f014 041f 	ands.w	r4, r4, #31
 800c58e:	f000 80ae 	beq.w	800c6ee <__gethex+0x4ca>
 800c592:	9b04      	ldr	r3, [sp, #16]
 800c594:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800c598:	6928      	ldr	r0, [r5, #16]
 800c59a:	f000 fd1b 	bl	800cfd4 <__hi0bits>
 800c59e:	f1c4 0120 	rsb	r1, r4, #32
 800c5a2:	4288      	cmp	r0, r1
 800c5a4:	f280 80a3 	bge.w	800c6ee <__gethex+0x4ca>
 800c5a8:	9804      	ldr	r0, [sp, #16]
 800c5aa:	2101      	movs	r1, #1
 800c5ac:	f7ff fd6e 	bl	800c08c <rshift>
 800c5b0:	9a06      	ldr	r2, [sp, #24]
 800c5b2:	9805      	ldr	r0, [sp, #20]
 800c5b4:	6897      	ldr	r7, [r2, #8]
 800c5b6:	1c43      	adds	r3, r0, #1
 800c5b8:	42bb      	cmp	r3, r7
 800c5ba:	9305      	str	r3, [sp, #20]
 800c5bc:	f340 8097 	ble.w	800c6ee <__gethex+0x4ca>
 800c5c0:	9807      	ldr	r0, [sp, #28]
 800c5c2:	9904      	ldr	r1, [sp, #16]
 800c5c4:	f000 fbde 	bl	800cd84 <_Bfree>
 800c5c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5ca:	2700      	movs	r7, #0
 800c5cc:	601f      	str	r7, [r3, #0]
 800c5ce:	27a3      	movs	r7, #163	; 0xa3
 800c5d0:	e687      	b.n	800c2e2 <__gethex+0xbe>
 800c5d2:	782b      	ldrb	r3, [r5, #0]
 800c5d4:	462c      	mov	r4, r5
 800c5d6:	f8cd b014 	str.w	fp, [sp, #20]
 800c5da:	f04f 0901 	mov.w	r9, #1
 800c5de:	e670      	b.n	800c2c2 <__gethex+0x9e>
 800c5e0:	2701      	movs	r7, #1
 800c5e2:	e786      	b.n	800c4f2 <__gethex+0x2ce>
 800c5e4:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	d196      	bne.n	800c518 <__gethex+0x2f4>
 800c5ea:	f047 0710 	orr.w	r7, r7, #16
 800c5ee:	9904      	ldr	r1, [sp, #16]
 800c5f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5f2:	9a05      	ldr	r2, [sp, #20]
 800c5f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5f6:	6019      	str	r1, [r3, #0]
 800c5f8:	6002      	str	r2, [r0, #0]
 800c5fa:	e672      	b.n	800c2e2 <__gethex+0xbe>
 800c5fc:	f04f 0b01 	mov.w	fp, #1
 800c600:	78a3      	ldrb	r3, [r4, #2]
 800c602:	1ca0      	adds	r0, r4, #2
 800c604:	e704      	b.n	800c410 <__gethex+0x1ec>
 800c606:	f04f 0b00 	mov.w	fp, #0
 800c60a:	e7f9      	b.n	800c600 <__gethex+0x3dc>
 800c60c:	1b06      	subs	r6, r0, r4
 800c60e:	4631      	mov	r1, r6
 800c610:	9804      	ldr	r0, [sp, #16]
 800c612:	f001 fa31 	bl	800da78 <__any_on>
 800c616:	2800      	cmp	r0, #0
 800c618:	d030      	beq.n	800c67c <__gethex+0x458>
 800c61a:	1e77      	subs	r7, r6, #1
 800c61c:	f007 011f 	and.w	r1, r7, #31
 800c620:	2501      	movs	r5, #1
 800c622:	fa05 f301 	lsl.w	r3, r5, r1
 800c626:	9804      	ldr	r0, [sp, #16]
 800c628:	117a      	asrs	r2, r7, #5
 800c62a:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 800c62e:	694a      	ldr	r2, [r1, #20]
 800c630:	4213      	tst	r3, r2
 800c632:	d008      	beq.n	800c646 <__gethex+0x422>
 800c634:	42af      	cmp	r7, r5
 800c636:	dd61      	ble.n	800c6fc <__gethex+0x4d8>
 800c638:	9804      	ldr	r0, [sp, #16]
 800c63a:	1eb1      	subs	r1, r6, #2
 800c63c:	f001 fa1c 	bl	800da78 <__any_on>
 800c640:	2800      	cmp	r0, #0
 800c642:	d05b      	beq.n	800c6fc <__gethex+0x4d8>
 800c644:	2503      	movs	r5, #3
 800c646:	9804      	ldr	r0, [sp, #16]
 800c648:	4631      	mov	r1, r6
 800c64a:	f7ff fd1f 	bl	800c08c <rshift>
 800c64e:	9f05      	ldr	r7, [sp, #20]
 800c650:	19bb      	adds	r3, r7, r6
 800c652:	9305      	str	r3, [sp, #20]
 800c654:	e6a9      	b.n	800c3aa <__gethex+0x186>
 800c656:	f8cd b014 	str.w	fp, [sp, #20]
 800c65a:	e632      	b.n	800c2c2 <__gethex+0x9e>
 800c65c:	1a27      	subs	r7, r4, r0
 800c65e:	463a      	mov	r2, r7
 800c660:	9807      	ldr	r0, [sp, #28]
 800c662:	9904      	ldr	r1, [sp, #16]
 800c664:	f000 febe 	bl	800d3e4 <__lshift>
 800c668:	9b05      	ldr	r3, [sp, #20]
 800c66a:	9004      	str	r0, [sp, #16]
 800c66c:	1bda      	subs	r2, r3, r7
 800c66e:	3014      	adds	r0, #20
 800c670:	9205      	str	r2, [sp, #20]
 800c672:	9008      	str	r0, [sp, #32]
 800c674:	2500      	movs	r5, #0
 800c676:	e698      	b.n	800c3aa <__gethex+0x186>
 800c678:	2700      	movs	r7, #0
 800c67a:	e5fa      	b.n	800c272 <__gethex+0x4e>
 800c67c:	4605      	mov	r5, r0
 800c67e:	e7e2      	b.n	800c646 <__gethex+0x422>
 800c680:	9005      	str	r0, [sp, #20]
 800c682:	f04f 0901 	mov.w	r9, #1
 800c686:	e61c      	b.n	800c2c2 <__gethex+0x9e>
 800c688:	462c      	mov	r4, r5
 800c68a:	4681      	mov	r9, r0
 800c68c:	9903      	ldr	r1, [sp, #12]
 800c68e:	5c63      	ldrb	r3, [r4, r1]
 800c690:	eb04 0b01 	add.w	fp, r4, r1
 800c694:	5cf4      	ldrb	r4, [r6, r3]
 800c696:	2c00      	cmp	r4, #0
 800c698:	d077      	beq.n	800c78a <__gethex+0x566>
 800c69a:	f10b 0001 	add.w	r0, fp, #1
 800c69e:	4604      	mov	r4, r0
 800c6a0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c6a4:	5cf2      	ldrb	r2, [r6, r3]
 800c6a6:	2a00      	cmp	r2, #0
 800c6a8:	d1f9      	bne.n	800c69e <__gethex+0x47a>
 800c6aa:	e605      	b.n	800c2b8 <__gethex+0x94>
 800c6ac:	2501      	movs	r5, #1
 800c6ae:	e70a      	b.n	800c4c6 <__gethex+0x2a2>
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	9902      	ldr	r1, [sp, #8]
 800c6b4:	9a03      	ldr	r2, [sp, #12]
 800c6b6:	f7f9 fab3 	bl	8005c20 <strncmp>
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	d0e4      	beq.n	800c688 <__gethex+0x464>
 800c6be:	46a1      	mov	r9, r4
 800c6c0:	46cb      	mov	fp, r9
 800c6c2:	462c      	mov	r4, r5
 800c6c4:	e5f3      	b.n	800c2ae <__gethex+0x8a>
 800c6c6:	4625      	mov	r5, r4
 800c6c8:	46a3      	mov	fp, r4
 800c6ca:	2701      	movs	r7, #1
 800c6cc:	e5e1      	b.n	800c292 <__gethex+0x6e>
 800c6ce:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	f47f ae83 	bne.w	800c3dc <__gethex+0x1b8>
 800c6d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6d8:	9908      	ldr	r1, [sp, #32]
 800c6da:	6003      	str	r3, [r0, #0]
 800c6dc:	9b04      	ldr	r3, [sp, #16]
 800c6de:	2201      	movs	r2, #1
 800c6e0:	611a      	str	r2, [r3, #16]
 800c6e2:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c6e4:	600a      	str	r2, [r1, #0]
 800c6e6:	9a04      	ldr	r2, [sp, #16]
 800c6e8:	2762      	movs	r7, #98	; 0x62
 800c6ea:	6002      	str	r2, [r0, #0]
 800c6ec:	e5f9      	b.n	800c2e2 <__gethex+0xbe>
 800c6ee:	2721      	movs	r7, #33	; 0x21
 800c6f0:	e77d      	b.n	800c5ee <__gethex+0x3ca>
 800c6f2:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c6f6:	f04f 0800 	mov.w	r8, #0
 800c6fa:	e640      	b.n	800c37e <__gethex+0x15a>
 800c6fc:	2502      	movs	r5, #2
 800c6fe:	e7a2      	b.n	800c646 <__gethex+0x422>
 800c700:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c702:	f1c3 0001 	rsb	r0, r3, #1
 800c706:	2800      	cmp	r0, #0
 800c708:	f43f af6f 	beq.w	800c5ea <__gethex+0x3c6>
 800c70c:	e704      	b.n	800c518 <__gethex+0x2f4>
 800c70e:	9904      	ldr	r1, [sp, #16]
 800c710:	688b      	ldr	r3, [r1, #8]
 800c712:	429d      	cmp	r5, r3
 800c714:	da23      	bge.n	800c75e <__gethex+0x53a>
 800c716:	4629      	mov	r1, r5
 800c718:	9804      	ldr	r0, [sp, #16]
 800c71a:	1c4b      	adds	r3, r1, #1
 800c71c:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 800c720:	2101      	movs	r1, #1
 800c722:	6151      	str	r1, [r2, #20]
 800c724:	6103      	str	r3, [r0, #16]
 800c726:	e729      	b.n	800c57c <__gethex+0x358>
 800c728:	42a6      	cmp	r6, r4
 800c72a:	f47f ae57 	bne.w	800c3dc <__gethex+0x1b8>
 800c72e:	2c01      	cmp	r4, #1
 800c730:	ddd1      	ble.n	800c6d6 <__gethex+0x4b2>
 800c732:	9804      	ldr	r0, [sp, #16]
 800c734:	1e61      	subs	r1, r4, #1
 800c736:	f001 f99f 	bl	800da78 <__any_on>
 800c73a:	2800      	cmp	r0, #0
 800c73c:	f43f ae4e 	beq.w	800c3dc <__gethex+0x1b8>
 800c740:	9906      	ldr	r1, [sp, #24]
 800c742:	684b      	ldr	r3, [r1, #4]
 800c744:	e7c7      	b.n	800c6d6 <__gethex+0x4b2>
 800c746:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c748:	2a00      	cmp	r2, #0
 800c74a:	f43f ae47 	beq.w	800c3dc <__gethex+0x1b8>
 800c74e:	e7c2      	b.n	800c6d6 <__gethex+0x4b2>
 800c750:	9906      	ldr	r1, [sp, #24]
 800c752:	680a      	ldr	r2, [r1, #0]
 800c754:	1e57      	subs	r7, r2, #1
 800c756:	42a7      	cmp	r7, r4
 800c758:	d019      	beq.n	800c78e <__gethex+0x56a>
 800c75a:	2722      	movs	r7, #34	; 0x22
 800c75c:	e747      	b.n	800c5ee <__gethex+0x3ca>
 800c75e:	684e      	ldr	r6, [r1, #4]
 800c760:	9807      	ldr	r0, [sp, #28]
 800c762:	1c71      	adds	r1, r6, #1
 800c764:	f000 fae8 	bl	800cd38 <_Balloc>
 800c768:	9904      	ldr	r1, [sp, #16]
 800c76a:	4606      	mov	r6, r0
 800c76c:	6908      	ldr	r0, [r1, #16]
 800c76e:	310c      	adds	r1, #12
 800c770:	1c82      	adds	r2, r0, #2
 800c772:	0092      	lsls	r2, r2, #2
 800c774:	f106 000c 	add.w	r0, r6, #12
 800c778:	f000 fa30 	bl	800cbdc <memcpy>
 800c77c:	9904      	ldr	r1, [sp, #16]
 800c77e:	9807      	ldr	r0, [sp, #28]
 800c780:	f000 fb00 	bl	800cd84 <_Bfree>
 800c784:	9604      	str	r6, [sp, #16]
 800c786:	6931      	ldr	r1, [r6, #16]
 800c788:	e7c6      	b.n	800c718 <__gethex+0x4f4>
 800c78a:	465c      	mov	r4, fp
 800c78c:	e594      	b.n	800c2b8 <__gethex+0x94>
 800c78e:	f004 001f 	and.w	r0, r4, #31
 800c792:	2101      	movs	r1, #1
 800c794:	fa01 f100 	lsl.w	r1, r1, r0
 800c798:	9a04      	ldr	r2, [sp, #16]
 800c79a:	1163      	asrs	r3, r4, #5
 800c79c:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 800c7a0:	6978      	ldr	r0, [r7, #20]
 800c7a2:	4201      	tst	r1, r0
 800c7a4:	bf14      	ite	ne
 800c7a6:	2721      	movne	r7, #33	; 0x21
 800c7a8:	2722      	moveq	r7, #34	; 0x22
 800c7aa:	e720      	b.n	800c5ee <__gethex+0x3ca>

0800c7ac <__hexnan>:
 800c7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7b0:	4daa      	ldr	r5, [pc, #680]	; (800ca5c <__hexnan+0x2b0>)
 800c7b2:	b087      	sub	sp, #28
 800c7b4:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 800c7b8:	9003      	str	r0, [sp, #12]
 800c7ba:	460c      	mov	r4, r1
 800c7bc:	4617      	mov	r7, r2
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	f000 8147 	beq.w	800ca52 <__hexnan+0x2a6>
 800c7c4:	6820      	ldr	r0, [r4, #0]
 800c7c6:	1142      	asrs	r2, r0, #5
 800c7c8:	eb07 0182 	add.w	r1, r7, r2, lsl #2
 800c7cc:	f010 031f 	ands.w	r3, r0, #31
 800c7d0:	9102      	str	r1, [sp, #8]
 800c7d2:	9304      	str	r3, [sp, #16]
 800c7d4:	d001      	beq.n	800c7da <__hexnan+0x2e>
 800c7d6:	1d0c      	adds	r4, r1, #4
 800c7d8:	9402      	str	r4, [sp, #8]
 800c7da:	9802      	ldr	r0, [sp, #8]
 800c7dc:	9b03      	ldr	r3, [sp, #12]
 800c7de:	9902      	ldr	r1, [sp, #8]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	3804      	subs	r0, #4
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	f841 2c04 	str.w	r2, [r1, #-4]
 800c7ec:	46a4      	mov	ip, r4
 800c7ee:	785c      	ldrb	r4, [r3, #1]
 800c7f0:	9001      	str	r0, [sp, #4]
 800c7f2:	4601      	mov	r1, r0
 800c7f4:	4690      	mov	r8, r2
 800c7f6:	4691      	mov	r9, r2
 800c7f8:	4610      	mov	r0, r2
 800c7fa:	2c00      	cmp	r4, #0
 800c7fc:	d057      	beq.n	800c8ae <__hexnan+0x102>
 800c7fe:	5d2e      	ldrb	r6, [r5, r4]
 800c800:	2e00      	cmp	r6, #0
 800c802:	f040 80fe 	bne.w	800ca02 <__hexnan+0x256>
 800c806:	2c20      	cmp	r4, #32
 800c808:	f200 811c 	bhi.w	800ca44 <__hexnan+0x298>
 800c80c:	4548      	cmp	r0, r9
 800c80e:	dd4a      	ble.n	800c8a6 <__hexnan+0xfa>
 800c810:	4561      	cmp	r1, ip
 800c812:	d243      	bcs.n	800c89c <__hexnan+0xf0>
 800c814:	f1b8 0f07 	cmp.w	r8, #7
 800c818:	dc40      	bgt.n	800c89c <__hexnan+0xf0>
 800c81a:	f1c8 0608 	rsb	r6, r8, #8
 800c81e:	684c      	ldr	r4, [r1, #4]
 800c820:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800c824:	f1c8 0b20 	rsb	fp, r8, #32
 800c828:	fa04 fa0b 	lsl.w	sl, r4, fp
 800c82c:	fa24 f208 	lsr.w	r2, r4, r8
 800c830:	680c      	ldr	r4, [r1, #0]
 800c832:	43ce      	mvns	r6, r1
 800c834:	ea44 0a0a 	orr.w	sl, r4, sl
 800c838:	460c      	mov	r4, r1
 800c83a:	f844 ab04 	str.w	sl, [r4], #4
 800c83e:	4466      	add	r6, ip
 800c840:	45a4      	cmp	ip, r4
 800c842:	604a      	str	r2, [r1, #4]
 800c844:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800c848:	d928      	bls.n	800c89c <__hexnan+0xf0>
 800c84a:	b166      	cbz	r6, 800c866 <__hexnan+0xba>
 800c84c:	6866      	ldr	r6, [r4, #4]
 800c84e:	fa06 fa0b 	lsl.w	sl, r6, fp
 800c852:	ea42 0a0a 	orr.w	sl, r2, sl
 800c856:	fa26 f208 	lsr.w	r2, r6, r8
 800c85a:	f8c4 a000 	str.w	sl, [r4]
 800c85e:	f844 2f04 	str.w	r2, [r4, #4]!
 800c862:	45a4      	cmp	ip, r4
 800c864:	d91a      	bls.n	800c89c <__hexnan+0xf0>
 800c866:	9305      	str	r3, [sp, #20]
 800c868:	465b      	mov	r3, fp
 800c86a:	f8d4 b004 	ldr.w	fp, [r4, #4]
 800c86e:	4626      	mov	r6, r4
 800c870:	fa0b fa03 	lsl.w	sl, fp, r3
 800c874:	ea42 020a 	orr.w	r2, r2, sl
 800c878:	f846 2b04 	str.w	r2, [r6], #4
 800c87c:	6872      	ldr	r2, [r6, #4]
 800c87e:	fa2b fb08 	lsr.w	fp, fp, r8
 800c882:	fa02 fa03 	lsl.w	sl, r2, r3
 800c886:	fa22 f208 	lsr.w	r2, r2, r8
 800c88a:	ea4b 0a0a 	orr.w	sl, fp, sl
 800c88e:	f8c4 a004 	str.w	sl, [r4, #4]
 800c892:	1d34      	adds	r4, r6, #4
 800c894:	45a4      	cmp	ip, r4
 800c896:	6072      	str	r2, [r6, #4]
 800c898:	d8e7      	bhi.n	800c86a <__hexnan+0xbe>
 800c89a:	9b05      	ldr	r3, [sp, #20]
 800c89c:	42b9      	cmp	r1, r7
 800c89e:	f200 80c8 	bhi.w	800ca32 <__hexnan+0x286>
 800c8a2:	f04f 0808 	mov.w	r8, #8
 800c8a6:	3301      	adds	r3, #1
 800c8a8:	785c      	ldrb	r4, [r3, #1]
 800c8aa:	2c00      	cmp	r4, #0
 800c8ac:	d1a7      	bne.n	800c7fe <__hexnan+0x52>
 800c8ae:	4662      	mov	r2, ip
 800c8b0:	2800      	cmp	r0, #0
 800c8b2:	f000 80ca 	beq.w	800ca4a <__hexnan+0x29e>
 800c8b6:	428a      	cmp	r2, r1
 800c8b8:	d93f      	bls.n	800c93a <__hexnan+0x18e>
 800c8ba:	f1b8 0f07 	cmp.w	r8, #7
 800c8be:	dc3c      	bgt.n	800c93a <__hexnan+0x18e>
 800c8c0:	f1c8 0508 	rsb	r5, r8, #8
 800c8c4:	684c      	ldr	r4, [r1, #4]
 800c8c6:	00ad      	lsls	r5, r5, #2
 800c8c8:	f1c5 0620 	rsb	r6, r5, #32
 800c8cc:	fa04 fc06 	lsl.w	ip, r4, r6
 800c8d0:	fa24 f405 	lsr.w	r4, r4, r5
 800c8d4:	680b      	ldr	r3, [r1, #0]
 800c8d6:	43c8      	mvns	r0, r1
 800c8d8:	ea43 0c0c 	orr.w	ip, r3, ip
 800c8dc:	460b      	mov	r3, r1
 800c8de:	f8c1 c000 	str.w	ip, [r1]
 800c8e2:	f843 4f04 	str.w	r4, [r3, #4]!
 800c8e6:	1810      	adds	r0, r2, r0
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800c8ee:	d924      	bls.n	800c93a <__hexnan+0x18e>
 800c8f0:	b160      	cbz	r0, 800c90c <__hexnan+0x160>
 800c8f2:	6858      	ldr	r0, [r3, #4]
 800c8f4:	fa00 fc06 	lsl.w	ip, r0, r6
 800c8f8:	ea44 0c0c 	orr.w	ip, r4, ip
 800c8fc:	fa20 f405 	lsr.w	r4, r0, r5
 800c900:	f8c3 c000 	str.w	ip, [r3]
 800c904:	f843 4f04 	str.w	r4, [r3, #4]!
 800c908:	429a      	cmp	r2, r3
 800c90a:	d916      	bls.n	800c93a <__hexnan+0x18e>
 800c90c:	4691      	mov	r9, r2
 800c90e:	685a      	ldr	r2, [r3, #4]
 800c910:	4618      	mov	r0, r3
 800c912:	fa02 f806 	lsl.w	r8, r2, r6
 800c916:	ea44 0408 	orr.w	r4, r4, r8
 800c91a:	f840 4b04 	str.w	r4, [r0], #4
 800c91e:	6844      	ldr	r4, [r0, #4]
 800c920:	fa22 f805 	lsr.w	r8, r2, r5
 800c924:	fa04 fc06 	lsl.w	ip, r4, r6
 800c928:	fa24 f405 	lsr.w	r4, r4, r5
 800c92c:	ea48 020c 	orr.w	r2, r8, ip
 800c930:	605a      	str	r2, [r3, #4]
 800c932:	1d03      	adds	r3, r0, #4
 800c934:	4599      	cmp	r9, r3
 800c936:	6044      	str	r4, [r0, #4]
 800c938:	d8e9      	bhi.n	800c90e <__hexnan+0x162>
 800c93a:	428f      	cmp	r7, r1
 800c93c:	f080 8090 	bcs.w	800ca60 <__hexnan+0x2b4>
 800c940:	460b      	mov	r3, r1
 800c942:	f853 0b04 	ldr.w	r0, [r3], #4
 800c946:	9c01      	ldr	r4, [sp, #4]
 800c948:	463a      	mov	r2, r7
 800c94a:	1a61      	subs	r1, r4, r1
 800c94c:	429c      	cmp	r4, r3
 800c94e:	f842 0b04 	str.w	r0, [r2], #4
 800c952:	f3c1 0080 	ubfx	r0, r1, #2, #1
 800c956:	d314      	bcc.n	800c982 <__hexnan+0x1d6>
 800c958:	b130      	cbz	r0, 800c968 <__hexnan+0x1bc>
 800c95a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c95e:	9801      	ldr	r0, [sp, #4]
 800c960:	f842 1b04 	str.w	r1, [r2], #4
 800c964:	4298      	cmp	r0, r3
 800c966:	d30c      	bcc.n	800c982 <__hexnan+0x1d6>
 800c968:	9d01      	ldr	r5, [sp, #4]
 800c96a:	4618      	mov	r0, r3
 800c96c:	f850 4b04 	ldr.w	r4, [r0], #4
 800c970:	4611      	mov	r1, r2
 800c972:	f841 4b04 	str.w	r4, [r1], #4
 800c976:	685c      	ldr	r4, [r3, #4]
 800c978:	1d03      	adds	r3, r0, #4
 800c97a:	6054      	str	r4, [r2, #4]
 800c97c:	1d0a      	adds	r2, r1, #4
 800c97e:	429d      	cmp	r5, r3
 800c980:	d2f3      	bcs.n	800c96a <__hexnan+0x1be>
 800c982:	4613      	mov	r3, r2
 800c984:	2100      	movs	r1, #0
 800c986:	9801      	ldr	r0, [sp, #4]
 800c988:	f843 1b04 	str.w	r1, [r3], #4
 800c98c:	1a82      	subs	r2, r0, r2
 800c98e:	4298      	cmp	r0, r3
 800c990:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800c994:	d30d      	bcc.n	800c9b2 <__hexnan+0x206>
 800c996:	b122      	cbz	r2, 800c9a2 <__hexnan+0x1f6>
 800c998:	9c01      	ldr	r4, [sp, #4]
 800c99a:	f843 1b04 	str.w	r1, [r3], #4
 800c99e:	429c      	cmp	r4, r3
 800c9a0:	d307      	bcc.n	800c9b2 <__hexnan+0x206>
 800c9a2:	9801      	ldr	r0, [sp, #4]
 800c9a4:	461a      	mov	r2, r3
 800c9a6:	f842 1b04 	str.w	r1, [r2], #4
 800c9aa:	6059      	str	r1, [r3, #4]
 800c9ac:	1d13      	adds	r3, r2, #4
 800c9ae:	4298      	cmp	r0, r3
 800c9b0:	d2f8      	bcs.n	800c9a4 <__hexnan+0x1f8>
 800c9b2:	9902      	ldr	r1, [sp, #8]
 800c9b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d14d      	bne.n	800ca58 <__hexnan+0x2ac>
 800c9bc:	9801      	ldr	r0, [sp, #4]
 800c9be:	4287      	cmp	r7, r0
 800c9c0:	d069      	beq.n	800ca96 <__hexnan+0x2ea>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	1bc1      	subs	r1, r0, r7
 800c9c6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c9ca:	1f08      	subs	r0, r1, #4
 800c9cc:	f3c0 0180 	ubfx	r1, r0, #2, #1
 800c9d0:	2a00      	cmp	r2, #0
 800c9d2:	d141      	bne.n	800ca58 <__hexnan+0x2ac>
 800c9d4:	429f      	cmp	r7, r3
 800c9d6:	d010      	beq.n	800c9fa <__hexnan+0x24e>
 800c9d8:	b119      	cbz	r1, 800c9e2 <__hexnan+0x236>
 800c9da:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c9de:	b152      	cbz	r2, 800c9f6 <__hexnan+0x24a>
 800c9e0:	e03a      	b.n	800ca58 <__hexnan+0x2ac>
 800c9e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c9e6:	3b04      	subs	r3, #4
 800c9e8:	2800      	cmp	r0, #0
 800c9ea:	d135      	bne.n	800ca58 <__hexnan+0x2ac>
 800c9ec:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800c9f0:	3b04      	subs	r3, #4
 800c9f2:	2900      	cmp	r1, #0
 800c9f4:	d130      	bne.n	800ca58 <__hexnan+0x2ac>
 800c9f6:	429f      	cmp	r7, r3
 800c9f8:	d1f3      	bne.n	800c9e2 <__hexnan+0x236>
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	601a      	str	r2, [r3, #0]
 800c9fe:	2005      	movs	r0, #5
 800ca00:	e024      	b.n	800ca4c <__hexnan+0x2a0>
 800ca02:	f108 0801 	add.w	r8, r8, #1
 800ca06:	3001      	adds	r0, #1
 800ca08:	f1b8 0f08 	cmp.w	r8, #8
 800ca0c:	dc07      	bgt.n	800ca1e <__hexnan+0x272>
 800ca0e:	680c      	ldr	r4, [r1, #0]
 800ca10:	0122      	lsls	r2, r4, #4
 800ca12:	f006 060f 	and.w	r6, r6, #15
 800ca16:	4316      	orrs	r6, r2
 800ca18:	600e      	str	r6, [r1, #0]
 800ca1a:	3301      	adds	r3, #1
 800ca1c:	e744      	b.n	800c8a8 <__hexnan+0xfc>
 800ca1e:	42b9      	cmp	r1, r7
 800ca20:	f67f af41 	bls.w	800c8a6 <__hexnan+0xfa>
 800ca24:	2200      	movs	r2, #0
 800ca26:	f841 2c04 	str.w	r2, [r1, #-4]
 800ca2a:	f04f 0801 	mov.w	r8, #1
 800ca2e:	3904      	subs	r1, #4
 800ca30:	e7ef      	b.n	800ca12 <__hexnan+0x266>
 800ca32:	2400      	movs	r4, #0
 800ca34:	f841 4c04 	str.w	r4, [r1, #-4]
 800ca38:	3904      	subs	r1, #4
 800ca3a:	4681      	mov	r9, r0
 800ca3c:	468c      	mov	ip, r1
 800ca3e:	46a0      	mov	r8, r4
 800ca40:	3301      	adds	r3, #1
 800ca42:	e731      	b.n	800c8a8 <__hexnan+0xfc>
 800ca44:	2c29      	cmp	r4, #41	; 0x29
 800ca46:	4662      	mov	r2, ip
 800ca48:	d01e      	beq.n	800ca88 <__hexnan+0x2dc>
 800ca4a:	2004      	movs	r0, #4
 800ca4c:	b007      	add	sp, #28
 800ca4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca52:	f7ff fbbf 	bl	800c1d4 <__hexdig_init>
 800ca56:	e6b5      	b.n	800c7c4 <__hexnan+0x18>
 800ca58:	2005      	movs	r0, #5
 800ca5a:	e7f7      	b.n	800ca4c <__hexnan+0x2a0>
 800ca5c:	20001c5c 	.word	0x20001c5c
 800ca60:	9b04      	ldr	r3, [sp, #16]
 800ca62:	b16b      	cbz	r3, 800ca80 <__hexnan+0x2d4>
 800ca64:	9904      	ldr	r1, [sp, #16]
 800ca66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca6a:	f1c1 0020 	rsb	r0, r1, #32
 800ca6e:	fa22 f200 	lsr.w	r2, r2, r0
 800ca72:	9902      	ldr	r1, [sp, #8]
 800ca74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca78:	4013      	ands	r3, r2
 800ca7a:	f841 3c04 	str.w	r3, [r1, #-4]
 800ca7e:	e79b      	b.n	800c9b8 <__hexnan+0x20c>
 800ca80:	9c02      	ldr	r4, [sp, #8]
 800ca82:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ca86:	e797      	b.n	800c9b8 <__hexnan+0x20c>
 800ca88:	9c03      	ldr	r4, [sp, #12]
 800ca8a:	3302      	adds	r3, #2
 800ca8c:	6023      	str	r3, [r4, #0]
 800ca8e:	2800      	cmp	r0, #0
 800ca90:	f47f af11 	bne.w	800c8b6 <__hexnan+0x10a>
 800ca94:	e7d9      	b.n	800ca4a <__hexnan+0x29e>
 800ca96:	463b      	mov	r3, r7
 800ca98:	e7af      	b.n	800c9fa <__hexnan+0x24e>
 800ca9a:	bf00      	nop

0800ca9c <memchr>:
 800ca9c:	0783      	lsls	r3, r0, #30
 800ca9e:	b4f0      	push	{r4, r5, r6, r7}
 800caa0:	b2c9      	uxtb	r1, r1
 800caa2:	f000 8096 	beq.w	800cbd2 <memchr+0x136>
 800caa6:	1e53      	subs	r3, r2, #1
 800caa8:	2a00      	cmp	r2, #0
 800caaa:	f000 8094 	beq.w	800cbd6 <memchr+0x13a>
 800caae:	7802      	ldrb	r2, [r0, #0]
 800cab0:	428a      	cmp	r2, r1
 800cab2:	d00b      	beq.n	800cacc <memchr+0x30>
 800cab4:	1c42      	adds	r2, r0, #1
 800cab6:	07d8      	lsls	r0, r3, #31
 800cab8:	d51a      	bpl.n	800caf0 <memchr+0x54>
 800caba:	f012 0f03 	tst.w	r2, #3
 800cabe:	4610      	mov	r0, r2
 800cac0:	d01c      	beq.n	800cafc <memchr+0x60>
 800cac2:	7814      	ldrb	r4, [r2, #0]
 800cac4:	3b01      	subs	r3, #1
 800cac6:	3201      	adds	r2, #1
 800cac8:	428c      	cmp	r4, r1
 800caca:	d111      	bne.n	800caf0 <memchr+0x54>
 800cacc:	bcf0      	pop	{r4, r5, r6, r7}
 800cace:	4770      	bx	lr
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d07c      	beq.n	800cbce <memchr+0x132>
 800cad4:	7812      	ldrb	r2, [r2, #0]
 800cad6:	3b01      	subs	r3, #1
 800cad8:	428a      	cmp	r2, r1
 800cada:	d0f7      	beq.n	800cacc <memchr+0x30>
 800cadc:	f014 0f03 	tst.w	r4, #3
 800cae0:	4620      	mov	r0, r4
 800cae2:	f104 0201 	add.w	r2, r4, #1
 800cae6:	d009      	beq.n	800cafc <memchr+0x60>
 800cae8:	7824      	ldrb	r4, [r4, #0]
 800caea:	3b01      	subs	r3, #1
 800caec:	428c      	cmp	r4, r1
 800caee:	d0ed      	beq.n	800cacc <memchr+0x30>
 800caf0:	f012 0f03 	tst.w	r2, #3
 800caf4:	4610      	mov	r0, r2
 800caf6:	f102 0401 	add.w	r4, r2, #1
 800cafa:	d1e9      	bne.n	800cad0 <memchr+0x34>
 800cafc:	2b03      	cmp	r3, #3
 800cafe:	d93f      	bls.n	800cb80 <memchr+0xe4>
 800cb00:	6804      	ldr	r4, [r0, #0]
 800cb02:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 800cb06:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800cb0a:	ea85 0704 	eor.w	r7, r5, r4
 800cb0e:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 800cb12:	ea22 0207 	bic.w	r2, r2, r7
 800cb16:	1f1e      	subs	r6, r3, #4
 800cb18:	1d04      	adds	r4, r0, #4
 800cb1a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb1e:	f3c6 0780 	ubfx	r7, r6, #2, #1
 800cb22:	d12d      	bne.n	800cb80 <memchr+0xe4>
 800cb24:	2e03      	cmp	r6, #3
 800cb26:	4633      	mov	r3, r6
 800cb28:	d929      	bls.n	800cb7e <memchr+0xe2>
 800cb2a:	b167      	cbz	r7, 800cb46 <memchr+0xaa>
 800cb2c:	6826      	ldr	r6, [r4, #0]
 800cb2e:	4620      	mov	r0, r4
 800cb30:	ea85 0206 	eor.w	r2, r5, r6
 800cb34:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 800cb38:	ea26 0202 	bic.w	r2, r6, r2
 800cb3c:	3404      	adds	r4, #4
 800cb3e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb42:	d019      	beq.n	800cb78 <memchr+0xdc>
 800cb44:	e01c      	b.n	800cb80 <memchr+0xe4>
 800cb46:	4620      	mov	r0, r4
 800cb48:	6824      	ldr	r4, [r4, #0]
 800cb4a:	1d06      	adds	r6, r0, #4
 800cb4c:	ea85 0204 	eor.w	r2, r5, r4
 800cb50:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 800cb54:	ea24 0202 	bic.w	r2, r4, r2
 800cb58:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb5c:	d110      	bne.n	800cb80 <memchr+0xe4>
 800cb5e:	6834      	ldr	r4, [r6, #0]
 800cb60:	3b04      	subs	r3, #4
 800cb62:	ea85 0204 	eor.w	r2, r5, r4
 800cb66:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 800cb6a:	ea24 0202 	bic.w	r2, r4, r2
 800cb6e:	1d34      	adds	r4, r6, #4
 800cb70:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800cb74:	4630      	mov	r0, r6
 800cb76:	d103      	bne.n	800cb80 <memchr+0xe4>
 800cb78:	3b04      	subs	r3, #4
 800cb7a:	2b03      	cmp	r3, #3
 800cb7c:	d8e3      	bhi.n	800cb46 <memchr+0xaa>
 800cb7e:	4620      	mov	r0, r4
 800cb80:	1e5d      	subs	r5, r3, #1
 800cb82:	b323      	cbz	r3, 800cbce <memchr+0x132>
 800cb84:	7803      	ldrb	r3, [r0, #0]
 800cb86:	428b      	cmp	r3, r1
 800cb88:	d0a0      	beq.n	800cacc <memchr+0x30>
 800cb8a:	1c43      	adds	r3, r0, #1
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	07e8      	lsls	r0, r5, #31
 800cb90:	d514      	bpl.n	800cbbc <memchr+0x120>
 800cb92:	781c      	ldrb	r4, [r3, #0]
 800cb94:	4618      	mov	r0, r3
 800cb96:	2201      	movs	r2, #1
 800cb98:	3301      	adds	r3, #1
 800cb9a:	428c      	cmp	r4, r1
 800cb9c:	d096      	beq.n	800cacc <memchr+0x30>
 800cb9e:	4295      	cmp	r5, r2
 800cba0:	4618      	mov	r0, r3
 800cba2:	f103 0401 	add.w	r4, r3, #1
 800cba6:	f102 0202 	add.w	r2, r2, #2
 800cbaa:	d00e      	beq.n	800cbca <memchr+0x12e>
 800cbac:	781b      	ldrb	r3, [r3, #0]
 800cbae:	428b      	cmp	r3, r1
 800cbb0:	d08c      	beq.n	800cacc <memchr+0x30>
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	7824      	ldrb	r4, [r4, #0]
 800cbb6:	1c43      	adds	r3, r0, #1
 800cbb8:	428c      	cmp	r4, r1
 800cbba:	d087      	beq.n	800cacc <memchr+0x30>
 800cbbc:	4295      	cmp	r5, r2
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f103 0401 	add.w	r4, r3, #1
 800cbc4:	f102 0202 	add.w	r2, r2, #2
 800cbc8:	d1f0      	bne.n	800cbac <memchr+0x110>
 800cbca:	2000      	movs	r0, #0
 800cbcc:	e77e      	b.n	800cacc <memchr+0x30>
 800cbce:	4618      	mov	r0, r3
 800cbd0:	e77c      	b.n	800cacc <memchr+0x30>
 800cbd2:	4613      	mov	r3, r2
 800cbd4:	e792      	b.n	800cafc <memchr+0x60>
 800cbd6:	4610      	mov	r0, r2
 800cbd8:	e778      	b.n	800cacc <memchr+0x30>
 800cbda:	bf00      	nop

0800cbdc <memcpy>:
 800cbdc:	2a0f      	cmp	r2, #15
 800cbde:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800cbe2:	f240 80a1 	bls.w	800cd28 <memcpy+0x14c>
 800cbe6:	ea41 0300 	orr.w	r3, r1, r0
 800cbea:	079b      	lsls	r3, r3, #30
 800cbec:	f040 809e 	bne.w	800cd2c <memcpy+0x150>
 800cbf0:	680c      	ldr	r4, [r1, #0]
 800cbf2:	f1a2 0510 	sub.w	r5, r2, #16
 800cbf6:	6004      	str	r4, [r0, #0]
 800cbf8:	684b      	ldr	r3, [r1, #4]
 800cbfa:	46ac      	mov	ip, r5
 800cbfc:	6043      	str	r3, [r0, #4]
 800cbfe:	688c      	ldr	r4, [r1, #8]
 800cc00:	f1bc 0f0f 	cmp.w	ip, #15
 800cc04:	6084      	str	r4, [r0, #8]
 800cc06:	68cc      	ldr	r4, [r1, #12]
 800cc08:	f3c5 1500 	ubfx	r5, r5, #4, #1
 800cc0c:	60c4      	str	r4, [r0, #12]
 800cc0e:	f100 0310 	add.w	r3, r0, #16
 800cc12:	f101 0410 	add.w	r4, r1, #16
 800cc16:	d92b      	bls.n	800cc70 <memcpy+0x94>
 800cc18:	b175      	cbz	r5, 800cc38 <memcpy+0x5c>
 800cc1a:	6825      	ldr	r5, [r4, #0]
 800cc1c:	f1ac 0c10 	sub.w	ip, ip, #16
 800cc20:	601d      	str	r5, [r3, #0]
 800cc22:	6865      	ldr	r5, [r4, #4]
 800cc24:	605d      	str	r5, [r3, #4]
 800cc26:	68a5      	ldr	r5, [r4, #8]
 800cc28:	609d      	str	r5, [r3, #8]
 800cc2a:	68e5      	ldr	r5, [r4, #12]
 800cc2c:	3410      	adds	r4, #16
 800cc2e:	60dd      	str	r5, [r3, #12]
 800cc30:	3310      	adds	r3, #16
 800cc32:	f1bc 0f0f 	cmp.w	ip, #15
 800cc36:	d91b      	bls.n	800cc70 <memcpy+0x94>
 800cc38:	6827      	ldr	r7, [r4, #0]
 800cc3a:	f104 0610 	add.w	r6, r4, #16
 800cc3e:	601f      	str	r7, [r3, #0]
 800cc40:	6867      	ldr	r7, [r4, #4]
 800cc42:	f103 0510 	add.w	r5, r3, #16
 800cc46:	605f      	str	r7, [r3, #4]
 800cc48:	68a7      	ldr	r7, [r4, #8]
 800cc4a:	f1ac 0c20 	sub.w	ip, ip, #32
 800cc4e:	609f      	str	r7, [r3, #8]
 800cc50:	68e7      	ldr	r7, [r4, #12]
 800cc52:	60df      	str	r7, [r3, #12]
 800cc54:	6924      	ldr	r4, [r4, #16]
 800cc56:	611c      	str	r4, [r3, #16]
 800cc58:	6877      	ldr	r7, [r6, #4]
 800cc5a:	f106 0410 	add.w	r4, r6, #16
 800cc5e:	606f      	str	r7, [r5, #4]
 800cc60:	68b7      	ldr	r7, [r6, #8]
 800cc62:	3320      	adds	r3, #32
 800cc64:	60af      	str	r7, [r5, #8]
 800cc66:	68f6      	ldr	r6, [r6, #12]
 800cc68:	f1bc 0f0f 	cmp.w	ip, #15
 800cc6c:	60ee      	str	r6, [r5, #12]
 800cc6e:	d8e3      	bhi.n	800cc38 <memcpy+0x5c>
 800cc70:	f1a2 0810 	sub.w	r8, r2, #16
 800cc74:	f028 030f 	bic.w	r3, r8, #15
 800cc78:	f002 040f 	and.w	r4, r2, #15
 800cc7c:	f103 0c10 	add.w	ip, r3, #16
 800cc80:	2c03      	cmp	r4, #3
 800cc82:	eb00 030c 	add.w	r3, r0, ip
 800cc86:	eb01 080c 	add.w	r8, r1, ip
 800cc8a:	d951      	bls.n	800cd30 <memcpy+0x154>
 800cc8c:	1f21      	subs	r1, r4, #4
 800cc8e:	ea4f 0991 	mov.w	r9, r1, lsr #2
 800cc92:	4644      	mov	r4, r8
 800cc94:	eb08 0c89 	add.w	ip, r8, r9, lsl #2
 800cc98:	f854 6b04 	ldr.w	r6, [r4], #4
 800cc9c:	ebc8 010c 	rsb	r1, r8, ip
 800cca0:	f10c 0c04 	add.w	ip, ip, #4
 800cca4:	461d      	mov	r5, r3
 800cca6:	4564      	cmp	r4, ip
 800cca8:	f845 6b04 	str.w	r6, [r5], #4
 800ccac:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800ccb0:	d012      	beq.n	800ccd8 <memcpy+0xfc>
 800ccb2:	b129      	cbz	r1, 800ccc0 <memcpy+0xe4>
 800ccb4:	f854 1b04 	ldr.w	r1, [r4], #4
 800ccb8:	4564      	cmp	r4, ip
 800ccba:	f845 1b04 	str.w	r1, [r5], #4
 800ccbe:	d00b      	beq.n	800ccd8 <memcpy+0xfc>
 800ccc0:	4627      	mov	r7, r4
 800ccc2:	f857 1b04 	ldr.w	r1, [r7], #4
 800ccc6:	462e      	mov	r6, r5
 800ccc8:	f846 1b04 	str.w	r1, [r6], #4
 800cccc:	6864      	ldr	r4, [r4, #4]
 800ccce:	606c      	str	r4, [r5, #4]
 800ccd0:	1d3c      	adds	r4, r7, #4
 800ccd2:	1d35      	adds	r5, r6, #4
 800ccd4:	4564      	cmp	r4, ip
 800ccd6:	d1f3      	bne.n	800ccc0 <memcpy+0xe4>
 800ccd8:	f109 0c01 	add.w	ip, r9, #1
 800ccdc:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800cce0:	f002 0203 	and.w	r2, r2, #3
 800cce4:	eb08 0109 	add.w	r1, r8, r9
 800cce8:	444b      	add	r3, r9
 800ccea:	b1d2      	cbz	r2, 800cd22 <memcpy+0x146>
 800ccec:	780d      	ldrb	r5, [r1, #0]
 800ccee:	189a      	adds	r2, r3, r2
 800ccf0:	43dc      	mvns	r4, r3
 800ccf2:	f803 5b01 	strb.w	r5, [r3], #1
 800ccf6:	1914      	adds	r4, r2, r4
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	f004 0401 	and.w	r4, r4, #1
 800ccfe:	d010      	beq.n	800cd22 <memcpy+0x146>
 800cd00:	b12c      	cbz	r4, 800cd0e <memcpy+0x132>
 800cd02:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cd06:	f803 4b01 	strb.w	r4, [r3], #1
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d009      	beq.n	800cd22 <memcpy+0x146>
 800cd0e:	784d      	ldrb	r5, [r1, #1]
 800cd10:	461c      	mov	r4, r3
 800cd12:	f804 5b01 	strb.w	r5, [r4], #1
 800cd16:	788d      	ldrb	r5, [r1, #2]
 800cd18:	3102      	adds	r1, #2
 800cd1a:	705d      	strb	r5, [r3, #1]
 800cd1c:	1c63      	adds	r3, r4, #1
 800cd1e:	4293      	cmp	r3, r2
 800cd20:	d1f5      	bne.n	800cd0e <memcpy+0x132>
 800cd22:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800cd26:	4770      	bx	lr
 800cd28:	4603      	mov	r3, r0
 800cd2a:	e7de      	b.n	800ccea <memcpy+0x10e>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	e7dd      	b.n	800ccec <memcpy+0x110>
 800cd30:	4641      	mov	r1, r8
 800cd32:	4622      	mov	r2, r4
 800cd34:	e7d9      	b.n	800ccea <memcpy+0x10e>
 800cd36:	bf00      	nop

0800cd38 <_Balloc>:
 800cd38:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800cd3a:	b570      	push	{r4, r5, r6, lr}
 800cd3c:	4605      	mov	r5, r0
 800cd3e:	460c      	mov	r4, r1
 800cd40:	b14b      	cbz	r3, 800cd56 <_Balloc+0x1e>
 800cd42:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800cd46:	b180      	cbz	r0, 800cd6a <_Balloc+0x32>
 800cd48:	6801      	ldr	r1, [r0, #0]
 800cd4a:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 800cd4e:	2300      	movs	r3, #0
 800cd50:	6103      	str	r3, [r0, #16]
 800cd52:	60c3      	str	r3, [r0, #12]
 800cd54:	bd70      	pop	{r4, r5, r6, pc}
 800cd56:	2104      	movs	r1, #4
 800cd58:	2221      	movs	r2, #33	; 0x21
 800cd5a:	f001 f93d 	bl	800dfd8 <_calloc_r>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	64e8      	str	r0, [r5, #76]	; 0x4c
 800cd62:	2800      	cmp	r0, #0
 800cd64:	d1ed      	bne.n	800cd42 <_Balloc+0xa>
 800cd66:	2000      	movs	r0, #0
 800cd68:	bd70      	pop	{r4, r5, r6, pc}
 800cd6a:	2101      	movs	r1, #1
 800cd6c:	fa01 f604 	lsl.w	r6, r1, r4
 800cd70:	1d72      	adds	r2, r6, #5
 800cd72:	4628      	mov	r0, r5
 800cd74:	0092      	lsls	r2, r2, #2
 800cd76:	f001 f92f 	bl	800dfd8 <_calloc_r>
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d0f3      	beq.n	800cd66 <_Balloc+0x2e>
 800cd7e:	6044      	str	r4, [r0, #4]
 800cd80:	6086      	str	r6, [r0, #8]
 800cd82:	e7e4      	b.n	800cd4e <_Balloc+0x16>

0800cd84 <_Bfree>:
 800cd84:	b131      	cbz	r1, 800cd94 <_Bfree+0x10>
 800cd86:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800cd88:	684a      	ldr	r2, [r1, #4]
 800cd8a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cd8e:	6008      	str	r0, [r1, #0]
 800cd90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800cd94:	4770      	bx	lr
 800cd96:	bf00      	nop

0800cd98 <__multadd>:
 800cd98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd9c:	460f      	mov	r7, r1
 800cd9e:	6949      	ldr	r1, [r1, #20]
 800cda0:	f8d7 8010 	ldr.w	r8, [r7, #16]
 800cda4:	b28c      	uxth	r4, r1
 800cda6:	0c0e      	lsrs	r6, r1, #16
 800cda8:	fb02 3304 	mla	r3, r2, r4, r3
 800cdac:	fb02 f106 	mul.w	r1, r2, r6
 800cdb0:	b29c      	uxth	r4, r3
 800cdb2:	eb01 4613 	add.w	r6, r1, r3, lsr #16
 800cdb6:	eb04 4406 	add.w	r4, r4, r6, lsl #16
 800cdba:	f107 0318 	add.w	r3, r7, #24
 800cdbe:	f843 4c04 	str.w	r4, [r3, #-4]
 800cdc2:	2401      	movs	r4, #1
 800cdc4:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800cdc8:	0c36      	lsrs	r6, r6, #16
 800cdca:	45a0      	cmp	r8, r4
 800cdcc:	4681      	mov	r9, r0
 800cdce:	f001 0001 	and.w	r0, r1, #1
 800cdd2:	dd38      	ble.n	800ce46 <__multadd+0xae>
 800cdd4:	b198      	cbz	r0, 800cdfe <__multadd+0x66>
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	2402      	movs	r4, #2
 800cdda:	b299      	uxth	r1, r3
 800cddc:	0c18      	lsrs	r0, r3, #16
 800cdde:	fb02 6601 	mla	r6, r2, r1, r6
 800cde2:	fb02 f000 	mul.w	r0, r2, r0
 800cde6:	b2b1      	uxth	r1, r6
 800cde8:	eb00 4016 	add.w	r0, r0, r6, lsr #16
 800cdec:	eb01 4600 	add.w	r6, r1, r0, lsl #16
 800cdf0:	f107 031c 	add.w	r3, r7, #28
 800cdf4:	f843 6c04 	str.w	r6, [r3, #-4]
 800cdf8:	0c06      	lsrs	r6, r0, #16
 800cdfa:	45a0      	cmp	r8, r4
 800cdfc:	dd23      	ble.n	800ce46 <__multadd+0xae>
 800cdfe:	6818      	ldr	r0, [r3, #0]
 800ce00:	461d      	mov	r5, r3
 800ce02:	b281      	uxth	r1, r0
 800ce04:	0c00      	lsrs	r0, r0, #16
 800ce06:	fb02 6601 	mla	r6, r2, r1, r6
 800ce0a:	fb02 f100 	mul.w	r1, r2, r0
 800ce0e:	b2b0      	uxth	r0, r6
 800ce10:	eb01 4116 	add.w	r1, r1, r6, lsr #16
 800ce14:	eb00 4601 	add.w	r6, r0, r1, lsl #16
 800ce18:	f845 6b04 	str.w	r6, [r5], #4
 800ce1c:	6858      	ldr	r0, [r3, #4]
 800ce1e:	3402      	adds	r4, #2
 800ce20:	b283      	uxth	r3, r0
 800ce22:	0c06      	lsrs	r6, r0, #16
 800ce24:	fb02 f303 	mul.w	r3, r2, r3
 800ce28:	fb02 f606 	mul.w	r6, r2, r6
 800ce2c:	eb03 4111 	add.w	r1, r3, r1, lsr #16
 800ce30:	eb06 4011 	add.w	r0, r6, r1, lsr #16
 800ce34:	b28e      	uxth	r6, r1
 800ce36:	eb06 4100 	add.w	r1, r6, r0, lsl #16
 800ce3a:	462b      	mov	r3, r5
 800ce3c:	0c06      	lsrs	r6, r0, #16
 800ce3e:	45a0      	cmp	r8, r4
 800ce40:	f843 1b04 	str.w	r1, [r3], #4
 800ce44:	dcdb      	bgt.n	800cdfe <__multadd+0x66>
 800ce46:	b146      	cbz	r6, 800ce5a <__multadd+0xc2>
 800ce48:	68ba      	ldr	r2, [r7, #8]
 800ce4a:	4590      	cmp	r8, r2
 800ce4c:	da08      	bge.n	800ce60 <__multadd+0xc8>
 800ce4e:	eb07 0288 	add.w	r2, r7, r8, lsl #2
 800ce52:	f108 0001 	add.w	r0, r8, #1
 800ce56:	6156      	str	r6, [r2, #20]
 800ce58:	6138      	str	r0, [r7, #16]
 800ce5a:	4638      	mov	r0, r7
 800ce5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce60:	687c      	ldr	r4, [r7, #4]
 800ce62:	4648      	mov	r0, r9
 800ce64:	1c61      	adds	r1, r4, #1
 800ce66:	f7ff ff67 	bl	800cd38 <_Balloc>
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	f107 010c 	add.w	r1, r7, #12
 800ce70:	1c9a      	adds	r2, r3, #2
 800ce72:	4604      	mov	r4, r0
 800ce74:	0092      	lsls	r2, r2, #2
 800ce76:	f100 000c 	add.w	r0, r0, #12
 800ce7a:	f7ff feaf 	bl	800cbdc <memcpy>
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 800ce84:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 800ce88:	6039      	str	r1, [r7, #0]
 800ce8a:	f843 7020 	str.w	r7, [r3, r0, lsl #2]
 800ce8e:	4627      	mov	r7, r4
 800ce90:	e7dd      	b.n	800ce4e <__multadd+0xb6>
 800ce92:	bf00      	nop

0800ce94 <__s2b>:
 800ce94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce98:	f648 6639 	movw	r6, #36409	; 0x8e39
 800ce9c:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 800cea0:	461f      	mov	r7, r3
 800cea2:	f103 0308 	add.w	r3, r3, #8
 800cea6:	fb86 4503 	smull	r4, r5, r6, r3
 800ceaa:	17dc      	asrs	r4, r3, #31
 800ceac:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 800ceb0:	2e01      	cmp	r6, #1
 800ceb2:	4605      	mov	r5, r0
 800ceb4:	4689      	mov	r9, r1
 800ceb6:	4690      	mov	r8, r2
 800ceb8:	f340 808a 	ble.w	800cfd0 <__s2b+0x13c>
 800cebc:	2401      	movs	r4, #1
 800cebe:	2100      	movs	r1, #0
 800cec0:	0064      	lsls	r4, r4, #1
 800cec2:	3101      	adds	r1, #1
 800cec4:	42a6      	cmp	r6, r4
 800cec6:	dcfb      	bgt.n	800cec0 <__s2b+0x2c>
 800cec8:	4628      	mov	r0, r5
 800ceca:	f7ff ff35 	bl	800cd38 <_Balloc>
 800cece:	4601      	mov	r1, r0
 800ced0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ced2:	2201      	movs	r2, #1
 800ced4:	f1b8 0f09 	cmp.w	r8, #9
 800ced8:	6148      	str	r0, [r1, #20]
 800ceda:	610a      	str	r2, [r1, #16]
 800cedc:	dd73      	ble.n	800cfc6 <__s2b+0x132>
 800cede:	f109 0609 	add.w	r6, r9, #9
 800cee2:	7833      	ldrb	r3, [r6, #0]
 800cee4:	eb09 0408 	add.w	r4, r9, r8
 800cee8:	ea6f 0a06 	mvn.w	sl, r6
 800ceec:	220a      	movs	r2, #10
 800ceee:	eb04 0c0a 	add.w	ip, r4, sl
 800cef2:	3b30      	subs	r3, #48	; 0x30
 800cef4:	4628      	mov	r0, r5
 800cef6:	eb09 0b02 	add.w	fp, r9, r2
 800cefa:	f00c 0a01 	and.w	sl, ip, #1
 800cefe:	f7ff ff4b 	bl	800cd98 <__multadd>
 800cf02:	45a3      	cmp	fp, r4
 800cf04:	4601      	mov	r1, r0
 800cf06:	d023      	beq.n	800cf50 <__s2b+0xbc>
 800cf08:	f1ba 0f00 	cmp.w	sl, #0
 800cf0c:	d00b      	beq.n	800cf26 <__s2b+0x92>
 800cf0e:	f89b 3000 	ldrb.w	r3, [fp]
 800cf12:	220a      	movs	r2, #10
 800cf14:	3b30      	subs	r3, #48	; 0x30
 800cf16:	4628      	mov	r0, r5
 800cf18:	f7ff ff3e 	bl	800cd98 <__multadd>
 800cf1c:	f109 0b0b 	add.w	fp, r9, #11
 800cf20:	45a3      	cmp	fp, r4
 800cf22:	4601      	mov	r1, r0
 800cf24:	d014      	beq.n	800cf50 <__s2b+0xbc>
 800cf26:	46d9      	mov	r9, fp
 800cf28:	f819 3b01 	ldrb.w	r3, [r9], #1
 800cf2c:	220a      	movs	r2, #10
 800cf2e:	3b30      	subs	r3, #48	; 0x30
 800cf30:	4628      	mov	r0, r5
 800cf32:	f7ff ff31 	bl	800cd98 <__multadd>
 800cf36:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800cf3a:	4601      	mov	r1, r0
 800cf3c:	220a      	movs	r2, #10
 800cf3e:	3b30      	subs	r3, #48	; 0x30
 800cf40:	4628      	mov	r0, r5
 800cf42:	f7ff ff29 	bl	800cd98 <__multadd>
 800cf46:	f109 0b01 	add.w	fp, r9, #1
 800cf4a:	45a3      	cmp	fp, r4
 800cf4c:	4601      	mov	r1, r0
 800cf4e:	d1ea      	bne.n	800cf26 <__s2b+0x92>
 800cf50:	eb06 0308 	add.w	r3, r6, r8
 800cf54:	f1a3 0908 	sub.w	r9, r3, #8
 800cf58:	4547      	cmp	r7, r8
 800cf5a:	dd31      	ble.n	800cfc0 <__s2b+0x12c>
 800cf5c:	464c      	mov	r4, r9
 800cf5e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf62:	220a      	movs	r2, #10
 800cf64:	3b30      	subs	r3, #48	; 0x30
 800cf66:	4628      	mov	r0, r5
 800cf68:	f7ff ff16 	bl	800cd98 <__multadd>
 800cf6c:	ebc8 0707 	rsb	r7, r8, r7
 800cf70:	444f      	add	r7, r9
 800cf72:	ea6f 0609 	mvn.w	r6, r9
 800cf76:	eb07 0906 	add.w	r9, r7, r6
 800cf7a:	42bc      	cmp	r4, r7
 800cf7c:	f009 0601 	and.w	r6, r9, #1
 800cf80:	4601      	mov	r1, r0
 800cf82:	d01d      	beq.n	800cfc0 <__s2b+0x12c>
 800cf84:	b14e      	cbz	r6, 800cf9a <__s2b+0x106>
 800cf86:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf8a:	220a      	movs	r2, #10
 800cf8c:	3b30      	subs	r3, #48	; 0x30
 800cf8e:	4628      	mov	r0, r5
 800cf90:	f7ff ff02 	bl	800cd98 <__multadd>
 800cf94:	42bc      	cmp	r4, r7
 800cf96:	4601      	mov	r1, r0
 800cf98:	d012      	beq.n	800cfc0 <__s2b+0x12c>
 800cf9a:	4626      	mov	r6, r4
 800cf9c:	f816 3b01 	ldrb.w	r3, [r6], #1
 800cfa0:	220a      	movs	r2, #10
 800cfa2:	3b30      	subs	r3, #48	; 0x30
 800cfa4:	4628      	mov	r0, r5
 800cfa6:	f7ff fef7 	bl	800cd98 <__multadd>
 800cfaa:	7863      	ldrb	r3, [r4, #1]
 800cfac:	4601      	mov	r1, r0
 800cfae:	220a      	movs	r2, #10
 800cfb0:	3b30      	subs	r3, #48	; 0x30
 800cfb2:	4628      	mov	r0, r5
 800cfb4:	f7ff fef0 	bl	800cd98 <__multadd>
 800cfb8:	1c74      	adds	r4, r6, #1
 800cfba:	42bc      	cmp	r4, r7
 800cfbc:	4601      	mov	r1, r0
 800cfbe:	d1ec      	bne.n	800cf9a <__s2b+0x106>
 800cfc0:	4608      	mov	r0, r1
 800cfc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfc6:	f109 090a 	add.w	r9, r9, #10
 800cfca:	f04f 0809 	mov.w	r8, #9
 800cfce:	e7c3      	b.n	800cf58 <__s2b+0xc4>
 800cfd0:	2100      	movs	r1, #0
 800cfd2:	e779      	b.n	800cec8 <__s2b+0x34>

0800cfd4 <__hi0bits>:
 800cfd4:	0c02      	lsrs	r2, r0, #16
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	d116      	bne.n	800d008 <__hi0bits+0x34>
 800cfda:	0403      	lsls	r3, r0, #16
 800cfdc:	2010      	movs	r0, #16
 800cfde:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800cfe2:	d101      	bne.n	800cfe8 <__hi0bits+0x14>
 800cfe4:	3008      	adds	r0, #8
 800cfe6:	021b      	lsls	r3, r3, #8
 800cfe8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800cfec:	d101      	bne.n	800cff2 <__hi0bits+0x1e>
 800cfee:	3004      	adds	r0, #4
 800cff0:	011b      	lsls	r3, r3, #4
 800cff2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800cff6:	d101      	bne.n	800cffc <__hi0bits+0x28>
 800cff8:	3002      	adds	r0, #2
 800cffa:	009b      	lsls	r3, r3, #2
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	db02      	blt.n	800d006 <__hi0bits+0x32>
 800d000:	005b      	lsls	r3, r3, #1
 800d002:	d403      	bmi.n	800d00c <__hi0bits+0x38>
 800d004:	2020      	movs	r0, #32
 800d006:	4770      	bx	lr
 800d008:	2000      	movs	r0, #0
 800d00a:	e7e8      	b.n	800cfde <__hi0bits+0xa>
 800d00c:	3001      	adds	r0, #1
 800d00e:	4770      	bx	lr

0800d010 <__lo0bits>:
 800d010:	6803      	ldr	r3, [r0, #0]
 800d012:	4602      	mov	r2, r0
 800d014:	f013 0007 	ands.w	r0, r3, #7
 800d018:	d007      	beq.n	800d02a <__lo0bits+0x1a>
 800d01a:	07d9      	lsls	r1, r3, #31
 800d01c:	d41f      	bmi.n	800d05e <__lo0bits+0x4e>
 800d01e:	0798      	lsls	r0, r3, #30
 800d020:	d41f      	bmi.n	800d062 <__lo0bits+0x52>
 800d022:	0898      	lsrs	r0, r3, #2
 800d024:	6010      	str	r0, [r2, #0]
 800d026:	2002      	movs	r0, #2
 800d028:	4770      	bx	lr
 800d02a:	b299      	uxth	r1, r3
 800d02c:	b909      	cbnz	r1, 800d032 <__lo0bits+0x22>
 800d02e:	0c1b      	lsrs	r3, r3, #16
 800d030:	2010      	movs	r0, #16
 800d032:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d036:	d101      	bne.n	800d03c <__lo0bits+0x2c>
 800d038:	3008      	adds	r0, #8
 800d03a:	0a1b      	lsrs	r3, r3, #8
 800d03c:	0719      	lsls	r1, r3, #28
 800d03e:	d101      	bne.n	800d044 <__lo0bits+0x34>
 800d040:	3004      	adds	r0, #4
 800d042:	091b      	lsrs	r3, r3, #4
 800d044:	0799      	lsls	r1, r3, #30
 800d046:	d101      	bne.n	800d04c <__lo0bits+0x3c>
 800d048:	3002      	adds	r0, #2
 800d04a:	089b      	lsrs	r3, r3, #2
 800d04c:	07d9      	lsls	r1, r3, #31
 800d04e:	d404      	bmi.n	800d05a <__lo0bits+0x4a>
 800d050:	085b      	lsrs	r3, r3, #1
 800d052:	d101      	bne.n	800d058 <__lo0bits+0x48>
 800d054:	2020      	movs	r0, #32
 800d056:	4770      	bx	lr
 800d058:	3001      	adds	r0, #1
 800d05a:	6013      	str	r3, [r2, #0]
 800d05c:	4770      	bx	lr
 800d05e:	2000      	movs	r0, #0
 800d060:	4770      	bx	lr
 800d062:	0859      	lsrs	r1, r3, #1
 800d064:	6011      	str	r1, [r2, #0]
 800d066:	2001      	movs	r0, #1
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop

0800d06c <__i2b>:
 800d06c:	b510      	push	{r4, lr}
 800d06e:	460c      	mov	r4, r1
 800d070:	2101      	movs	r1, #1
 800d072:	f7ff fe61 	bl	800cd38 <_Balloc>
 800d076:	2201      	movs	r2, #1
 800d078:	6144      	str	r4, [r0, #20]
 800d07a:	6102      	str	r2, [r0, #16]
 800d07c:	bd10      	pop	{r4, pc}
 800d07e:	bf00      	nop

0800d080 <__multiply>:
 800d080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d084:	690c      	ldr	r4, [r1, #16]
 800d086:	6917      	ldr	r7, [r2, #16]
 800d088:	b085      	sub	sp, #20
 800d08a:	42bc      	cmp	r4, r7
 800d08c:	460e      	mov	r6, r1
 800d08e:	4690      	mov	r8, r2
 800d090:	da04      	bge.n	800d09c <__multiply+0x1c>
 800d092:	4622      	mov	r2, r4
 800d094:	4646      	mov	r6, r8
 800d096:	463c      	mov	r4, r7
 800d098:	4688      	mov	r8, r1
 800d09a:	4617      	mov	r7, r2
 800d09c:	68b3      	ldr	r3, [r6, #8]
 800d09e:	19e2      	adds	r2, r4, r7
 800d0a0:	6871      	ldr	r1, [r6, #4]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	bfc8      	it	gt
 800d0a6:	3101      	addgt	r1, #1
 800d0a8:	9201      	str	r2, [sp, #4]
 800d0aa:	f7ff fe45 	bl	800cd38 <_Balloc>
 800d0ae:	9901      	ldr	r1, [sp, #4]
 800d0b0:	9003      	str	r0, [sp, #12]
 800d0b2:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d0b6:	3314      	adds	r3, #20
 800d0b8:	3014      	adds	r0, #20
 800d0ba:	4298      	cmp	r0, r3
 800d0bc:	9302      	str	r3, [sp, #8]
 800d0be:	d21a      	bcs.n	800d0f6 <__multiply+0x76>
 800d0c0:	9902      	ldr	r1, [sp, #8]
 800d0c2:	43c2      	mvns	r2, r0
 800d0c4:	9b03      	ldr	r3, [sp, #12]
 800d0c6:	188a      	adds	r2, r1, r2
 800d0c8:	9902      	ldr	r1, [sp, #8]
 800d0ca:	3318      	adds	r3, #24
 800d0cc:	2500      	movs	r5, #0
 800d0ce:	4299      	cmp	r1, r3
 800d0d0:	6005      	str	r5, [r0, #0]
 800d0d2:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800d0d6:	d90e      	bls.n	800d0f6 <__multiply+0x76>
 800d0d8:	b128      	cbz	r0, 800d0e6 <__multiply+0x66>
 800d0da:	601d      	str	r5, [r3, #0]
 800d0dc:	9b03      	ldr	r3, [sp, #12]
 800d0de:	9a02      	ldr	r2, [sp, #8]
 800d0e0:	331c      	adds	r3, #28
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d907      	bls.n	800d0f6 <__multiply+0x76>
 800d0e6:	9802      	ldr	r0, [sp, #8]
 800d0e8:	4619      	mov	r1, r3
 800d0ea:	f841 5b04 	str.w	r5, [r1], #4
 800d0ee:	605d      	str	r5, [r3, #4]
 800d0f0:	1d0b      	adds	r3, r1, #4
 800d0f2:	4298      	cmp	r0, r3
 800d0f4:	d8f8      	bhi.n	800d0e8 <__multiply+0x68>
 800d0f6:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 800d0fa:	3314      	adds	r3, #20
 800d0fc:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800d100:	f108 0714 	add.w	r7, r8, #20
 800d104:	3414      	adds	r4, #20
 800d106:	429f      	cmp	r7, r3
 800d108:	9300      	str	r3, [sp, #0]
 800d10a:	f106 0c14 	add.w	ip, r6, #20
 800d10e:	f080 80f9 	bcs.w	800d304 <__multiply+0x284>
 800d112:	9803      	ldr	r0, [sp, #12]
 800d114:	3018      	adds	r0, #24
 800d116:	f857 3b04 	ldr.w	r3, [r7], #4
 800d11a:	b29a      	uxth	r2, r3
 800d11c:	2a00      	cmp	r2, #0
 800d11e:	d06e      	beq.n	800d1fe <__multiply+0x17e>
 800d120:	4661      	mov	r1, ip
 800d122:	f851 6b04 	ldr.w	r6, [r1], #4
 800d126:	f850 5c04 	ldr.w	r5, [r0, #-4]
 800d12a:	fa1f f886 	uxth.w	r8, r6
 800d12e:	b2ab      	uxth	r3, r5
 800d130:	0c36      	lsrs	r6, r6, #16
 800d132:	0c2d      	lsrs	r5, r5, #16
 800d134:	fb02 3308 	mla	r3, r2, r8, r3
 800d138:	fb02 5606 	mla	r6, r2, r6, r5
 800d13c:	ea6f 050c 	mvn.w	r5, ip
 800d140:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 800d144:	b29b      	uxth	r3, r3
 800d146:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800d14a:	1965      	adds	r5, r4, r5
 800d14c:	0c36      	lsrs	r6, r6, #16
 800d14e:	428c      	cmp	r4, r1
 800d150:	f840 3c04 	str.w	r3, [r0, #-4]
 800d154:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800d158:	4603      	mov	r3, r0
 800d15a:	d94d      	bls.n	800d1f8 <__multiply+0x178>
 800d15c:	b1cd      	cbz	r5, 800d192 <__multiply+0x112>
 800d15e:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800d162:	6803      	ldr	r3, [r0, #0]
 800d164:	fa1f f985 	uxth.w	r9, r5
 800d168:	fa1f f883 	uxth.w	r8, r3
 800d16c:	0c2d      	lsrs	r5, r5, #16
 800d16e:	0c1b      	lsrs	r3, r3, #16
 800d170:	fb02 8809 	mla	r8, r2, r9, r8
 800d174:	fb02 3505 	mla	r5, r2, r5, r3
 800d178:	4446      	add	r6, r8
 800d17a:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 800d17e:	b2b6      	uxth	r6, r6
 800d180:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800d184:	4603      	mov	r3, r0
 800d186:	3104      	adds	r1, #4
 800d188:	f843 6b04 	str.w	r6, [r3], #4
 800d18c:	0c2e      	lsrs	r6, r5, #16
 800d18e:	428c      	cmp	r4, r1
 800d190:	d932      	bls.n	800d1f8 <__multiply+0x178>
 800d192:	460d      	mov	r5, r1
 800d194:	f8d3 e000 	ldr.w	lr, [r3]
 800d198:	f855 9b04 	ldr.w	r9, [r5], #4
 800d19c:	fa1f fa8e 	uxth.w	sl, lr
 800d1a0:	fa1f fb89 	uxth.w	fp, r9
 800d1a4:	fb02 aa0b 	mla	sl, r2, fp, sl
 800d1a8:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800d1ac:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800d1b0:	fb02 8e09 	mla	lr, r2, r9, r8
 800d1b4:	4456      	add	r6, sl
 800d1b6:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 800d1ba:	b2b6      	uxth	r6, r6
 800d1bc:	4698      	mov	r8, r3
 800d1be:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800d1c2:	f848 6b04 	str.w	r6, [r8], #4
 800d1c6:	684e      	ldr	r6, [r1, #4]
 800d1c8:	6859      	ldr	r1, [r3, #4]
 800d1ca:	fa1f fa86 	uxth.w	sl, r6
 800d1ce:	b28b      	uxth	r3, r1
 800d1d0:	0c36      	lsrs	r6, r6, #16
 800d1d2:	0c09      	lsrs	r1, r1, #16
 800d1d4:	fb02 330a 	mla	r3, r2, sl, r3
 800d1d8:	fb02 1606 	mla	r6, r2, r6, r1
 800d1dc:	eb03 4319 	add.w	r3, r3, r9, lsr #16
 800d1e0:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 800d1e4:	b299      	uxth	r1, r3
 800d1e6:	4643      	mov	r3, r8
 800d1e8:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 800d1ec:	1d29      	adds	r1, r5, #4
 800d1ee:	0c36      	lsrs	r6, r6, #16
 800d1f0:	428c      	cmp	r4, r1
 800d1f2:	f843 8b04 	str.w	r8, [r3], #4
 800d1f6:	d8cc      	bhi.n	800d192 <__multiply+0x112>
 800d1f8:	601e      	str	r6, [r3, #0]
 800d1fa:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800d1fe:	0c1a      	lsrs	r2, r3, #16
 800d200:	d07b      	beq.n	800d2fa <__multiply+0x27a>
 800d202:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800d206:	f8bc 5000 	ldrh.w	r5, [ip]
 800d20a:	0c31      	lsrs	r1, r6, #16
 800d20c:	fb02 1505 	mla	r5, r2, r5, r1
 800d210:	b2b3      	uxth	r3, r6
 800d212:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 800d216:	f840 6c04 	str.w	r6, [r0, #-4]
 800d21a:	46e2      	mov	sl, ip
 800d21c:	4603      	mov	r3, r0
 800d21e:	f85a 1b04 	ldr.w	r1, [sl], #4
 800d222:	f853 6b04 	ldr.w	r6, [r3], #4
 800d226:	0c09      	lsrs	r1, r1, #16
 800d228:	fa1f f986 	uxth.w	r9, r6
 800d22c:	fb02 9101 	mla	r1, r2, r1, r9
 800d230:	ea6f 0e0c 	mvn.w	lr, ip
 800d234:	eb04 080e 	add.w	r8, r4, lr
 800d238:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 800d23c:	4554      	cmp	r4, sl
 800d23e:	f3c8 0980 	ubfx	r9, r8, #2, #1
 800d242:	4605      	mov	r5, r0
 800d244:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d248:	d956      	bls.n	800d2f8 <__multiply+0x278>
 800d24a:	f1b9 0f00 	cmp.w	r9, #0
 800d24e:	d01b      	beq.n	800d288 <__multiply+0x208>
 800d250:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 800d254:	0c36      	lsrs	r6, r6, #16
 800d256:	fb02 6505 	mla	r5, r2, r5, r6
 800d25a:	b289      	uxth	r1, r1
 800d25c:	eb05 0e08 	add.w	lr, r5, r8
 800d260:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 800d264:	f843 6c04 	str.w	r6, [r3, #-4]
 800d268:	f85a 1b04 	ldr.w	r1, [sl], #4
 800d26c:	461d      	mov	r5, r3
 800d26e:	f853 6b04 	ldr.w	r6, [r3], #4
 800d272:	0c09      	lsrs	r1, r1, #16
 800d274:	fa1f f986 	uxth.w	r9, r6
 800d278:	fb02 9101 	mla	r1, r2, r1, r9
 800d27c:	4554      	cmp	r4, sl
 800d27e:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 800d282:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d286:	d937      	bls.n	800d2f8 <__multiply+0x278>
 800d288:	f8ba b000 	ldrh.w	fp, [sl]
 800d28c:	0c35      	lsrs	r5, r6, #16
 800d28e:	fb02 560b 	mla	r6, r2, fp, r5
 800d292:	b289      	uxth	r1, r1
 800d294:	eb06 0b08 	add.w	fp, r6, r8
 800d298:	ea41 450b 	orr.w	r5, r1, fp, lsl #16
 800d29c:	f843 5c04 	str.w	r5, [r3, #-4]
 800d2a0:	4656      	mov	r6, sl
 800d2a2:	461d      	mov	r5, r3
 800d2a4:	f856 9b04 	ldr.w	r9, [r6], #4
 800d2a8:	f855 1b04 	ldr.w	r1, [r5], #4
 800d2ac:	f8da 8004 	ldr.w	r8, [sl, #4]
 800d2b0:	ea4f 4e19 	mov.w	lr, r9, lsr #16
 800d2b4:	fa1f fa81 	uxth.w	sl, r1
 800d2b8:	fb02 a90e 	mla	r9, r2, lr, sl
 800d2bc:	0c09      	lsrs	r1, r1, #16
 800d2be:	fa1f f888 	uxth.w	r8, r8
 800d2c2:	fb02 1e08 	mla	lr, r2, r8, r1
 800d2c6:	eb09 4a1b 	add.w	sl, r9, fp, lsr #16
 800d2ca:	eb0e 481a 	add.w	r8, lr, sl, lsr #16
 800d2ce:	fa1f f98a 	uxth.w	r9, sl
 800d2d2:	ea49 4108 	orr.w	r1, r9, r8, lsl #16
 800d2d6:	46b2      	mov	sl, r6
 800d2d8:	f845 1c04 	str.w	r1, [r5, #-4]
 800d2dc:	f85a 1b04 	ldr.w	r1, [sl], #4
 800d2e0:	685e      	ldr	r6, [r3, #4]
 800d2e2:	0c09      	lsrs	r1, r1, #16
 800d2e4:	b2b3      	uxth	r3, r6
 800d2e6:	fb02 3301 	mla	r3, r2, r1, r3
 800d2ea:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 800d2ee:	1d2b      	adds	r3, r5, #4
 800d2f0:	4554      	cmp	r4, sl
 800d2f2:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d2f6:	d8c7      	bhi.n	800d288 <__multiply+0x208>
 800d2f8:	6029      	str	r1, [r5, #0]
 800d2fa:	9a00      	ldr	r2, [sp, #0]
 800d2fc:	3004      	adds	r0, #4
 800d2fe:	42ba      	cmp	r2, r7
 800d300:	f63f af09 	bhi.w	800d116 <__multiply+0x96>
 800d304:	9901      	ldr	r1, [sp, #4]
 800d306:	2900      	cmp	r1, #0
 800d308:	dd1a      	ble.n	800d340 <__multiply+0x2c0>
 800d30a:	9b02      	ldr	r3, [sp, #8]
 800d30c:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d310:	3b04      	subs	r3, #4
 800d312:	b9a8      	cbnz	r0, 800d340 <__multiply+0x2c0>
 800d314:	9901      	ldr	r1, [sp, #4]
 800d316:	1e4a      	subs	r2, r1, #1
 800d318:	07d0      	lsls	r0, r2, #31
 800d31a:	d517      	bpl.n	800d34c <__multiply+0x2cc>
 800d31c:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800d320:	9201      	str	r2, [sp, #4]
 800d322:	b968      	cbnz	r0, 800d340 <__multiply+0x2c0>
 800d324:	9a01      	ldr	r2, [sp, #4]
 800d326:	e008      	b.n	800d33a <__multiply+0x2ba>
 800d328:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800d32c:	3b04      	subs	r3, #4
 800d32e:	b931      	cbnz	r1, 800d33e <__multiply+0x2be>
 800d330:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d334:	3a01      	subs	r2, #1
 800d336:	3b04      	subs	r3, #4
 800d338:	b908      	cbnz	r0, 800d33e <__multiply+0x2be>
 800d33a:	3a01      	subs	r2, #1
 800d33c:	d1f4      	bne.n	800d328 <__multiply+0x2a8>
 800d33e:	9201      	str	r2, [sp, #4]
 800d340:	9901      	ldr	r1, [sp, #4]
 800d342:	9803      	ldr	r0, [sp, #12]
 800d344:	6101      	str	r1, [r0, #16]
 800d346:	b005      	add	sp, #20
 800d348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d34c:	460a      	mov	r2, r1
 800d34e:	e7f4      	b.n	800d33a <__multiply+0x2ba>

0800d350 <__pow5mult>:
 800d350:	f012 0303 	ands.w	r3, r2, #3
 800d354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d358:	4614      	mov	r4, r2
 800d35a:	4680      	mov	r8, r0
 800d35c:	460f      	mov	r7, r1
 800d35e:	d12b      	bne.n	800d3b8 <__pow5mult+0x68>
 800d360:	10a4      	asrs	r4, r4, #2
 800d362:	d01b      	beq.n	800d39c <__pow5mult+0x4c>
 800d364:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 800d368:	b92e      	cbnz	r6, 800d376 <__pow5mult+0x26>
 800d36a:	e02e      	b.n	800d3ca <__pow5mult+0x7a>
 800d36c:	1064      	asrs	r4, r4, #1
 800d36e:	d015      	beq.n	800d39c <__pow5mult+0x4c>
 800d370:	6835      	ldr	r5, [r6, #0]
 800d372:	b1b5      	cbz	r5, 800d3a2 <__pow5mult+0x52>
 800d374:	462e      	mov	r6, r5
 800d376:	07e3      	lsls	r3, r4, #31
 800d378:	d5f8      	bpl.n	800d36c <__pow5mult+0x1c>
 800d37a:	4639      	mov	r1, r7
 800d37c:	4632      	mov	r2, r6
 800d37e:	4640      	mov	r0, r8
 800d380:	f7ff fe7e 	bl	800d080 <__multiply>
 800d384:	b1b7      	cbz	r7, 800d3b4 <__pow5mult+0x64>
 800d386:	687a      	ldr	r2, [r7, #4]
 800d388:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800d38c:	1064      	asrs	r4, r4, #1
 800d38e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d392:	6039      	str	r1, [r7, #0]
 800d394:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 800d398:	4607      	mov	r7, r0
 800d39a:	d1e9      	bne.n	800d370 <__pow5mult+0x20>
 800d39c:	4638      	mov	r0, r7
 800d39e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3a2:	4631      	mov	r1, r6
 800d3a4:	4632      	mov	r2, r6
 800d3a6:	4640      	mov	r0, r8
 800d3a8:	f7ff fe6a 	bl	800d080 <__multiply>
 800d3ac:	6030      	str	r0, [r6, #0]
 800d3ae:	6005      	str	r5, [r0, #0]
 800d3b0:	4606      	mov	r6, r0
 800d3b2:	e7e0      	b.n	800d376 <__pow5mult+0x26>
 800d3b4:	4607      	mov	r7, r0
 800d3b6:	e7d9      	b.n	800d36c <__pow5mult+0x1c>
 800d3b8:	4a09      	ldr	r2, [pc, #36]	; (800d3e0 <__pow5mult+0x90>)
 800d3ba:	1e5f      	subs	r7, r3, #1
 800d3bc:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	f7ff fce9 	bl	800cd98 <__multadd>
 800d3c6:	4607      	mov	r7, r0
 800d3c8:	e7ca      	b.n	800d360 <__pow5mult+0x10>
 800d3ca:	4640      	mov	r0, r8
 800d3cc:	f240 2171 	movw	r1, #625	; 0x271
 800d3d0:	f7ff fe4c 	bl	800d06c <__i2b>
 800d3d4:	4606      	mov	r6, r0
 800d3d6:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 800d3da:	2000      	movs	r0, #0
 800d3dc:	6030      	str	r0, [r6, #0]
 800d3de:	e7ca      	b.n	800d376 <__pow5mult+0x26>
 800d3e0:	0800e648 	.word	0x0800e648

0800d3e4 <__lshift>:
 800d3e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e8:	690b      	ldr	r3, [r1, #16]
 800d3ea:	ea4f 1862 	mov.w	r8, r2, asr #5
 800d3ee:	4693      	mov	fp, r2
 800d3f0:	eb08 0a03 	add.w	sl, r8, r3
 800d3f4:	688a      	ldr	r2, [r1, #8]
 800d3f6:	f10a 0601 	add.w	r6, sl, #1
 800d3fa:	4296      	cmp	r6, r2
 800d3fc:	460f      	mov	r7, r1
 800d3fe:	4681      	mov	r9, r0
 800d400:	6849      	ldr	r1, [r1, #4]
 800d402:	dd03      	ble.n	800d40c <__lshift+0x28>
 800d404:	0052      	lsls	r2, r2, #1
 800d406:	3101      	adds	r1, #1
 800d408:	4296      	cmp	r6, r2
 800d40a:	dcfb      	bgt.n	800d404 <__lshift+0x20>
 800d40c:	4648      	mov	r0, r9
 800d40e:	f7ff fc93 	bl	800cd38 <_Balloc>
 800d412:	f1b8 0f00 	cmp.w	r8, #0
 800d416:	f100 0414 	add.w	r4, r0, #20
 800d41a:	dd1d      	ble.n	800d458 <__lshift+0x74>
 800d41c:	2301      	movs	r3, #1
 800d41e:	2200      	movs	r2, #0
 800d420:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 800d424:	4543      	cmp	r3, r8
 800d426:	6022      	str	r2, [r4, #0]
 800d428:	ea01 0103 	and.w	r1, r1, r3
 800d42c:	f100 0518 	add.w	r5, r0, #24
 800d430:	d00e      	beq.n	800d450 <__lshift+0x6c>
 800d432:	b129      	cbz	r1, 800d440 <__lshift+0x5c>
 800d434:	2302      	movs	r3, #2
 800d436:	4543      	cmp	r3, r8
 800d438:	602a      	str	r2, [r5, #0]
 800d43a:	f100 051c 	add.w	r5, r0, #28
 800d43e:	d007      	beq.n	800d450 <__lshift+0x6c>
 800d440:	462c      	mov	r4, r5
 800d442:	f844 2b04 	str.w	r2, [r4], #4
 800d446:	3302      	adds	r3, #2
 800d448:	606a      	str	r2, [r5, #4]
 800d44a:	1d25      	adds	r5, r4, #4
 800d44c:	4543      	cmp	r3, r8
 800d44e:	d1f7      	bne.n	800d440 <__lshift+0x5c>
 800d450:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 800d454:	f102 0414 	add.w	r4, r2, #20
 800d458:	6939      	ldr	r1, [r7, #16]
 800d45a:	f107 0514 	add.w	r5, r7, #20
 800d45e:	eb07 0281 	add.w	r2, r7, r1, lsl #2
 800d462:	3214      	adds	r2, #20
 800d464:	f01b 0b1f 	ands.w	fp, fp, #31
 800d468:	d051      	beq.n	800d50e <__lshift+0x12a>
 800d46a:	6829      	ldr	r1, [r5, #0]
 800d46c:	4623      	mov	r3, r4
 800d46e:	fa01 f10b 	lsl.w	r1, r1, fp
 800d472:	f107 0418 	add.w	r4, r7, #24
 800d476:	f843 1b04 	str.w	r1, [r3], #4
 800d47a:	43ed      	mvns	r5, r5
 800d47c:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800d480:	f1cb 0e20 	rsb	lr, fp, #32
 800d484:	1955      	adds	r5, r2, r5
 800d486:	42a2      	cmp	r2, r4
 800d488:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800d48c:	fa21 f80e 	lsr.w	r8, r1, lr
 800d490:	d92a      	bls.n	800d4e8 <__lshift+0x104>
 800d492:	b175      	cbz	r5, 800d4b2 <__lshift+0xce>
 800d494:	6821      	ldr	r1, [r4, #0]
 800d496:	f107 041c 	add.w	r4, r7, #28
 800d49a:	fa01 f10b 	lsl.w	r1, r1, fp
 800d49e:	ea48 0101 	orr.w	r1, r8, r1
 800d4a2:	f843 1b04 	str.w	r1, [r3], #4
 800d4a6:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800d4aa:	42a2      	cmp	r2, r4
 800d4ac:	fa21 f80e 	lsr.w	r8, r1, lr
 800d4b0:	d91a      	bls.n	800d4e8 <__lshift+0x104>
 800d4b2:	6821      	ldr	r1, [r4, #0]
 800d4b4:	461d      	mov	r5, r3
 800d4b6:	fa01 f10b 	lsl.w	r1, r1, fp
 800d4ba:	ea48 0101 	orr.w	r1, r8, r1
 800d4be:	f845 1b04 	str.w	r1, [r5], #4
 800d4c2:	4621      	mov	r1, r4
 800d4c4:	f851 8b04 	ldr.w	r8, [r1], #4
 800d4c8:	6864      	ldr	r4, [r4, #4]
 800d4ca:	fa28 fc0e 	lsr.w	ip, r8, lr
 800d4ce:	fa04 f40b 	lsl.w	r4, r4, fp
 800d4d2:	ea4c 0404 	orr.w	r4, ip, r4
 800d4d6:	605c      	str	r4, [r3, #4]
 800d4d8:	460c      	mov	r4, r1
 800d4da:	f854 1b04 	ldr.w	r1, [r4], #4
 800d4de:	1d2b      	adds	r3, r5, #4
 800d4e0:	42a2      	cmp	r2, r4
 800d4e2:	fa21 f80e 	lsr.w	r8, r1, lr
 800d4e6:	d8e4      	bhi.n	800d4b2 <__lshift+0xce>
 800d4e8:	f8c3 8000 	str.w	r8, [r3]
 800d4ec:	f1b8 0f00 	cmp.w	r8, #0
 800d4f0:	d001      	beq.n	800d4f6 <__lshift+0x112>
 800d4f2:	f10a 0602 	add.w	r6, sl, #2
 800d4f6:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 800d4fa:	687a      	ldr	r2, [r7, #4]
 800d4fc:	3e01      	subs	r6, #1
 800d4fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d502:	6106      	str	r6, [r0, #16]
 800d504:	6039      	str	r1, [r7, #0]
 800d506:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 800d50a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d50e:	43eb      	mvns	r3, r5
 800d510:	f107 0118 	add.w	r1, r7, #24
 800d514:	682d      	ldr	r5, [r5, #0]
 800d516:	18d3      	adds	r3, r2, r3
 800d518:	428a      	cmp	r2, r1
 800d51a:	f844 5b04 	str.w	r5, [r4], #4
 800d51e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d522:	d9e8      	bls.n	800d4f6 <__lshift+0x112>
 800d524:	b133      	cbz	r3, 800d534 <__lshift+0x150>
 800d526:	680b      	ldr	r3, [r1, #0]
 800d528:	f107 011c 	add.w	r1, r7, #28
 800d52c:	428a      	cmp	r2, r1
 800d52e:	f844 3b04 	str.w	r3, [r4], #4
 800d532:	d9e0      	bls.n	800d4f6 <__lshift+0x112>
 800d534:	468c      	mov	ip, r1
 800d536:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d53a:	4625      	mov	r5, r4
 800d53c:	f845 3b04 	str.w	r3, [r5], #4
 800d540:	684b      	ldr	r3, [r1, #4]
 800d542:	f10c 0104 	add.w	r1, ip, #4
 800d546:	6063      	str	r3, [r4, #4]
 800d548:	1d2c      	adds	r4, r5, #4
 800d54a:	428a      	cmp	r2, r1
 800d54c:	d8f2      	bhi.n	800d534 <__lshift+0x150>
 800d54e:	e7d2      	b.n	800d4f6 <__lshift+0x112>

0800d550 <__mcmp>:
 800d550:	b4f0      	push	{r4, r5, r6, r7}
 800d552:	690b      	ldr	r3, [r1, #16]
 800d554:	4605      	mov	r5, r0
 800d556:	6900      	ldr	r0, [r0, #16]
 800d558:	1ac0      	subs	r0, r0, r3
 800d55a:	d124      	bne.n	800d5a6 <__mcmp+0x56>
 800d55c:	1d1a      	adds	r2, r3, #4
 800d55e:	0094      	lsls	r4, r2, #2
 800d560:	192b      	adds	r3, r5, r4
 800d562:	1d1e      	adds	r6, r3, #4
 800d564:	1909      	adds	r1, r1, r4
 800d566:	3514      	adds	r5, #20
 800d568:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800d56c:	680a      	ldr	r2, [r1, #0]
 800d56e:	43ef      	mvns	r7, r5
 800d570:	19be      	adds	r6, r7, r6
 800d572:	4294      	cmp	r4, r2
 800d574:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800d578:	d110      	bne.n	800d59c <__mcmp+0x4c>
 800d57a:	429d      	cmp	r5, r3
 800d57c:	d213      	bcs.n	800d5a6 <__mcmp+0x56>
 800d57e:	b13e      	cbz	r6, 800d590 <__mcmp+0x40>
 800d580:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800d584:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d588:	4294      	cmp	r4, r2
 800d58a:	d107      	bne.n	800d59c <__mcmp+0x4c>
 800d58c:	429d      	cmp	r5, r3
 800d58e:	d20a      	bcs.n	800d5a6 <__mcmp+0x56>
 800d590:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800d594:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d598:	4294      	cmp	r4, r2
 800d59a:	d0f1      	beq.n	800d580 <__mcmp+0x30>
 800d59c:	42a2      	cmp	r2, r4
 800d59e:	bf94      	ite	ls
 800d5a0:	2001      	movls	r0, #1
 800d5a2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800d5a6:	bcf0      	pop	{r4, r5, r6, r7}
 800d5a8:	4770      	bx	lr
 800d5aa:	bf00      	nop

0800d5ac <__mdiff>:
 800d5ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b0:	460f      	mov	r7, r1
 800d5b2:	4604      	mov	r4, r0
 800d5b4:	4611      	mov	r1, r2
 800d5b6:	4638      	mov	r0, r7
 800d5b8:	4691      	mov	r9, r2
 800d5ba:	f7ff ffc9 	bl	800d550 <__mcmp>
 800d5be:	1e05      	subs	r5, r0, #0
 800d5c0:	f000 80f7 	beq.w	800d7b2 <__mdiff+0x206>
 800d5c4:	f2c0 80ef 	blt.w	800d7a6 <__mdiff+0x1fa>
 800d5c8:	f04f 0a00 	mov.w	sl, #0
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	6879      	ldr	r1, [r7, #4]
 800d5d0:	f7ff fbb2 	bl	800cd38 <_Balloc>
 800d5d4:	697e      	ldr	r6, [r7, #20]
 800d5d6:	f8d9 1014 	ldr.w	r1, [r9, #20]
 800d5da:	f8d9 5010 	ldr.w	r5, [r9, #16]
 800d5de:	fa1f fc86 	uxth.w	ip, r6
 800d5e2:	b28c      	uxth	r4, r1
 800d5e4:	0c09      	lsrs	r1, r1, #16
 800d5e6:	ebc4 040c 	rsb	r4, r4, ip
 800d5ea:	693b      	ldr	r3, [r7, #16]
 800d5ec:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d5f0:	ebc1 4616 	rsb	r6, r1, r6, lsr #16
 800d5f4:	f109 0214 	add.w	r2, r9, #20
 800d5f8:	eb06 4124 	add.w	r1, r6, r4, asr #16
 800d5fc:	f105 0b14 	add.w	fp, r5, #20
 800d600:	43d2      	mvns	r2, r2
 800d602:	b2a4      	uxth	r4, r4
 800d604:	f109 0618 	add.w	r6, r9, #24
 800d608:	445a      	add	r2, fp
 800d60a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800d60e:	eb07 0883 	add.w	r8, r7, r3, lsl #2
 800d612:	f100 0518 	add.w	r5, r0, #24
 800d616:	1409      	asrs	r1, r1, #16
 800d618:	45b3      	cmp	fp, r6
 800d61a:	f8c0 a00c 	str.w	sl, [r0, #12]
 800d61e:	6144      	str	r4, [r0, #20]
 800d620:	f3c2 0a80 	ubfx	sl, r2, #2, #1
 800d624:	f108 0814 	add.w	r8, r8, #20
 800d628:	f107 0c18 	add.w	ip, r7, #24
 800d62c:	462a      	mov	r2, r5
 800d62e:	d956      	bls.n	800d6de <__mdiff+0x132>
 800d630:	f1ba 0f00 	cmp.w	sl, #0
 800d634:	d01b      	beq.n	800d66e <__mdiff+0xc2>
 800d636:	f8dc 2000 	ldr.w	r2, [ip]
 800d63a:	6836      	ldr	r6, [r6, #0]
 800d63c:	b294      	uxth	r4, r2
 800d63e:	1861      	adds	r1, r4, r1
 800d640:	fa1f fe86 	uxth.w	lr, r6
 800d644:	0c36      	lsrs	r6, r6, #16
 800d646:	ebce 0401 	rsb	r4, lr, r1
 800d64a:	ebc6 4212 	rsb	r2, r6, r2, lsr #16
 800d64e:	eb02 4124 	add.w	r1, r2, r4, asr #16
 800d652:	b2a6      	uxth	r6, r4
 800d654:	ea46 4401 	orr.w	r4, r6, r1, lsl #16
 800d658:	f109 061c 	add.w	r6, r9, #28
 800d65c:	602c      	str	r4, [r5, #0]
 800d65e:	1409      	asrs	r1, r1, #16
 800d660:	f100 051c 	add.w	r5, r0, #28
 800d664:	45b3      	cmp	fp, r6
 800d666:	f107 0c1c 	add.w	ip, r7, #28
 800d66a:	462a      	mov	r2, r5
 800d66c:	d937      	bls.n	800d6de <__mdiff+0x132>
 800d66e:	4662      	mov	r2, ip
 800d670:	f852 4b04 	ldr.w	r4, [r2], #4
 800d674:	4637      	mov	r7, r6
 800d676:	f857 9b04 	ldr.w	r9, [r7], #4
 800d67a:	fa1f fa84 	uxth.w	sl, r4
 800d67e:	fa1f fe89 	uxth.w	lr, r9
 800d682:	4451      	add	r1, sl
 800d684:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800d688:	ebce 0101 	rsb	r1, lr, r1
 800d68c:	ebc9 4414 	rsb	r4, r9, r4, lsr #16
 800d690:	eb04 4421 	add.w	r4, r4, r1, asr #16
 800d694:	fa1f fa81 	uxth.w	sl, r1
 800d698:	ea4a 4e04 	orr.w	lr, sl, r4, lsl #16
 800d69c:	4629      	mov	r1, r5
 800d69e:	f841 eb04 	str.w	lr, [r1], #4
 800d6a2:	f8dc c004 	ldr.w	ip, [ip, #4]
 800d6a6:	6876      	ldr	r6, [r6, #4]
 800d6a8:	fa1f f98c 	uxth.w	r9, ip
 800d6ac:	eb09 4424 	add.w	r4, r9, r4, asr #16
 800d6b0:	fa1f fa86 	uxth.w	sl, r6
 800d6b4:	ea4f 4616 	mov.w	r6, r6, lsr #16
 800d6b8:	ebca 0404 	rsb	r4, sl, r4
 800d6bc:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 800d6c0:	eb0e 4924 	add.w	r9, lr, r4, asr #16
 800d6c4:	b2a6      	uxth	r6, r4
 800d6c6:	ea46 4409 	orr.w	r4, r6, r9, lsl #16
 800d6ca:	1d3e      	adds	r6, r7, #4
 800d6cc:	606c      	str	r4, [r5, #4]
 800d6ce:	1d0d      	adds	r5, r1, #4
 800d6d0:	45b3      	cmp	fp, r6
 800d6d2:	f102 0c04 	add.w	ip, r2, #4
 800d6d6:	ea4f 4129 	mov.w	r1, r9, asr #16
 800d6da:	462a      	mov	r2, r5
 800d6dc:	d8c7      	bhi.n	800d66e <__mdiff+0xc2>
 800d6de:	45e0      	cmp	r8, ip
 800d6e0:	d957      	bls.n	800d792 <__mdiff+0x1e6>
 800d6e2:	4662      	mov	r2, ip
 800d6e4:	f852 6b04 	ldr.w	r6, [r2], #4
 800d6e8:	ea6f 0a0c 	mvn.w	sl, ip
 800d6ec:	b2b4      	uxth	r4, r6
 800d6ee:	1861      	adds	r1, r4, r1
 800d6f0:	ea4f 4916 	mov.w	r9, r6, lsr #16
 800d6f4:	eb09 4e21 	add.w	lr, r9, r1, asr #16
 800d6f8:	b28c      	uxth	r4, r1
 800d6fa:	eb08 060a 	add.w	r6, r8, sl
 800d6fe:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800d702:	4629      	mov	r1, r5
 800d704:	4590      	cmp	r8, r2
 800d706:	f841 4b04 	str.w	r4, [r1], #4
 800d70a:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800d70e:	ea4f 492e 	mov.w	r9, lr, asr #16
 800d712:	d936      	bls.n	800d782 <__mdiff+0x1d6>
 800d714:	b186      	cbz	r6, 800d738 <__mdiff+0x18c>
 800d716:	f852 6b04 	ldr.w	r6, [r2], #4
 800d71a:	b2b4      	uxth	r4, r6
 800d71c:	44a1      	add	r9, r4
 800d71e:	0c36      	lsrs	r6, r6, #16
 800d720:	eb06 4629 	add.w	r6, r6, r9, asr #16
 800d724:	fa1f f489 	uxth.w	r4, r9
 800d728:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800d72c:	4590      	cmp	r8, r2
 800d72e:	f841 4b04 	str.w	r4, [r1], #4
 800d732:	ea4f 4926 	mov.w	r9, r6, asr #16
 800d736:	d924      	bls.n	800d782 <__mdiff+0x1d6>
 800d738:	4617      	mov	r7, r2
 800d73a:	f857 4b04 	ldr.w	r4, [r7], #4
 800d73e:	460e      	mov	r6, r1
 800d740:	fa1f fa84 	uxth.w	sl, r4
 800d744:	eb0a 0e09 	add.w	lr, sl, r9
 800d748:	0c24      	lsrs	r4, r4, #16
 800d74a:	eb04 442e 	add.w	r4, r4, lr, asr #16
 800d74e:	fa1f f98e 	uxth.w	r9, lr
 800d752:	ea49 4e04 	orr.w	lr, r9, r4, lsl #16
 800d756:	f846 eb04 	str.w	lr, [r6], #4
 800d75a:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800d75e:	1d3a      	adds	r2, r7, #4
 800d760:	fa1f f789 	uxth.w	r7, r9
 800d764:	eb07 4424 	add.w	r4, r7, r4, asr #16
 800d768:	ea4f 4719 	mov.w	r7, r9, lsr #16
 800d76c:	eb07 4724 	add.w	r7, r7, r4, asr #16
 800d770:	b2a4      	uxth	r4, r4
 800d772:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800d776:	604c      	str	r4, [r1, #4]
 800d778:	1d31      	adds	r1, r6, #4
 800d77a:	4590      	cmp	r8, r2
 800d77c:	ea4f 4927 	mov.w	r9, r7, asr #16
 800d780:	d8da      	bhi.n	800d738 <__mdiff+0x18c>
 800d782:	ea6f 020c 	mvn.w	r2, ip
 800d786:	eb02 0108 	add.w	r1, r2, r8
 800d78a:	f021 0203 	bic.w	r2, r1, #3
 800d78e:	1d11      	adds	r1, r2, #4
 800d790:	186a      	adds	r2, r5, r1
 800d792:	3a04      	subs	r2, #4
 800d794:	b924      	cbnz	r4, 800d7a0 <__mdiff+0x1f4>
 800d796:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d79a:	3b01      	subs	r3, #1
 800d79c:	2900      	cmp	r1, #0
 800d79e:	d0fa      	beq.n	800d796 <__mdiff+0x1ea>
 800d7a0:	6103      	str	r3, [r0, #16]
 800d7a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a6:	463b      	mov	r3, r7
 800d7a8:	f04f 0a01 	mov.w	sl, #1
 800d7ac:	464f      	mov	r7, r9
 800d7ae:	4699      	mov	r9, r3
 800d7b0:	e70c      	b.n	800d5cc <__mdiff+0x20>
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	4629      	mov	r1, r5
 800d7b6:	f7ff fabf 	bl	800cd38 <_Balloc>
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	6102      	str	r2, [r0, #16]
 800d7be:	6145      	str	r5, [r0, #20]
 800d7c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d7c4 <__ulp>:
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800d7ca:	400b      	ands	r3, r1
 800d7cc:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 800d7d0:	2800      	cmp	r0, #0
 800d7d2:	dd02      	ble.n	800d7da <__ulp+0x16>
 800d7d4:	4601      	mov	r1, r0
 800d7d6:	2000      	movs	r0, #0
 800d7d8:	4770      	bx	lr
 800d7da:	4241      	negs	r1, r0
 800d7dc:	150b      	asrs	r3, r1, #20
 800d7de:	2100      	movs	r1, #0
 800d7e0:	2b13      	cmp	r3, #19
 800d7e2:	dd0b      	ble.n	800d7fc <__ulp+0x38>
 800d7e4:	2b32      	cmp	r3, #50	; 0x32
 800d7e6:	dd02      	ble.n	800d7ee <__ulp+0x2a>
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	4610      	mov	r0, r2
 800d7ec:	4770      	bx	lr
 800d7ee:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	fa03 f200 	lsl.w	r2, r3, r0
 800d7f8:	4610      	mov	r0, r2
 800d7fa:	4770      	bx	lr
 800d7fc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d800:	fa41 f103 	asr.w	r1, r1, r3
 800d804:	2000      	movs	r0, #0
 800d806:	4770      	bx	lr

0800d808 <__b2d>:
 800d808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d80c:	6906      	ldr	r6, [r0, #16]
 800d80e:	4688      	mov	r8, r1
 800d810:	1d31      	adds	r1, r6, #4
 800d812:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 800d816:	4634      	mov	r4, r6
 800d818:	f854 5b04 	ldr.w	r5, [r4], #4
 800d81c:	f100 0714 	add.w	r7, r0, #20
 800d820:	4628      	mov	r0, r5
 800d822:	f7ff fbd7 	bl	800cfd4 <__hi0bits>
 800d826:	f1c0 0320 	rsb	r3, r0, #32
 800d82a:	280a      	cmp	r0, #10
 800d82c:	f8c8 3000 	str.w	r3, [r8]
 800d830:	4632      	mov	r2, r6
 800d832:	dc17      	bgt.n	800d864 <__b2d+0x5c>
 800d834:	42b7      	cmp	r7, r6
 800d836:	f1c0 020b 	rsb	r2, r0, #11
 800d83a:	bf38      	it	cc
 800d83c:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800d840:	fa25 f302 	lsr.w	r3, r5, r2
 800d844:	bf34      	ite	cc
 800d846:	fa24 f202 	lsrcc.w	r2, r4, r2
 800d84a:	2200      	movcs	r2, #0
 800d84c:	3015      	adds	r0, #21
 800d84e:	fa05 f500 	lsl.w	r5, r5, r0
 800d852:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d856:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 800d85a:	ea42 0005 	orr.w	r0, r2, r5
 800d85e:	4619      	mov	r1, r3
 800d860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d864:	42b7      	cmp	r7, r6
 800d866:	d31f      	bcc.n	800d8a8 <__b2d+0xa0>
 800d868:	2400      	movs	r4, #0
 800d86a:	f1b0 060b 	subs.w	r6, r0, #11
 800d86e:	d021      	beq.n	800d8b4 <__b2d+0xac>
 800d870:	42ba      	cmp	r2, r7
 800d872:	fa05 f506 	lsl.w	r5, r5, r6
 800d876:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 800d87a:	bf88      	it	hi
 800d87c:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 800d880:	fa24 fc01 	lsr.w	ip, r4, r1
 800d884:	bf88      	it	hi
 800d886:	fa22 f101 	lsrhi.w	r1, r2, r1
 800d88a:	fa04 f406 	lsl.w	r4, r4, r6
 800d88e:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800d892:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d896:	bf98      	it	ls
 800d898:	2100      	movls	r1, #0
 800d89a:	ea45 030c 	orr.w	r3, r5, ip
 800d89e:	ea41 0004 	orr.w	r0, r1, r4
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8a8:	1f32      	subs	r2, r6, #4
 800d8aa:	f1b0 060b 	subs.w	r6, r0, #11
 800d8ae:	f854 4c08 	ldr.w	r4, [r4, #-8]
 800d8b2:	d1dd      	bne.n	800d870 <__b2d+0x68>
 800d8b4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800d8b8:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800d8bc:	4620      	mov	r0, r4
 800d8be:	4619      	mov	r1, r3
 800d8c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d8c4 <__d2b>:
 800d8c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d8c8:	2101      	movs	r1, #1
 800d8ca:	b083      	sub	sp, #12
 800d8cc:	461d      	mov	r5, r3
 800d8ce:	4614      	mov	r4, r2
 800d8d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800d8d2:	f7ff fa31 	bl	800cd38 <_Balloc>
 800d8d6:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800d8da:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800d8de:	4680      	mov	r8, r0
 800d8e0:	46a9      	mov	r9, r5
 800d8e2:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 800d8e6:	b10e      	cbz	r6, 800d8ec <__d2b+0x28>
 800d8e8:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800d8ec:	9001      	str	r0, [sp, #4]
 800d8ee:	2c00      	cmp	r4, #0
 800d8f0:	d024      	beq.n	800d93c <__d2b+0x78>
 800d8f2:	aa02      	add	r2, sp, #8
 800d8f4:	4668      	mov	r0, sp
 800d8f6:	f842 4d08 	str.w	r4, [r2, #-8]!
 800d8fa:	f7ff fb89 	bl	800d010 <__lo0bits>
 800d8fe:	9b01      	ldr	r3, [sp, #4]
 800d900:	2800      	cmp	r0, #0
 800d902:	d131      	bne.n	800d968 <__d2b+0xa4>
 800d904:	9c00      	ldr	r4, [sp, #0]
 800d906:	f8c8 4014 	str.w	r4, [r8, #20]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	bf0c      	ite	eq
 800d90e:	2401      	moveq	r4, #1
 800d910:	2402      	movne	r4, #2
 800d912:	f8c8 3018 	str.w	r3, [r8, #24]
 800d916:	f8c8 4010 	str.w	r4, [r8, #16]
 800d91a:	b9de      	cbnz	r6, 800d954 <__d2b+0x90>
 800d91c:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800d920:	eb08 0084 	add.w	r0, r8, r4, lsl #2
 800d924:	6900      	ldr	r0, [r0, #16]
 800d926:	603b      	str	r3, [r7, #0]
 800d928:	f7ff fb54 	bl	800cfd4 <__hi0bits>
 800d92c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d92e:	ebc0 1244 	rsb	r2, r0, r4, lsl #5
 800d932:	600a      	str	r2, [r1, #0]
 800d934:	4640      	mov	r0, r8
 800d936:	b003      	add	sp, #12
 800d938:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d93c:	a801      	add	r0, sp, #4
 800d93e:	f7ff fb67 	bl	800d010 <__lo0bits>
 800d942:	9901      	ldr	r1, [sp, #4]
 800d944:	2401      	movs	r4, #1
 800d946:	f8c8 1014 	str.w	r1, [r8, #20]
 800d94a:	f8c8 4010 	str.w	r4, [r8, #16]
 800d94e:	3020      	adds	r0, #32
 800d950:	2e00      	cmp	r6, #0
 800d952:	d0e3      	beq.n	800d91c <__d2b+0x58>
 800d954:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 800d958:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d95a:	eb09 0300 	add.w	r3, r9, r0
 800d95e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d962:	603b      	str	r3, [r7, #0]
 800d964:	6010      	str	r0, [r2, #0]
 800d966:	e7e5      	b.n	800d934 <__d2b+0x70>
 800d968:	f1c0 0120 	rsb	r1, r0, #32
 800d96c:	fa03 f401 	lsl.w	r4, r3, r1
 800d970:	fa23 f300 	lsr.w	r3, r3, r0
 800d974:	9a00      	ldr	r2, [sp, #0]
 800d976:	9301      	str	r3, [sp, #4]
 800d978:	ea44 0102 	orr.w	r1, r4, r2
 800d97c:	f8c8 1014 	str.w	r1, [r8, #20]
 800d980:	e7c3      	b.n	800d90a <__d2b+0x46>
 800d982:	bf00      	nop

0800d984 <__ratio>:
 800d984:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d986:	b083      	sub	sp, #12
 800d988:	460e      	mov	r6, r1
 800d98a:	4669      	mov	r1, sp
 800d98c:	4607      	mov	r7, r0
 800d98e:	f7ff ff3b 	bl	800d808 <__b2d>
 800d992:	4604      	mov	r4, r0
 800d994:	460d      	mov	r5, r1
 800d996:	4630      	mov	r0, r6
 800d998:	a901      	add	r1, sp, #4
 800d99a:	f7ff ff35 	bl	800d808 <__b2d>
 800d99e:	693f      	ldr	r7, [r7, #16]
 800d9a0:	6936      	ldr	r6, [r6, #16]
 800d9a2:	4602      	mov	r2, r0
 800d9a4:	ebc6 0e07 	rsb	lr, r6, r7
 800d9a8:	460b      	mov	r3, r1
 800d9aa:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800d9ae:	1a41      	subs	r1, r0, r1
 800d9b0:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 800d9b4:	f1bc 0f00 	cmp.w	ip, #0
 800d9b8:	4616      	mov	r6, r2
 800d9ba:	461f      	mov	r7, r3
 800d9bc:	dd07      	ble.n	800d9ce <__ratio+0x4a>
 800d9be:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 800d9c2:	4620      	mov	r0, r4
 800d9c4:	4629      	mov	r1, r5
 800d9c6:	f7f2 fe01 	bl	80005cc <__aeabi_ddiv>
 800d9ca:	b003      	add	sp, #12
 800d9cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9ce:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 800d9d2:	463b      	mov	r3, r7
 800d9d4:	e7f5      	b.n	800d9c2 <__ratio+0x3e>
 800d9d6:	bf00      	nop

0800d9d8 <__copybits>:
 800d9d8:	b4f0      	push	{r4, r5, r6, r7}
 800d9da:	6916      	ldr	r6, [r2, #16]
 800d9dc:	4694      	mov	ip, r2
 800d9de:	3901      	subs	r1, #1
 800d9e0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d9e4:	114f      	asrs	r7, r1, #5
 800d9e6:	f10c 0314 	add.w	r3, ip, #20
 800d9ea:	3614      	adds	r6, #20
 800d9ec:	1c7a      	adds	r2, r7, #1
 800d9ee:	42b3      	cmp	r3, r6
 800d9f0:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 800d9f4:	d227      	bcs.n	800da46 <__copybits+0x6e>
 800d9f6:	43d9      	mvns	r1, r3
 800d9f8:	f8dc 4014 	ldr.w	r4, [ip, #20]
 800d9fc:	f10c 0318 	add.w	r3, ip, #24
 800da00:	1872      	adds	r2, r6, r1
 800da02:	429e      	cmp	r6, r3
 800da04:	4601      	mov	r1, r0
 800da06:	f841 4b04 	str.w	r4, [r1], #4
 800da0a:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800da0e:	d913      	bls.n	800da38 <__copybits+0x60>
 800da10:	b132      	cbz	r2, 800da20 <__copybits+0x48>
 800da12:	681a      	ldr	r2, [r3, #0]
 800da14:	f10c 031c 	add.w	r3, ip, #28
 800da18:	429e      	cmp	r6, r3
 800da1a:	f841 2b04 	str.w	r2, [r1], #4
 800da1e:	d90b      	bls.n	800da38 <__copybits+0x60>
 800da20:	461d      	mov	r5, r3
 800da22:	f855 2b04 	ldr.w	r2, [r5], #4
 800da26:	460c      	mov	r4, r1
 800da28:	f844 2b04 	str.w	r2, [r4], #4
 800da2c:	685b      	ldr	r3, [r3, #4]
 800da2e:	604b      	str	r3, [r1, #4]
 800da30:	1d2b      	adds	r3, r5, #4
 800da32:	1d21      	adds	r1, r4, #4
 800da34:	429e      	cmp	r6, r3
 800da36:	d8f3      	bhi.n	800da20 <__copybits+0x48>
 800da38:	ebcc 0106 	rsb	r1, ip, r6
 800da3c:	3915      	subs	r1, #21
 800da3e:	f021 0203 	bic.w	r2, r1, #3
 800da42:	1d13      	adds	r3, r2, #4
 800da44:	18c0      	adds	r0, r0, r3
 800da46:	4287      	cmp	r7, r0
 800da48:	d914      	bls.n	800da74 <__copybits+0x9c>
 800da4a:	2100      	movs	r1, #0
 800da4c:	43c2      	mvns	r2, r0
 800da4e:	f840 1b04 	str.w	r1, [r0], #4
 800da52:	18bb      	adds	r3, r7, r2
 800da54:	4287      	cmp	r7, r0
 800da56:	f3c3 0280 	ubfx	r2, r3, #2, #1
 800da5a:	d90b      	bls.n	800da74 <__copybits+0x9c>
 800da5c:	b11a      	cbz	r2, 800da66 <__copybits+0x8e>
 800da5e:	f840 1b04 	str.w	r1, [r0], #4
 800da62:	4287      	cmp	r7, r0
 800da64:	d906      	bls.n	800da74 <__copybits+0x9c>
 800da66:	4603      	mov	r3, r0
 800da68:	f843 1b04 	str.w	r1, [r3], #4
 800da6c:	6041      	str	r1, [r0, #4]
 800da6e:	1d18      	adds	r0, r3, #4
 800da70:	4287      	cmp	r7, r0
 800da72:	d8f8      	bhi.n	800da66 <__copybits+0x8e>
 800da74:	bcf0      	pop	{r4, r5, r6, r7}
 800da76:	4770      	bx	lr

0800da78 <__any_on>:
 800da78:	b430      	push	{r4, r5}
 800da7a:	6904      	ldr	r4, [r0, #16]
 800da7c:	114a      	asrs	r2, r1, #5
 800da7e:	4294      	cmp	r4, r2
 800da80:	f100 0314 	add.w	r3, r0, #20
 800da84:	da22      	bge.n	800dacc <__any_on+0x54>
 800da86:	4622      	mov	r2, r4
 800da88:	3204      	adds	r2, #4
 800da8a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800da8e:	1d01      	adds	r1, r0, #4
 800da90:	428b      	cmp	r3, r1
 800da92:	d229      	bcs.n	800dae8 <__any_on+0x70>
 800da94:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800da98:	b972      	cbnz	r2, 800dab8 <__any_on+0x40>
 800da9a:	1ac1      	subs	r1, r0, r3
 800da9c:	1cca      	adds	r2, r1, #3
 800da9e:	0752      	lsls	r2, r2, #29
 800daa0:	d40d      	bmi.n	800dabe <__any_on+0x46>
 800daa2:	4283      	cmp	r3, r0
 800daa4:	d220      	bcs.n	800dae8 <__any_on+0x70>
 800daa6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800daaa:	3804      	subs	r0, #4
 800daac:	b922      	cbnz	r2, 800dab8 <__any_on+0x40>
 800daae:	f850 1c04 	ldr.w	r1, [r0, #-4]
 800dab2:	3804      	subs	r0, #4
 800dab4:	2900      	cmp	r1, #0
 800dab6:	d0f4      	beq.n	800daa2 <__any_on+0x2a>
 800dab8:	2001      	movs	r0, #1
 800daba:	bc30      	pop	{r4, r5}
 800dabc:	4770      	bx	lr
 800dabe:	4283      	cmp	r3, r0
 800dac0:	d212      	bcs.n	800dae8 <__any_on+0x70>
 800dac2:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 800dac6:	2900      	cmp	r1, #0
 800dac8:	d0eb      	beq.n	800daa2 <__any_on+0x2a>
 800daca:	e7f5      	b.n	800dab8 <__any_on+0x40>
 800dacc:	dddc      	ble.n	800da88 <__any_on+0x10>
 800dace:	f011 011f 	ands.w	r1, r1, #31
 800dad2:	d0d9      	beq.n	800da88 <__any_on+0x10>
 800dad4:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 800dad8:	6964      	ldr	r4, [r4, #20]
 800dada:	fa24 f501 	lsr.w	r5, r4, r1
 800dade:	fa05 f101 	lsl.w	r1, r5, r1
 800dae2:	42a1      	cmp	r1, r4
 800dae4:	d1e8      	bne.n	800dab8 <__any_on+0x40>
 800dae6:	e7cf      	b.n	800da88 <__any_on+0x10>
 800dae8:	2000      	movs	r0, #0
 800daea:	e7e6      	b.n	800daba <__any_on+0x42>

0800daec <_realloc_r>:
 800daec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daf0:	460c      	mov	r4, r1
 800daf2:	b083      	sub	sp, #12
 800daf4:	4681      	mov	r9, r0
 800daf6:	4617      	mov	r7, r2
 800daf8:	2900      	cmp	r1, #0
 800dafa:	f000 80c6 	beq.w	800dc8a <_realloc_r+0x19e>
 800dafe:	f7f9 fdc9 	bl	8007694 <__malloc_lock>
 800db02:	f107 050b 	add.w	r5, r7, #11
 800db06:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800db0a:	2d16      	cmp	r5, #22
 800db0c:	f1a4 0a08 	sub.w	sl, r4, #8
 800db10:	f023 0603 	bic.w	r6, r3, #3
 800db14:	d850      	bhi.n	800dbb8 <_realloc_r+0xcc>
 800db16:	2110      	movs	r1, #16
 800db18:	460d      	mov	r5, r1
 800db1a:	42af      	cmp	r7, r5
 800db1c:	d851      	bhi.n	800dbc2 <_realloc_r+0xd6>
 800db1e:	428e      	cmp	r6, r1
 800db20:	da54      	bge.n	800dbcc <_realloc_r+0xe0>
 800db22:	f8df c3b0 	ldr.w	ip, [pc, #944]	; 800ded4 <_realloc_r+0x3e8>
 800db26:	eb0a 0206 	add.w	r2, sl, r6
 800db2a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800db2e:	4290      	cmp	r0, r2
 800db30:	f000 80b1 	beq.w	800dc96 <_realloc_r+0x1aa>
 800db34:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800db38:	f02e 0801 	bic.w	r8, lr, #1
 800db3c:	4490      	add	r8, r2
 800db3e:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800db42:	f018 0f01 	tst.w	r8, #1
 800db46:	d05b      	beq.n	800dc00 <_realloc_r+0x114>
 800db48:	f04f 0e00 	mov.w	lr, #0
 800db4c:	4672      	mov	r2, lr
 800db4e:	07db      	lsls	r3, r3, #31
 800db50:	d476      	bmi.n	800dc40 <_realloc_r+0x154>
 800db52:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800db56:	ebc3 0b0a 	rsb	fp, r3, sl
 800db5a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800db5e:	f023 0303 	bic.w	r3, r3, #3
 800db62:	199b      	adds	r3, r3, r6
 800db64:	9301      	str	r3, [sp, #4]
 800db66:	2a00      	cmp	r2, #0
 800db68:	d067      	beq.n	800dc3a <_realloc_r+0x14e>
 800db6a:	4282      	cmp	r2, r0
 800db6c:	eb0e 0803 	add.w	r8, lr, r3
 800db70:	f000 80f4 	beq.w	800dd5c <_realloc_r+0x270>
 800db74:	4588      	cmp	r8, r1
 800db76:	db60      	blt.n	800dc3a <_realloc_r+0x14e>
 800db78:	68d1      	ldr	r1, [r2, #12]
 800db7a:	6890      	ldr	r0, [r2, #8]
 800db7c:	465f      	mov	r7, fp
 800db7e:	60c1      	str	r1, [r0, #12]
 800db80:	6088      	str	r0, [r1, #8]
 800db82:	f8db 300c 	ldr.w	r3, [fp, #12]
 800db86:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800db8a:	1f32      	subs	r2, r6, #4
 800db8c:	2a24      	cmp	r2, #36	; 0x24
 800db8e:	60cb      	str	r3, [r1, #12]
 800db90:	6099      	str	r1, [r3, #8]
 800db92:	f200 812d 	bhi.w	800ddf0 <_realloc_r+0x304>
 800db96:	2a13      	cmp	r2, #19
 800db98:	f240 80bb 	bls.w	800dd12 <_realloc_r+0x226>
 800db9c:	6821      	ldr	r1, [r4, #0]
 800db9e:	2a1b      	cmp	r2, #27
 800dba0:	f8cb 1008 	str.w	r1, [fp, #8]
 800dba4:	6860      	ldr	r0, [r4, #4]
 800dba6:	f8cb 000c 	str.w	r0, [fp, #12]
 800dbaa:	f200 8138 	bhi.w	800de1e <_realloc_r+0x332>
 800dbae:	f10b 0010 	add.w	r0, fp, #16
 800dbb2:	f104 0308 	add.w	r3, r4, #8
 800dbb6:	e0ae      	b.n	800dd16 <_realloc_r+0x22a>
 800dbb8:	f025 0507 	bic.w	r5, r5, #7
 800dbbc:	2d00      	cmp	r5, #0
 800dbbe:	4629      	mov	r1, r5
 800dbc0:	daab      	bge.n	800db1a <_realloc_r+0x2e>
 800dbc2:	270c      	movs	r7, #12
 800dbc4:	f8c9 7000 	str.w	r7, [r9]
 800dbc8:	2700      	movs	r7, #0
 800dbca:	e015      	b.n	800dbf8 <_realloc_r+0x10c>
 800dbcc:	46b0      	mov	r8, r6
 800dbce:	ebc5 0708 	rsb	r7, r5, r8
 800dbd2:	2f0f      	cmp	r7, #15
 800dbd4:	f003 0001 	and.w	r0, r3, #1
 800dbd8:	d81d      	bhi.n	800dc16 <_realloc_r+0x12a>
 800dbda:	ea40 0108 	orr.w	r1, r0, r8
 800dbde:	f8ca 1004 	str.w	r1, [sl, #4]
 800dbe2:	44c2      	add	sl, r8
 800dbe4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800dbe8:	f043 0201 	orr.w	r2, r3, #1
 800dbec:	f8ca 2004 	str.w	r2, [sl, #4]
 800dbf0:	4648      	mov	r0, r9
 800dbf2:	f7f9 fd51 	bl	8007698 <__malloc_unlock>
 800dbf6:	4627      	mov	r7, r4
 800dbf8:	4638      	mov	r0, r7
 800dbfa:	b003      	add	sp, #12
 800dbfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc00:	f02e 0e03 	bic.w	lr, lr, #3
 800dc04:	eb0e 0806 	add.w	r8, lr, r6
 800dc08:	4588      	cmp	r8, r1
 800dc0a:	dba0      	blt.n	800db4e <_realloc_r+0x62>
 800dc0c:	68d7      	ldr	r7, [r2, #12]
 800dc0e:	6892      	ldr	r2, [r2, #8]
 800dc10:	60d7      	str	r7, [r2, #12]
 800dc12:	60ba      	str	r2, [r7, #8]
 800dc14:	e7db      	b.n	800dbce <_realloc_r+0xe2>
 800dc16:	eb0a 0105 	add.w	r1, sl, r5
 800dc1a:	4305      	orrs	r5, r0
 800dc1c:	f047 0001 	orr.w	r0, r7, #1
 800dc20:	f8ca 5004 	str.w	r5, [sl, #4]
 800dc24:	19cf      	adds	r7, r1, r7
 800dc26:	6048      	str	r0, [r1, #4]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	4648      	mov	r0, r9
 800dc2c:	f043 0201 	orr.w	r2, r3, #1
 800dc30:	607a      	str	r2, [r7, #4]
 800dc32:	3108      	adds	r1, #8
 800dc34:	f7fe f960 	bl	800bef8 <_free_r>
 800dc38:	e7da      	b.n	800dbf0 <_realloc_r+0x104>
 800dc3a:	9a01      	ldr	r2, [sp, #4]
 800dc3c:	428a      	cmp	r2, r1
 800dc3e:	da35      	bge.n	800dcac <_realloc_r+0x1c0>
 800dc40:	4639      	mov	r1, r7
 800dc42:	4648      	mov	r0, r9
 800dc44:	f7f9 f9b6 	bl	8006fb4 <_malloc_r>
 800dc48:	4607      	mov	r7, r0
 800dc4a:	b1d0      	cbz	r0, 800dc82 <_realloc_r+0x196>
 800dc4c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dc50:	f1a0 0108 	sub.w	r1, r0, #8
 800dc54:	f023 0201 	bic.w	r2, r3, #1
 800dc58:	4452      	add	r2, sl
 800dc5a:	4291      	cmp	r1, r2
 800dc5c:	f000 80c1 	beq.w	800dde2 <_realloc_r+0x2f6>
 800dc60:	1f32      	subs	r2, r6, #4
 800dc62:	2a24      	cmp	r2, #36	; 0x24
 800dc64:	d876      	bhi.n	800dd54 <_realloc_r+0x268>
 800dc66:	2a13      	cmp	r2, #19
 800dc68:	d848      	bhi.n	800dcfc <_realloc_r+0x210>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	6802      	ldr	r2, [r0, #0]
 800dc70:	601a      	str	r2, [r3, #0]
 800dc72:	6841      	ldr	r1, [r0, #4]
 800dc74:	6059      	str	r1, [r3, #4]
 800dc76:	6880      	ldr	r0, [r0, #8]
 800dc78:	6098      	str	r0, [r3, #8]
 800dc7a:	4648      	mov	r0, r9
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	f7fe f93b 	bl	800bef8 <_free_r>
 800dc82:	4648      	mov	r0, r9
 800dc84:	f7f9 fd08 	bl	8007698 <__malloc_unlock>
 800dc88:	e7b6      	b.n	800dbf8 <_realloc_r+0x10c>
 800dc8a:	4611      	mov	r1, r2
 800dc8c:	b003      	add	sp, #12
 800dc8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc92:	f7f9 b98f 	b.w	8006fb4 <_malloc_r>
 800dc96:	6842      	ldr	r2, [r0, #4]
 800dc98:	f105 0810 	add.w	r8, r5, #16
 800dc9c:	f022 0e03 	bic.w	lr, r2, #3
 800dca0:	eb0e 0206 	add.w	r2, lr, r6
 800dca4:	4542      	cmp	r2, r8
 800dca6:	da41      	bge.n	800dd2c <_realloc_r+0x240>
 800dca8:	4602      	mov	r2, r0
 800dcaa:	e750      	b.n	800db4e <_realloc_r+0x62>
 800dcac:	465f      	mov	r7, fp
 800dcae:	f8db 300c 	ldr.w	r3, [fp, #12]
 800dcb2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800dcb6:	1f32      	subs	r2, r6, #4
 800dcb8:	2a24      	cmp	r2, #36	; 0x24
 800dcba:	60cb      	str	r3, [r1, #12]
 800dcbc:	6099      	str	r1, [r3, #8]
 800dcbe:	f200 80a3 	bhi.w	800de08 <_realloc_r+0x31c>
 800dcc2:	2a13      	cmp	r2, #19
 800dcc4:	f240 809d 	bls.w	800de02 <_realloc_r+0x316>
 800dcc8:	6823      	ldr	r3, [r4, #0]
 800dcca:	2a1b      	cmp	r2, #27
 800dccc:	f8cb 3008 	str.w	r3, [fp, #8]
 800dcd0:	6861      	ldr	r1, [r4, #4]
 800dcd2:	f8cb 100c 	str.w	r1, [fp, #12]
 800dcd6:	f200 80b8 	bhi.w	800de4a <_realloc_r+0x35e>
 800dcda:	f10b 0010 	add.w	r0, fp, #16
 800dcde:	f104 0208 	add.w	r2, r4, #8
 800dce2:	6813      	ldr	r3, [r2, #0]
 800dce4:	463c      	mov	r4, r7
 800dce6:	6003      	str	r3, [r0, #0]
 800dce8:	6857      	ldr	r7, [r2, #4]
 800dcea:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dcee:	6047      	str	r7, [r0, #4]
 800dcf0:	6892      	ldr	r2, [r2, #8]
 800dcf2:	46da      	mov	sl, fp
 800dcf4:	6082      	str	r2, [r0, #8]
 800dcf6:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dcfa:	e768      	b.n	800dbce <_realloc_r+0xe2>
 800dcfc:	6821      	ldr	r1, [r4, #0]
 800dcfe:	2a1b      	cmp	r2, #27
 800dd00:	6001      	str	r1, [r0, #0]
 800dd02:	6863      	ldr	r3, [r4, #4]
 800dd04:	6043      	str	r3, [r0, #4]
 800dd06:	d861      	bhi.n	800ddcc <_realloc_r+0x2e0>
 800dd08:	f100 0308 	add.w	r3, r0, #8
 800dd0c:	f104 0008 	add.w	r0, r4, #8
 800dd10:	e7ad      	b.n	800dc6e <_realloc_r+0x182>
 800dd12:	4638      	mov	r0, r7
 800dd14:	4623      	mov	r3, r4
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	463c      	mov	r4, r7
 800dd1a:	6002      	str	r2, [r0, #0]
 800dd1c:	685f      	ldr	r7, [r3, #4]
 800dd1e:	46da      	mov	sl, fp
 800dd20:	6047      	str	r7, [r0, #4]
 800dd22:	689b      	ldr	r3, [r3, #8]
 800dd24:	6083      	str	r3, [r0, #8]
 800dd26:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dd2a:	e750      	b.n	800dbce <_realloc_r+0xe2>
 800dd2c:	1b57      	subs	r7, r2, r5
 800dd2e:	eb0a 0305 	add.w	r3, sl, r5
 800dd32:	f047 0001 	orr.w	r0, r7, #1
 800dd36:	6058      	str	r0, [r3, #4]
 800dd38:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800dd3c:	4648      	mov	r0, r9
 800dd3e:	f001 0201 	and.w	r2, r1, #1
 800dd42:	4315      	orrs	r5, r2
 800dd44:	f844 5c04 	str.w	r5, [r4, #-4]
 800dd48:	f8cc 3008 	str.w	r3, [ip, #8]
 800dd4c:	4627      	mov	r7, r4
 800dd4e:	f7f9 fca3 	bl	8007698 <__malloc_unlock>
 800dd52:	e751      	b.n	800dbf8 <_realloc_r+0x10c>
 800dd54:	4621      	mov	r1, r4
 800dd56:	f000 f96f 	bl	800e038 <memmove>
 800dd5a:	e78e      	b.n	800dc7a <_realloc_r+0x18e>
 800dd5c:	f105 0010 	add.w	r0, r5, #16
 800dd60:	4580      	cmp	r8, r0
 800dd62:	f6ff af6a 	blt.w	800dc3a <_realloc_r+0x14e>
 800dd66:	465f      	mov	r7, fp
 800dd68:	f8db 000c 	ldr.w	r0, [fp, #12]
 800dd6c:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800dd70:	1f32      	subs	r2, r6, #4
 800dd72:	2a24      	cmp	r2, #36	; 0x24
 800dd74:	60c8      	str	r0, [r1, #12]
 800dd76:	6081      	str	r1, [r0, #8]
 800dd78:	f200 808c 	bhi.w	800de94 <_realloc_r+0x3a8>
 800dd7c:	2a13      	cmp	r2, #19
 800dd7e:	d97c      	bls.n	800de7a <_realloc_r+0x38e>
 800dd80:	6820      	ldr	r0, [r4, #0]
 800dd82:	2a1b      	cmp	r2, #27
 800dd84:	f8cb 0008 	str.w	r0, [fp, #8]
 800dd88:	6861      	ldr	r1, [r4, #4]
 800dd8a:	f8cb 100c 	str.w	r1, [fp, #12]
 800dd8e:	f200 808a 	bhi.w	800dea6 <_realloc_r+0x3ba>
 800dd92:	f10b 0310 	add.w	r3, fp, #16
 800dd96:	3408      	adds	r4, #8
 800dd98:	6820      	ldr	r0, [r4, #0]
 800dd9a:	6018      	str	r0, [r3, #0]
 800dd9c:	6862      	ldr	r2, [r4, #4]
 800dd9e:	605a      	str	r2, [r3, #4]
 800dda0:	68a1      	ldr	r1, [r4, #8]
 800dda2:	6099      	str	r1, [r3, #8]
 800dda4:	ebc5 0008 	rsb	r0, r5, r8
 800dda8:	eb0b 0305 	add.w	r3, fp, r5
 800ddac:	f040 0201 	orr.w	r2, r0, #1
 800ddb0:	605a      	str	r2, [r3, #4]
 800ddb2:	f8db 1004 	ldr.w	r1, [fp, #4]
 800ddb6:	4648      	mov	r0, r9
 800ddb8:	f001 0201 	and.w	r2, r1, #1
 800ddbc:	4315      	orrs	r5, r2
 800ddbe:	f8cb 5004 	str.w	r5, [fp, #4]
 800ddc2:	f8cc 3008 	str.w	r3, [ip, #8]
 800ddc6:	f7f9 fc67 	bl	8007698 <__malloc_unlock>
 800ddca:	e715      	b.n	800dbf8 <_realloc_r+0x10c>
 800ddcc:	68a0      	ldr	r0, [r4, #8]
 800ddce:	2a24      	cmp	r2, #36	; 0x24
 800ddd0:	60b8      	str	r0, [r7, #8]
 800ddd2:	68e1      	ldr	r1, [r4, #12]
 800ddd4:	60f9      	str	r1, [r7, #12]
 800ddd6:	d02f      	beq.n	800de38 <_realloc_r+0x34c>
 800ddd8:	f107 0310 	add.w	r3, r7, #16
 800dddc:	f104 0010 	add.w	r0, r4, #16
 800dde0:	e745      	b.n	800dc6e <_realloc_r+0x182>
 800dde2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800dde6:	f027 0c03 	bic.w	ip, r7, #3
 800ddea:	eb0c 0806 	add.w	r8, ip, r6
 800ddee:	e6ee      	b.n	800dbce <_realloc_r+0xe2>
 800ddf0:	4621      	mov	r1, r4
 800ddf2:	4638      	mov	r0, r7
 800ddf4:	f000 f920 	bl	800e038 <memmove>
 800ddf8:	463c      	mov	r4, r7
 800ddfa:	f8db 3004 	ldr.w	r3, [fp, #4]
 800ddfe:	46da      	mov	sl, fp
 800de00:	e6e5      	b.n	800dbce <_realloc_r+0xe2>
 800de02:	4638      	mov	r0, r7
 800de04:	4622      	mov	r2, r4
 800de06:	e76c      	b.n	800dce2 <_realloc_r+0x1f6>
 800de08:	4621      	mov	r1, r4
 800de0a:	4638      	mov	r0, r7
 800de0c:	f000 f914 	bl	800e038 <memmove>
 800de10:	463c      	mov	r4, r7
 800de12:	f8db 3004 	ldr.w	r3, [fp, #4]
 800de16:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800de1a:	46da      	mov	sl, fp
 800de1c:	e6d7      	b.n	800dbce <_realloc_r+0xe2>
 800de1e:	68a3      	ldr	r3, [r4, #8]
 800de20:	2a24      	cmp	r2, #36	; 0x24
 800de22:	f8cb 3010 	str.w	r3, [fp, #16]
 800de26:	68e1      	ldr	r1, [r4, #12]
 800de28:	f8cb 1014 	str.w	r1, [fp, #20]
 800de2c:	d01a      	beq.n	800de64 <_realloc_r+0x378>
 800de2e:	f10b 0018 	add.w	r0, fp, #24
 800de32:	f104 0310 	add.w	r3, r4, #16
 800de36:	e76e      	b.n	800dd16 <_realloc_r+0x22a>
 800de38:	6922      	ldr	r2, [r4, #16]
 800de3a:	f107 0318 	add.w	r3, r7, #24
 800de3e:	613a      	str	r2, [r7, #16]
 800de40:	6961      	ldr	r1, [r4, #20]
 800de42:	f104 0018 	add.w	r0, r4, #24
 800de46:	6179      	str	r1, [r7, #20]
 800de48:	e711      	b.n	800dc6e <_realloc_r+0x182>
 800de4a:	68a0      	ldr	r0, [r4, #8]
 800de4c:	2a24      	cmp	r2, #36	; 0x24
 800de4e:	f8cb 0010 	str.w	r0, [fp, #16]
 800de52:	68e3      	ldr	r3, [r4, #12]
 800de54:	f8cb 3014 	str.w	r3, [fp, #20]
 800de58:	d011      	beq.n	800de7e <_realloc_r+0x392>
 800de5a:	f10b 0018 	add.w	r0, fp, #24
 800de5e:	f104 0210 	add.w	r2, r4, #16
 800de62:	e73e      	b.n	800dce2 <_realloc_r+0x1f6>
 800de64:	6922      	ldr	r2, [r4, #16]
 800de66:	f10b 0020 	add.w	r0, fp, #32
 800de6a:	f8cb 2018 	str.w	r2, [fp, #24]
 800de6e:	6961      	ldr	r1, [r4, #20]
 800de70:	f104 0318 	add.w	r3, r4, #24
 800de74:	f8cb 101c 	str.w	r1, [fp, #28]
 800de78:	e74d      	b.n	800dd16 <_realloc_r+0x22a>
 800de7a:	463b      	mov	r3, r7
 800de7c:	e78c      	b.n	800dd98 <_realloc_r+0x2ac>
 800de7e:	6922      	ldr	r2, [r4, #16]
 800de80:	f10b 0020 	add.w	r0, fp, #32
 800de84:	f8cb 2018 	str.w	r2, [fp, #24]
 800de88:	6961      	ldr	r1, [r4, #20]
 800de8a:	f104 0218 	add.w	r2, r4, #24
 800de8e:	f8cb 101c 	str.w	r1, [fp, #28]
 800de92:	e726      	b.n	800dce2 <_realloc_r+0x1f6>
 800de94:	4638      	mov	r0, r7
 800de96:	4621      	mov	r1, r4
 800de98:	f8cd c000 	str.w	ip, [sp]
 800de9c:	f000 f8cc 	bl	800e038 <memmove>
 800dea0:	f8dd c000 	ldr.w	ip, [sp]
 800dea4:	e77e      	b.n	800dda4 <_realloc_r+0x2b8>
 800dea6:	68a3      	ldr	r3, [r4, #8]
 800dea8:	2a24      	cmp	r2, #36	; 0x24
 800deaa:	f8cb 3010 	str.w	r3, [fp, #16]
 800deae:	68e0      	ldr	r0, [r4, #12]
 800deb0:	f8cb 0014 	str.w	r0, [fp, #20]
 800deb4:	d003      	beq.n	800debe <_realloc_r+0x3d2>
 800deb6:	f10b 0318 	add.w	r3, fp, #24
 800deba:	3410      	adds	r4, #16
 800debc:	e76c      	b.n	800dd98 <_realloc_r+0x2ac>
 800debe:	6922      	ldr	r2, [r4, #16]
 800dec0:	f10b 0320 	add.w	r3, fp, #32
 800dec4:	f8cb 2018 	str.w	r2, [fp, #24]
 800dec8:	6961      	ldr	r1, [r4, #20]
 800deca:	3418      	adds	r4, #24
 800decc:	f8cb 101c 	str.w	r1, [fp, #28]
 800ded0:	e762      	b.n	800dd98 <_realloc_r+0x2ac>
 800ded2:	bf00      	nop
 800ded4:	20000570 	.word	0x20000570

0800ded8 <__ssprint_r>:
 800ded8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dedc:	6894      	ldr	r4, [r2, #8]
 800dede:	b083      	sub	sp, #12
 800dee0:	4692      	mov	sl, r2
 800dee2:	4681      	mov	r9, r0
 800dee4:	460d      	mov	r5, r1
 800dee6:	6817      	ldr	r7, [r2, #0]
 800dee8:	2c00      	cmp	r4, #0
 800deea:	d06e      	beq.n	800dfca <__ssprint_r+0xf2>
 800deec:	f04f 0b00 	mov.w	fp, #0
 800def0:	6808      	ldr	r0, [r1, #0]
 800def2:	688e      	ldr	r6, [r1, #8]
 800def4:	465c      	mov	r4, fp
 800def6:	2c00      	cmp	r4, #0
 800def8:	d047      	beq.n	800df8a <__ssprint_r+0xb2>
 800defa:	42b4      	cmp	r4, r6
 800defc:	46b0      	mov	r8, r6
 800defe:	d349      	bcc.n	800df94 <__ssprint_r+0xbc>
 800df00:	89ab      	ldrh	r3, [r5, #12]
 800df02:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800df06:	d030      	beq.n	800df6a <__ssprint_r+0x92>
 800df08:	696e      	ldr	r6, [r5, #20]
 800df0a:	6929      	ldr	r1, [r5, #16]
 800df0c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800df10:	ebc1 0800 	rsb	r8, r1, r0
 800df14:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 800df18:	1c60      	adds	r0, r4, #1
 800df1a:	1076      	asrs	r6, r6, #1
 800df1c:	4440      	add	r0, r8
 800df1e:	4286      	cmp	r6, r0
 800df20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df24:	4632      	mov	r2, r6
 800df26:	b21b      	sxth	r3, r3
 800df28:	bf3c      	itt	cc
 800df2a:	4606      	movcc	r6, r0
 800df2c:	4632      	movcc	r2, r6
 800df2e:	4648      	mov	r0, r9
 800df30:	2b00      	cmp	r3, #0
 800df32:	d032      	beq.n	800df9a <__ssprint_r+0xc2>
 800df34:	4611      	mov	r1, r2
 800df36:	f7f9 f83d 	bl	8006fb4 <_malloc_r>
 800df3a:	2800      	cmp	r0, #0
 800df3c:	d036      	beq.n	800dfac <__ssprint_r+0xd4>
 800df3e:	6929      	ldr	r1, [r5, #16]
 800df40:	4642      	mov	r2, r8
 800df42:	9001      	str	r0, [sp, #4]
 800df44:	f7fe fe4a 	bl	800cbdc <memcpy>
 800df48:	89aa      	ldrh	r2, [r5, #12]
 800df4a:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 800df4e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 800df52:	81a9      	strh	r1, [r5, #12]
 800df54:	9901      	ldr	r1, [sp, #4]
 800df56:	ebc8 0306 	rsb	r3, r8, r6
 800df5a:	eb01 0008 	add.w	r0, r1, r8
 800df5e:	616e      	str	r6, [r5, #20]
 800df60:	6129      	str	r1, [r5, #16]
 800df62:	6028      	str	r0, [r5, #0]
 800df64:	4626      	mov	r6, r4
 800df66:	60ab      	str	r3, [r5, #8]
 800df68:	46a0      	mov	r8, r4
 800df6a:	4659      	mov	r1, fp
 800df6c:	4642      	mov	r2, r8
 800df6e:	f000 f863 	bl	800e038 <memmove>
 800df72:	f8da 1008 	ldr.w	r1, [sl, #8]
 800df76:	68aa      	ldr	r2, [r5, #8]
 800df78:	6828      	ldr	r0, [r5, #0]
 800df7a:	1b96      	subs	r6, r2, r6
 800df7c:	4440      	add	r0, r8
 800df7e:	1b0c      	subs	r4, r1, r4
 800df80:	60ae      	str	r6, [r5, #8]
 800df82:	6028      	str	r0, [r5, #0]
 800df84:	f8ca 4008 	str.w	r4, [sl, #8]
 800df88:	b1fc      	cbz	r4, 800dfca <__ssprint_r+0xf2>
 800df8a:	f8d7 b000 	ldr.w	fp, [r7]
 800df8e:	687c      	ldr	r4, [r7, #4]
 800df90:	3708      	adds	r7, #8
 800df92:	e7b0      	b.n	800def6 <__ssprint_r+0x1e>
 800df94:	4626      	mov	r6, r4
 800df96:	46a0      	mov	r8, r4
 800df98:	e7e7      	b.n	800df6a <__ssprint_r+0x92>
 800df9a:	f7ff fda7 	bl	800daec <_realloc_r>
 800df9e:	4601      	mov	r1, r0
 800dfa0:	2800      	cmp	r0, #0
 800dfa2:	d1d8      	bne.n	800df56 <__ssprint_r+0x7e>
 800dfa4:	4648      	mov	r0, r9
 800dfa6:	6929      	ldr	r1, [r5, #16]
 800dfa8:	f7fd ffa6 	bl	800bef8 <_free_r>
 800dfac:	89aa      	ldrh	r2, [r5, #12]
 800dfae:	2100      	movs	r1, #0
 800dfb0:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 800dfb4:	230c      	movs	r3, #12
 800dfb6:	f8c9 3000 	str.w	r3, [r9]
 800dfba:	81a8      	strh	r0, [r5, #12]
 800dfbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dfc0:	f8ca 1008 	str.w	r1, [sl, #8]
 800dfc4:	f8ca 1004 	str.w	r1, [sl, #4]
 800dfc8:	e002      	b.n	800dfd0 <__ssprint_r+0xf8>
 800dfca:	f8ca 4004 	str.w	r4, [sl, #4]
 800dfce:	4620      	mov	r0, r4
 800dfd0:	b003      	add	sp, #12
 800dfd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfd6:	bf00      	nop

0800dfd8 <_calloc_r>:
 800dfd8:	b510      	push	{r4, lr}
 800dfda:	fb01 f102 	mul.w	r1, r1, r2
 800dfde:	f7f8 ffe9 	bl	8006fb4 <_malloc_r>
 800dfe2:	4604      	mov	r4, r0
 800dfe4:	b168      	cbz	r0, 800e002 <_calloc_r+0x2a>
 800dfe6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800dfea:	f022 0103 	bic.w	r1, r2, #3
 800dfee:	1f0a      	subs	r2, r1, #4
 800dff0:	2a24      	cmp	r2, #36	; 0x24
 800dff2:	d818      	bhi.n	800e026 <_calloc_r+0x4e>
 800dff4:	2a13      	cmp	r2, #19
 800dff6:	d806      	bhi.n	800e006 <_calloc_r+0x2e>
 800dff8:	4603      	mov	r3, r0
 800dffa:	2000      	movs	r0, #0
 800dffc:	6018      	str	r0, [r3, #0]
 800dffe:	6058      	str	r0, [r3, #4]
 800e000:	6098      	str	r0, [r3, #8]
 800e002:	4620      	mov	r0, r4
 800e004:	bd10      	pop	{r4, pc}
 800e006:	2300      	movs	r3, #0
 800e008:	2a1b      	cmp	r2, #27
 800e00a:	6003      	str	r3, [r0, #0]
 800e00c:	6043      	str	r3, [r0, #4]
 800e00e:	d90f      	bls.n	800e030 <_calloc_r+0x58>
 800e010:	2a24      	cmp	r2, #36	; 0x24
 800e012:	6083      	str	r3, [r0, #8]
 800e014:	60c3      	str	r3, [r0, #12]
 800e016:	bf05      	ittet	eq
 800e018:	6103      	streq	r3, [r0, #16]
 800e01a:	6143      	streq	r3, [r0, #20]
 800e01c:	f100 0310 	addne.w	r3, r0, #16
 800e020:	f100 0318 	addeq.w	r3, r0, #24
 800e024:	e7e9      	b.n	800dffa <_calloc_r+0x22>
 800e026:	2100      	movs	r1, #0
 800e028:	f7f9 fa9e 	bl	8007568 <memset>
 800e02c:	4620      	mov	r0, r4
 800e02e:	bd10      	pop	{r4, pc}
 800e030:	f100 0308 	add.w	r3, r0, #8
 800e034:	e7e1      	b.n	800dffa <_calloc_r+0x22>
 800e036:	bf00      	nop

0800e038 <memmove>:
 800e038:	4288      	cmp	r0, r1
 800e03a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800e03e:	d926      	bls.n	800e08e <memmove+0x56>
 800e040:	188c      	adds	r4, r1, r2
 800e042:	42a0      	cmp	r0, r4
 800e044:	d223      	bcs.n	800e08e <memmove+0x56>
 800e046:	1883      	adds	r3, r0, r2
 800e048:	1e55      	subs	r5, r2, #1
 800e04a:	b1ea      	cbz	r2, 800e088 <memmove+0x50>
 800e04c:	4622      	mov	r2, r4
 800e04e:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 800e052:	f005 0401 	and.w	r4, r5, #1
 800e056:	f803 1d01 	strb.w	r1, [r3, #-1]!
 800e05a:	1e69      	subs	r1, r5, #1
 800e05c:	b1a5      	cbz	r5, 800e088 <memmove+0x50>
 800e05e:	b13c      	cbz	r4, 800e070 <memmove+0x38>
 800e060:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800e064:	3901      	subs	r1, #1
 800e066:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800e06a:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800e06e:	d00b      	beq.n	800e088 <memmove+0x50>
 800e070:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800e074:	3902      	subs	r1, #2
 800e076:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800e07a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800e07e:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800e082:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800e086:	d1f3      	bne.n	800e070 <memmove+0x38>
 800e088:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800e08c:	4770      	bx	lr
 800e08e:	2a0f      	cmp	r2, #15
 800e090:	f240 80a2 	bls.w	800e1d8 <memmove+0x1a0>
 800e094:	ea41 0300 	orr.w	r3, r1, r0
 800e098:	079b      	lsls	r3, r3, #30
 800e09a:	f040 809f 	bne.w	800e1dc <memmove+0x1a4>
 800e09e:	680c      	ldr	r4, [r1, #0]
 800e0a0:	f1a2 0510 	sub.w	r5, r2, #16
 800e0a4:	6004      	str	r4, [r0, #0]
 800e0a6:	684b      	ldr	r3, [r1, #4]
 800e0a8:	46ac      	mov	ip, r5
 800e0aa:	6043      	str	r3, [r0, #4]
 800e0ac:	688c      	ldr	r4, [r1, #8]
 800e0ae:	f1bc 0f0f 	cmp.w	ip, #15
 800e0b2:	6084      	str	r4, [r0, #8]
 800e0b4:	68cc      	ldr	r4, [r1, #12]
 800e0b6:	f3c5 1500 	ubfx	r5, r5, #4, #1
 800e0ba:	60c4      	str	r4, [r0, #12]
 800e0bc:	f100 0310 	add.w	r3, r0, #16
 800e0c0:	f101 0410 	add.w	r4, r1, #16
 800e0c4:	d92a      	bls.n	800e11c <memmove+0xe4>
 800e0c6:	b175      	cbz	r5, 800e0e6 <memmove+0xae>
 800e0c8:	6825      	ldr	r5, [r4, #0]
 800e0ca:	f1ac 0c10 	sub.w	ip, ip, #16
 800e0ce:	601d      	str	r5, [r3, #0]
 800e0d0:	6865      	ldr	r5, [r4, #4]
 800e0d2:	605d      	str	r5, [r3, #4]
 800e0d4:	68a5      	ldr	r5, [r4, #8]
 800e0d6:	609d      	str	r5, [r3, #8]
 800e0d8:	68e5      	ldr	r5, [r4, #12]
 800e0da:	3410      	adds	r4, #16
 800e0dc:	60dd      	str	r5, [r3, #12]
 800e0de:	3310      	adds	r3, #16
 800e0e0:	f1bc 0f0f 	cmp.w	ip, #15
 800e0e4:	d91a      	bls.n	800e11c <memmove+0xe4>
 800e0e6:	6827      	ldr	r7, [r4, #0]
 800e0e8:	f104 0610 	add.w	r6, r4, #16
 800e0ec:	601f      	str	r7, [r3, #0]
 800e0ee:	6867      	ldr	r7, [r4, #4]
 800e0f0:	f103 0510 	add.w	r5, r3, #16
 800e0f4:	605f      	str	r7, [r3, #4]
 800e0f6:	68a7      	ldr	r7, [r4, #8]
 800e0f8:	f1ac 0c20 	sub.w	ip, ip, #32
 800e0fc:	609f      	str	r7, [r3, #8]
 800e0fe:	68e7      	ldr	r7, [r4, #12]
 800e100:	60df      	str	r7, [r3, #12]
 800e102:	6927      	ldr	r7, [r4, #16]
 800e104:	3420      	adds	r4, #32
 800e106:	611f      	str	r7, [r3, #16]
 800e108:	6877      	ldr	r7, [r6, #4]
 800e10a:	3320      	adds	r3, #32
 800e10c:	606f      	str	r7, [r5, #4]
 800e10e:	68b7      	ldr	r7, [r6, #8]
 800e110:	f1bc 0f0f 	cmp.w	ip, #15
 800e114:	60af      	str	r7, [r5, #8]
 800e116:	68f6      	ldr	r6, [r6, #12]
 800e118:	60ee      	str	r6, [r5, #12]
 800e11a:	d8e4      	bhi.n	800e0e6 <memmove+0xae>
 800e11c:	f1a2 0810 	sub.w	r8, r2, #16
 800e120:	f028 030f 	bic.w	r3, r8, #15
 800e124:	f002 040f 	and.w	r4, r2, #15
 800e128:	f103 0c10 	add.w	ip, r3, #16
 800e12c:	2c03      	cmp	r4, #3
 800e12e:	eb00 030c 	add.w	r3, r0, ip
 800e132:	eb01 080c 	add.w	r8, r1, ip
 800e136:	d953      	bls.n	800e1e0 <memmove+0x1a8>
 800e138:	1f21      	subs	r1, r4, #4
 800e13a:	ea4f 0991 	mov.w	r9, r1, lsr #2
 800e13e:	4644      	mov	r4, r8
 800e140:	eb08 0c89 	add.w	ip, r8, r9, lsl #2
 800e144:	f854 6b04 	ldr.w	r6, [r4], #4
 800e148:	ebc8 010c 	rsb	r1, r8, ip
 800e14c:	f10c 0c04 	add.w	ip, ip, #4
 800e150:	461d      	mov	r5, r3
 800e152:	4564      	cmp	r4, ip
 800e154:	f845 6b04 	str.w	r6, [r5], #4
 800e158:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800e15c:	d012      	beq.n	800e184 <memmove+0x14c>
 800e15e:	b129      	cbz	r1, 800e16c <memmove+0x134>
 800e160:	f854 1b04 	ldr.w	r1, [r4], #4
 800e164:	4564      	cmp	r4, ip
 800e166:	f845 1b04 	str.w	r1, [r5], #4
 800e16a:	d00b      	beq.n	800e184 <memmove+0x14c>
 800e16c:	4627      	mov	r7, r4
 800e16e:	f857 1b04 	ldr.w	r1, [r7], #4
 800e172:	462e      	mov	r6, r5
 800e174:	f846 1b04 	str.w	r1, [r6], #4
 800e178:	6864      	ldr	r4, [r4, #4]
 800e17a:	606c      	str	r4, [r5, #4]
 800e17c:	1d3c      	adds	r4, r7, #4
 800e17e:	1d35      	adds	r5, r6, #4
 800e180:	4564      	cmp	r4, ip
 800e182:	d1f3      	bne.n	800e16c <memmove+0x134>
 800e184:	f109 0c01 	add.w	ip, r9, #1
 800e188:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800e18c:	f002 0203 	and.w	r2, r2, #3
 800e190:	eb08 0109 	add.w	r1, r8, r9
 800e194:	444b      	add	r3, r9
 800e196:	2a00      	cmp	r2, #0
 800e198:	f43f af76 	beq.w	800e088 <memmove+0x50>
 800e19c:	780d      	ldrb	r5, [r1, #0]
 800e19e:	189a      	adds	r2, r3, r2
 800e1a0:	43dc      	mvns	r4, r3
 800e1a2:	f803 5b01 	strb.w	r5, [r3], #1
 800e1a6:	1914      	adds	r4, r2, r4
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	f004 0401 	and.w	r4, r4, #1
 800e1ae:	f43f af6b 	beq.w	800e088 <memmove+0x50>
 800e1b2:	b134      	cbz	r4, 800e1c2 <memmove+0x18a>
 800e1b4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e1b8:	f803 4b01 	strb.w	r4, [r3], #1
 800e1bc:	4293      	cmp	r3, r2
 800e1be:	f43f af63 	beq.w	800e088 <memmove+0x50>
 800e1c2:	784d      	ldrb	r5, [r1, #1]
 800e1c4:	461c      	mov	r4, r3
 800e1c6:	f804 5b01 	strb.w	r5, [r4], #1
 800e1ca:	788d      	ldrb	r5, [r1, #2]
 800e1cc:	3102      	adds	r1, #2
 800e1ce:	705d      	strb	r5, [r3, #1]
 800e1d0:	1c63      	adds	r3, r4, #1
 800e1d2:	4293      	cmp	r3, r2
 800e1d4:	d1f5      	bne.n	800e1c2 <memmove+0x18a>
 800e1d6:	e757      	b.n	800e088 <memmove+0x50>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	e7dc      	b.n	800e196 <memmove+0x15e>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	e7dd      	b.n	800e19c <memmove+0x164>
 800e1e0:	4641      	mov	r1, r8
 800e1e2:	4622      	mov	r2, r4
 800e1e4:	e7d7      	b.n	800e196 <memmove+0x15e>
 800e1e6:	bf00      	nop
 800e1e8:	78457a65 	.word	0x78457a65
 800e1ec:	726f6c70 	.word	0x726f6c70
 800e1f0:	000a7265 	.word	0x000a7265
 800e1f4:	494e4f53 	.word	0x494e4f53
 800e1f8:	64252043 	.word	0x64252043
 800e1fc:	0a642520 	.word	0x0a642520
 800e200:	00000000 	.word	0x00000000
 800e204:	206d7750 	.word	0x206d7750
 800e208:	000a6425 	.word	0x000a6425
 800e20c:	504c4548 	.word	0x504c4548
 800e210:	00000000 	.word	0x00000000
 800e214:	756e654d 	.word	0x756e654d
 800e218:	6c654820 	.word	0x6c654820
 800e21c:	00000070 	.word	0x00000070
 800e220:	554e454d 	.word	0x554e454d
 800e224:	00000000 	.word	0x00000000
 800e228:	70736944 	.word	0x70736944
 800e22c:	2079616c 	.word	0x2079616c
 800e230:	756e654d 	.word	0x756e654d
 800e234:	00000000 	.word	0x00000000
 800e238:	4f464e49 	.word	0x4f464e49
 800e23c:	00000000 	.word	0x00000000
 800e240:	6f666e49 	.word	0x6f666e49
 800e244:	00000000 	.word	0x00000000
 800e248:	4f484345 	.word	0x4f484345
 800e24c:	00000000 	.word	0x00000000
 800e250:	6f686345 	.word	0x6f686345
 800e254:	00000000 	.word	0x00000000
 800e258:	63256325 	.word	0x63256325
 800e25c:	78323025 	.word	0x78323025
 800e260:	00000020 	.word	0x00000020
 800e264:	253c6325 	.word	0x253c6325
 800e268:	2d203e73 	.word	0x2d203e73
 800e26c:	0a732520 	.word	0x0a732520
 800e270:	00000000 	.word	0x00000000
 800e274:	73256325 	.word	0x73256325
 800e278:	0000000a 	.word	0x0000000a
 800e27c:	25207325 	.word	0x25207325
 800e280:	00000073 	.word	0x00000073
 800e284:	00004e4f 	.word	0x00004e4f
 800e288:	63456325 	.word	0x63456325
 800e28c:	6f206f68 	.word	0x6f206f68
 800e290:	00000a6e 	.word	0x00000a6e
 800e294:	63456325 	.word	0x63456325
 800e298:	6f206f68 	.word	0x6f206f68
 800e29c:	000a6666 	.word	0x000a6666
 800e2a0:	2d2d6325 	.word	0x2d2d6325
 800e2a4:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2a8:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2ac:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2b0:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2b4:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2b8:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2bc:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2c0:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2c4:	2d2d2d2d 	.word	0x2d2d2d2d
 800e2c8:	202d2d2d 	.word	0x202d2d2d
 800e2cc:	00000a0d 	.word	0x00000a0d
 800e2d0:	20206325 	.word	0x20206325
 800e2d4:	20202020 	.word	0x20202020
 800e2d8:	20202020 	.word	0x20202020
 800e2dc:	41202020 	.word	0x41202020
 800e2e0:	74535f70 	.word	0x74535f70
 800e2e4:	646d4372 	.word	0x646d4372
 800e2e8:	2e307620 	.word	0x2e307620
 800e2ec:	20202031 	.word	0x20202031
 800e2f0:	20202020 	.word	0x20202020
 800e2f4:	20202020 	.word	0x20202020
 800e2f8:	20202020 	.word	0x20202020
 800e2fc:	00000a0d 	.word	0x00000a0d
 800e300:	20206325 	.word	0x20206325
 800e304:	20202020 	.word	0x20202020
 800e308:	20202020 	.word	0x20202020
 800e30c:	20202020 	.word	0x20202020
 800e310:	20202020 	.word	0x20202020
 800e314:	20202020 	.word	0x20202020
 800e318:	20202020 	.word	0x20202020
 800e31c:	20202020 	.word	0x20202020
 800e320:	20202020 	.word	0x20202020
 800e324:	20202020 	.word	0x20202020
 800e328:	20202020 	.word	0x20202020
 800e32c:	00000a0d 	.word	0x00000a0d
 800e330:	20206325 	.word	0x20206325
 800e334:	20202020 	.word	0x20202020
 800e338:	616d2020 	.word	0x616d2020
 800e33c:	62206564 	.word	0x62206564
 800e340:	203a2079 	.word	0x203a2079
 800e344:	206f6843 	.word	0x206f6843
 800e348:	206e6148 	.word	0x206e6148
 800e34c:	6f656843 	.word	0x6f656843
 800e350:	2020206c 	.word	0x2020206c
 800e354:	20202020 	.word	0x20202020
 800e358:	20202020 	.word	0x20202020
 800e35c:	00000a0d 	.word	0x00000a0d
 800e360:	45564f4d 	.word	0x45564f4d
 800e364:	00000000 	.word	0x00000000
 800e368:	6f626f52 	.word	0x6f626f52
 800e36c:	6f4d2074 	.word	0x6f4d2074
 800e370:	00006576 	.word	0x00006576
 800e374:	004d5750 	.word	0x004d5750
 800e378:	25206425 	.word	0x25206425
 800e37c:	00000a64 	.word	0x00000a64
 800e380:	0d0a0c20 	.word	0x0d0a0c20
 800e384:	00000b09 	.word	0x00000b09

0800e388 <Virtual_Com_Port_StringVendor>:
 800e388:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 800e398:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 800e3a8:	00630069 00000073                       i.c.s...

0800e3b0 <Virtual_Com_Port_DeviceDescriptor>:
 800e3b0:	02000112 40000002 57400483 02010200     .......@..@W....
 800e3c0:	00000103                                ....

0800e3c4 <Virtual_Com_Port_StringLangID>:
 800e3c4:	04090304                                ....

0800e3c8 <Virtual_Com_Port_StringProduct>:
 800e3c8:	00530332 004d0054 00320033 00560020     2.S.T.M.3.2. .V.
 800e3d8:	00720069 00750074 006c0061 00430020     i.r.t.u.a.l. .C.
 800e3e8:	004d004f 00500020 0072006f 00200074     O.M. .P.o.r.t. .
 800e3f8:	00000020                                 ...

0800e3fc <Virtual_Com_Port_ConfigDescriptor>:
 800e3fc:	00430209 c0000102 00040932 02020100     ..C.....2.......
 800e40c:	24050001 05011000 01000124 02022404     ...$....$....$..
 800e41c:	00062405 82050701 ff000803 00010409     .$..............
 800e42c:	00000a02 03050700 00004002 02810507     .........@......
 800e43c:	00000040                                @...

0800e440 <_ctype_>:
 800e440:	20202000 20202020 28282020 20282828     .         ((((( 
 800e450:	20202020 20202020 20202020 20202020                     
 800e460:	10108820 10101010 10101010 10101010      ...............
 800e470:	04040410 04040404 10040404 10101010     ................
 800e480:	41411010 41414141 01010101 01010101     ..AAAAAA........
 800e490:	01010101 01010101 01010101 10101010     ................
 800e4a0:	42421010 42424242 02020202 02020202     ..BBBBBB........
 800e4b0:	02020202 02020202 02020202 10101010     ................
 800e4c0:	00000020 00000000 00000000 00000000      ...............
	...
 800e544:	00000043                                C...

0800e548 <basefix.6637>:
 800e548:	0001000a 00030002 00050004 00070006     ................
 800e558:	00090008 000b000a 000d000c 000f000e     ................
 800e568:	00000010 646c2565 00000000 49534f50     ....e%ld....POSI
 800e578:	00000058 0000002e 0000666e 74696e69     X.......nf..init
 800e588:	00000079 00006e61                       y...an..

0800e590 <tinytens>:
 800e590:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
 800e5a0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
 800e5b0:	64ac6f43 0e180628 00464e49 00666e69     Co.d(...INF.inf.
 800e5c0:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
 800e5d0:	42413938 46454443 00000000 33323130     89ABCDEF....0123
 800e5e0:	37363534 62613938 66656463 00000000     456789abcdef....
 800e5f0:	6c756e28 0000296c 00000030              (null)..0...

0800e5fc <zeroes.6721>:
 800e5fc:	30303030 30303030 30303030 30303030     0000000000000000

0800e60c <blanks.6720>:
 800e60c:	20202020 20202020 20202020 20202020                     
 800e61c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
 800e62c:	44434241 00004645 64636261 00006665     ABCDEF..abcdef..
 800e63c:	33323130 37363534 00003938              0123456789..

0800e648 <p05.5242>:
 800e648:	00000005 00000019 0000007d 00000000     ........}.......

0800e658 <__mprec_tens>:
 800e658:	00000000 3ff00000 00000000 40240000     .......?......$@
 800e668:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 800e678:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 800e688:	00000000 412e8480 00000000 416312d0     .......A......cA
 800e698:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 800e6a8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 800e6b8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 800e6c8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 800e6d8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 800e6e8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 800e6f8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 800e708:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 800e718:	79d99db4 44ea7843                       ...yCx.D

0800e720 <__mprec_bigtens>:
 800e720:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 800e730:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 800e740:	7f73bf3c 75154fdd                       <.s..O.u
