
(rules PCB Apsu
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 37)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.5)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.7)
    )
  )
  (rule
    (width 250.0)
    (clear 200.2)
    (clear 125.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
    (clear 127.2 (type JLCPCB_JLCPCB))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-1]_450:200_um"
    (shape
      (circle F.Cu 450.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 450.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-1]_500:300_um"
    (shape
      (circle F.Cu 500.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 500.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_450:200_um" "Via[0-1]_450:200_um" default
  )
  (via 
    "Via[0-1]_500:300_um" "Via[0-1]_500:300_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_450:200_um-kicad_default" "Via[0-1]_450:200_um" "kicad_default"
  )
  (via 
    "Via[0-1]_500:300_um-kicad_default" "Via[0-1]_500:300_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-JLCPCB" "Via[0-1]_800:400_um" JLCPCB
  )
  (via 
    "Via[0-1]_450:200_um-JLCPCB" "Via[0-1]_450:200_um" JLCPCB
  )
  (via 
    "Via[0-1]_500:300_um-JLCPCB" "Via[0-1]_500:300_um" JLCPCB
  )
  (via 
    "Via[0-1]_800:400_um-midden" "Via[0-1]_800:400_um" midden
  )
  (via 
    "Via[0-1]_450:200_um-midden" "Via[0-1]_450:200_um" midden
  )
  (via 
    "Via[0-1]_500:300_um-midden" "Via[0-1]_500:300_um" midden
  )
  (via_rule
    default "Via[0-1]_450:200_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    JLCPCB "Via[0-1]_450:200_um-JLCPCB"
  )
  (via_rule
    midden "Via[0-1]_500:300_um-midden"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    GND "ESP_EN" +3V3 "ESP_TXD" "ESP_RXD" "ESP_BOOT" "Net-(J2-Pad7)" "JTAG-TMS"
    "JTAG-TCK" "JTAG-TDO" "JTAG-TDI" "Net-(J2-Pad10)" "RS485-B" "SPI-SCLK" "I2C-SCL" "RS485-A"
    "SPI-MISO" "SPI-MOSI" "I2C-SDA" "BLDC_top_left" "BLDC_top_right" "BLDC_bottom_left" "BLDC_bottom_right" "BLDC_M3"
    "BLDC_left_z" "BLDC_M4" "BLDC_right_z" +5V DS18B20 "water_pressure" "RS485-TX" "RS485-RTS"
    "RS485-RX" "Net-(U1-Pad17)" "Net-(U1-Pad18)" "Net-(U1-Pad19)" "Net-(U1-Pad20)" "Net-(U1-Pad21)" "Net-(U1-Pad22)" "Net-(U1-Pad32)"
    "Net-(U6-Pad11)" "SPI-SS1" "SPI-SS2" "SPI-SS0" "Net-(C9-Pad1)" "Net-(J6-Pad1)" "Net-(J7-Pad1)" "Net-(J12-Pad2)"
    "Net-(L1-Pad2)" "Net-(U2-Pad15)" "Net-(U2-Pad16)" "Net-(U2-Pad17)" "Net-(U2-Pad18)" "Net-(U2-Pad19)" "Net-(U2-Pad20)" "Net-(U2-Pad21)"
    "Net-(U2-Pad22)" "Net-(U3-Pad2)" "Net-(U5-Pad2)" "Net-(U5-Pad7)" "Net-(U5-Pad11)" "Net-(U5-Pad12)" "Net-(U6-Pad4)" "Net-(U6-Pad9)"
    "Net-(U6-Pad10)" "SIS_water_0" "ADC_custom_0" IO2 "ADC_custom_1" "PWM_custom_0" "PWM_custom_1" "PWM_custom_2"
    "Net-(R26-Pad1)" "Net-(U9-Pad7)" "Net-(U9-Pad9)" "Net-(U9-Pad10)" "Net-(U9-Pad11)" "Net-(U9-Pad12)" "Net-(U9-Pad13)" "Net-(U10-Pad5)"
    "Net-(U9-Pad15)" "Sensor_VP" "Sensor_VN" "PWM_custom_3" "Net-(R27-Pad2)" "Net-(R28-Pad2)" "Net-(R29-Pad2)" "Net-(R30-Pad2)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class JLCPCB
    (clearance_class JLCPCB)
    (via_rule JLCPCB)
    (rule
      (width 127.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class midden
    (clearance_class midden)
    (via_rule midden)
    (rule
      (width 200.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)