//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG HEADER FOR STM32F4XX DISCOVERY USART 1 - 6
//BY STUART MACVEIGH			12/03/2014
//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR USART1
//---------------------------------

#define STM32F4xx_USART1_BRR					0

#define STM32F4xx_USART1_CR1_OVER8		0
#define STM32F4xx_USART1_CR1_M				0
#define STM32F4xx_USART1_CR1_WAKE			0
#define STM32F4xx_USART1_CR1_PCE			0
#define STM32F4xx_USART1_CR1_PS				0
#define STM32F4xx_USART1_CR1_PEIE			0
#define STM32F4xx_USART1_CR1_TXEIE		0
#define STM32F4xx_USART1_CR1_TCIE			0
#define STM32F4xx_USART1_CR1_RXNEIE		0
#define STM32F4xx_USART1_CR1_IDLEIE		0
#define STM32F4xx_USART1_CR1_TE				0
#define STM32F4xx_USART1_CR1_RE				0
#define STM32F4xx_USART1_CR1_RWJ			0
#define STM32F4xx_USART1_CR1_SBK			0

#define STM32F4xx_USART1_CR2_LINEN		0
#define STM32F4xx_USART1_CR2_STOP			0
#define STM32F4xx_USART1_CR2_CLKEN		0
#define STM32F4xx_USART1_CR2_CPOL			0
#define STM32F4xx_USART1_CR2_CPHA			0
#define STM32F4xx_USART1_CR2_LBCL			0
#define STM32F4xx_USART1_CR2_LBDIE		0
#define STM32F4xx_USART1_CR2_LBDL			0
#define STM32F4xx_USART1_CR2_ADD			0

#define STM32F4xx_USART1_CR3_ONEBIT		0
#define STM32F4xx_USART1_CR3_CTSIE		0
#define STM32F4xx_USART1_CR3_CTSE			0
#define STM32F4xx_USART1_CR3_RTSE			0
#define STM32F4xx_USART1_CR3_DMAT			0
#define STM32F4xx_USART1_CR3_DMAR			0
#define STM32F4xx_USART1_CR3_SCEN			0
#define STM32F4xx_USART1_CR3_NACK			0
#define STM32F4xx_USART1_CR3_HDSEL		0
#define STM32F4xx_USART1_CR3_IRLP			0
#define STM32F4xx_USART1_CR3_IREN			0
#define STM32F4xx_USART1_CR3_EIE			0

#define STM32F4xx_USART1_GTPR_GT			0
#define STM32F4xx_USART1_GTPR_PSC			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR USART2
//---------------------------------

#define STM32F4xx_USART2_BRR					0

#define STM32F4xx_USART2_CR1_OVER8		0
#define STM32F4xx_USART2_CR1_M				0
#define STM32F4xx_USART2_CR1_WAKE			0
#define STM32F4xx_USART2_CR1_PCE			0
#define STM32F4xx_USART2_CR1_PS				0
#define STM32F4xx_USART2_CR1_PEIE			0
#define STM32F4xx_USART2_CR1_TXEIE		0
#define STM32F4xx_USART2_CR1_TCIE			0
#define STM32F4xx_USART2_CR1_RXNEIE		0
#define STM32F4xx_USART2_CR1_IDLEIE		0
#define STM32F4xx_USART2_CR1_TE				0
#define STM32F4xx_USART2_CR1_RE				0
#define STM32F4xx_USART2_CR1_RWJ			0
#define STM32F4xx_USART2_CR1_SBK			0

#define STM32F4xx_USART2_CR2_LINEN		0
#define STM32F4xx_USART2_CR2_STOP			0
#define STM32F4xx_USART2_CR2_CLKEN		0
#define STM32F4xx_USART2_CR2_CPOL			0
#define STM32F4xx_USART2_CR2_CPHA			0
#define STM32F4xx_USART2_CR2_LBCL			0
#define STM32F4xx_USART2_CR2_LBDIE		0
#define STM32F4xx_USART2_CR2_LBDL			0
#define STM32F4xx_USART2_CR2_ADD			0

#define STM32F4xx_USART2_CR3_ONEBIT		0
#define STM32F4xx_USART2_CR3_CTSIE		0
#define STM32F4xx_USART2_CR3_CTSE			0
#define STM32F4xx_USART2_CR3_RTSE			0
#define STM32F4xx_USART2_CR3_DMAT			0
#define STM32F4xx_USART2_CR3_DMAR			0
#define STM32F4xx_USART2_CR3_SCEN			0
#define STM32F4xx_USART2_CR3_NACK			0
#define STM32F4xx_USART2_CR3_HDSEL		0
#define STM32F4xx_USART2_CR3_IRLP			0
#define STM32F4xx_USART2_CR3_IREN			0
#define STM32F4xx_USART2_CR3_EIE			0

#define STM32F4xx_USART2_GTPR_GT			0
#define STM32F4xx_USART2_GTPR_PSC			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR USART3
//---------------------------------

#define STM32F4xx_USART3_BRR					0

#define STM32F4xx_USART3_CR1_OVER8		0
#define STM32F4xx_USART3_CR1_M				0
#define STM32F4xx_USART3_CR1_WAKE			0
#define STM32F4xx_USART3_CR1_PCE			0
#define STM32F4xx_USART3_CR1_PS				0
#define STM32F4xx_USART3_CR1_PEIE			0
#define STM32F4xx_USART3_CR1_TXEIE		0
#define STM32F4xx_USART3_CR1_TCIE			0
#define STM32F4xx_USART3_CR1_RXNEIE		0
#define STM32F4xx_USART3_CR1_IDLEIE		0
#define STM32F4xx_USART3_CR1_TE				0
#define STM32F4xx_USART3_CR1_RE				0
#define STM32F4xx_USART3_CR1_RWJ			0
#define STM32F4xx_USART3_CR1_SBK			0

#define STM32F4xx_USART3_CR2_LINEN		0
#define STM32F4xx_USART3_CR2_STOP			0
#define STM32F4xx_USART3_CR2_CLKEN		0
#define STM32F4xx_USART3_CR2_CPOL			0
#define STM32F4xx_USART3_CR2_CPHA			0
#define STM32F4xx_USART3_CR2_LBCL			0
#define STM32F4xx_USART3_CR2_LBDIE		0
#define STM32F4xx_USART3_CR2_LBDL			0
#define STM32F4xx_USART3_CR2_ADD			0

#define STM32F4xx_USART3_CR3_ONEBIT		0
#define STM32F4xx_USART3_CR3_CTSIE		0
#define STM32F4xx_USART3_CR3_CTSE			0
#define STM32F4xx_USART3_CR3_RTSE			0
#define STM32F4xx_USART3_CR3_DMAT			0
#define STM32F4xx_USART3_CR3_DMAR			0
#define STM32F4xx_USART3_CR3_SCEN			0
#define STM32F4xx_USART3_CR3_NACK			0
#define STM32F4xx_USART3_CR3_HDSEL		0
#define STM32F4xx_USART3_CR3_IRLP			0
#define STM32F4xx_USART3_CR3_IREN			0
#define STM32F4xx_USART3_CR3_EIE			0

#define STM32F4xx_USART3_GTPR_GT			0
#define STM32F4xx_USART3_GTPR_PSC			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR USART4
//---------------------------------

#define STM32F4xx_USART4_BRR					0

#define STM32F4xx_USART4_CR1_OVER8		0
#define STM32F4xx_USART4_CR1_M				0
#define STM32F4xx_USART4_CR1_WAKE			0
#define STM32F4xx_USART4_CR1_PCE			0
#define STM32F4xx_USART4_CR1_PS				0
#define STM32F4xx_USART4_CR1_PEIE			0
#define STM32F4xx_USART4_CR1_TXEIE		0
#define STM32F4xx_USART4_CR1_TCIE			0
#define STM32F4xx_USART4_CR1_RXNEIE		0
#define STM32F4xx_USART4_CR1_IDLEIE		0
#define STM32F4xx_USART4_CR1_TE				0
#define STM32F4xx_USART4_CR1_RE				0
#define STM32F4xx_USART4_CR1_RWJ			0
#define STM32F4xx_USART4_CR1_SBK			0

#define STM32F4xx_USART4_CR2_LINEN		0
#define STM32F4xx_USART4_CR2_STOP			0
#define STM32F4xx_USART4_CR2_CLKEN		0
#define STM32F4xx_USART4_CR2_CPOL			0
#define STM32F4xx_USART4_CR2_CPHA			0
#define STM32F4xx_USART4_CR2_LBCL			0
#define STM32F4xx_USART4_CR2_LBDIE		0
#define STM32F4xx_USART4_CR2_LBDL			0
#define STM32F4xx_USART4_CR2_ADD			0

#define STM32F4xx_USART4_CR3_ONEBIT		0
#define STM32F4xx_USART4_CR3_CTSIE		0
#define STM32F4xx_USART4_CR3_CTSE			0
#define STM32F4xx_USART4_CR3_RTSE			0
#define STM32F4xx_USART4_CR3_DMAT			0
#define STM32F4xx_USART4_CR3_DMAR			0
#define STM32F4xx_USART4_CR3_SCEN			0
#define STM32F4xx_USART4_CR3_NACK			0
#define STM32F4xx_USART4_CR3_HDSEL		0
#define STM32F4xx_USART4_CR3_IRLP			0
#define STM32F4xx_USART4_CR3_IREN			0
#define STM32F4xx_USART4_CR3_EIE			0

#define STM32F4xx_USART4_GTPR_GT			0
#define STM32F4xx_USART4_GTPR_PSC			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR USART5
//---------------------------------

#define STM32F4xx_USART5_BRR					0

#define STM32F4xx_USART5_CR1_OVER8		0
#define STM32F4xx_USART5_CR1_M				0
#define STM32F4xx_USART5_CR1_WAKE			0
#define STM32F4xx_USART5_CR1_PCE			0
#define STM32F4xx_USART5_CR1_PS				0
#define STM32F4xx_USART5_CR1_PEIE			0
#define STM32F4xx_USART5_CR1_TXEIE		0
#define STM32F4xx_USART5_CR1_TCIE			0
#define STM32F4xx_USART5_CR1_RXNEIE		0
#define STM32F4xx_USART5_CR1_IDLEIE		0
#define STM32F4xx_USART5_CR1_TE				0
#define STM32F4xx_USART5_CR1_RE				0
#define STM32F4xx_USART5_CR1_RWJ			0
#define STM32F4xx_USART5_CR1_SBK			0

#define STM32F4xx_USART5_CR2_LINEN		0
#define STM32F4xx_USART5_CR2_STOP			0
#define STM32F4xx_USART5_CR2_CLKEN		0
#define STM32F4xx_USART5_CR2_CPOL			0
#define STM32F4xx_USART5_CR2_CPHA			0
#define STM32F4xx_USART5_CR2_LBCL			0
#define STM32F4xx_USART5_CR2_LBDIE		0
#define STM32F4xx_USART5_CR2_LBDL			0
#define STM32F4xx_USART5_CR2_ADD			0

#define STM32F4xx_USART5_CR3_ONEBIT		0
#define STM32F4xx_USART5_CR3_CTSIE		0
#define STM32F4xx_USART5_CR3_CTSE			0
#define STM32F4xx_USART5_CR3_RTSE			0
#define STM32F4xx_USART5_CR3_DMAT			0
#define STM32F4xx_USART5_CR3_DMAR			0
#define STM32F4xx_USART5_CR3_SCEN			0
#define STM32F4xx_USART5_CR3_NACK			0
#define STM32F4xx_USART5_CR3_HDSEL		0
#define STM32F4xx_USART5_CR3_IRLP			0
#define STM32F4xx_USART5_CR3_IREN			0
#define STM32F4xx_USART5_CR3_EIE			0

#define STM32F4xx_USART5_GTPR_GT			0
#define STM32F4xx_USART5_GTPR_PSC			0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR USART6
//---------------------------------

#define STM32F4xx_USART6_BRR					0x7fff

#define STM32F4xx_USART6_CR1_OVER8		0
#define STM32F4xx_USART6_CR1_M				0
#define STM32F4xx_USART6_CR1_WAKE			0
#define STM32F4xx_USART6_CR1_PCE			0
#define STM32F4xx_USART6_CR1_PS				0
#define STM32F4xx_USART6_CR1_PEIE			0
#define STM32F4xx_USART6_CR1_TXEIE		0
#define STM32F4xx_USART6_CR1_TCIE			0
#define STM32F4xx_USART6_CR1_RXNEIE		0
#define STM32F4xx_USART6_CR1_IDLEIE		0
#define STM32F4xx_USART6_CR1_TE				0
#define STM32F4xx_USART6_CR1_RE				0
#define STM32F4xx_USART6_CR1_RWJ			0
#define STM32F4xx_USART6_CR1_SBK			0

#define STM32F4xx_USART6_CR2_LINEN		0
#define STM32F4xx_USART6_CR2_STOP			0
#define STM32F4xx_USART6_CR2_CLKEN		0
#define STM32F4xx_USART6_CR2_CPOL			0
#define STM32F4xx_USART6_CR2_CPHA			0
#define STM32F4xx_USART6_CR2_LBCL			0
#define STM32F4xx_USART6_CR2_LBDIE		0
#define STM32F4xx_USART6_CR2_LBDL			0
#define STM32F4xx_USART6_CR2_ADD			0

#define STM32F4xx_USART6_CR3_ONEBIT		0
#define STM32F4xx_USART6_CR3_CTSIE		0
#define STM32F4xx_USART6_CR3_CTSE			0
#define STM32F4xx_USART6_CR3_RTSE			0
#define STM32F4xx_USART6_CR3_DMAT			0
#define STM32F4xx_USART6_CR3_DMAR			0
#define STM32F4xx_USART6_CR3_SCEN			0
#define STM32F4xx_USART6_CR3_NACK			0
#define STM32F4xx_USART6_CR3_HDSEL		0
#define STM32F4xx_USART6_CR3_IRLP			0
#define STM32F4xx_USART6_CR3_IREN			0
#define STM32F4xx_USART6_CR3_EIE			0

#define STM32F4xx_USART6_GTPR_GT			0
#define STM32F4xx_USART6_GTPR_PSC			0

//====================================================================================
//====================================================================================
//====================================================================================
//DO NOT CHANGE ANY SETTINGS BEYOND THIS POINT!!
//====================================================================================
//====================================================================================
//REGISTER CONSTRUCTION FOR USART1

#define STM32F4xx_USART1_CR1					((STM32F4xx_USART1_CR1_OVER8<<15)|(STM32F4xx_USART1_CR1_M<<12)|(STM32F4xx_USART1_CR1_WAKE<<11)|(STM32F4xx_USART1_CR1_PCE<<10)|(STM32F4xx_USART1_CR1_PS<<9)|(STM32F4xx_USART1_CR1_PEIE<<8)|(STM32F4xx_USART1_CR1_TXEIE<<7)|(STM32F4xx_USART1_CR1_TCIE<<6)|(STM32F4xx_USART1_CR1_RXNEIE<<5)|(STM32F4xx_USART1_CR1_IDLEIE<<4)|(STM32F4xx_USART1_CR1_TE<<3)|(STM32F4xx_USART1_CR1_RE<<2)|(STM32F4xx_USART1_CR1_RWJ<<1)|(STM32F4xx_USART1_CR1_SBK<<0))
#define STM32F4xx_USART1_CR2					((STM32F4xx_USART1_CR2_LINEN<<14)|(STM32F4xx_USART1_CR2_STOP<<12)|(STM32F4xx_USART1_CR2_CLKEN<<11)|(STM32F4xx_USART1_CR2_CPOL<<10)|(STM32F4xx_USART1_CR2_CPHA<<9)|(STM32F4xx_USART1_CR2_LBCL<<8)|(STM32F4xx_USART1_CR2_LBDIE<<6)|(STM32F4xx_USART1_CR2_LBDL<<5)|(STM32F4xx_USART1_CR2_ADD<<0))
#define STM32F4xx_USART1_CR3					((STM32F4xx_USART1_CR3_ONEBIT<<11)|(STM32F4xx_USART1_CR3_CTSIE<<10)|(STM32F4xx_USART1_CR3_CTSE<<9)|(STM32F4xx_USART1_CR3_RTSE<<8)|(STM32F4xx_USART1_CR3_DMAT<<7)|(STM32F4xx_USART1_CR3_DMAR<<6)|(STM32F4xx_USART1_CR3_SCEN<<5)|(STM32F4xx_USART1_CR3_NACK<<4)|(STM32F4xx_USART1_CR3_HDSEL<<3)|(STM32F4xx_USART1_CR3_IRLP<<2)|(STM32F4xx_USART1_CR3_IREN<<1)|(STM32F4xx_USART1_CR3_EIE<<0))
#define STM32F4xx_USART1_GTPR					((STM32F4xx_USART1_GTPR_GT<<8)|(STM32F4xx_USART1_GTPR_PSC<<0))
#define USART1_BRR										USART1->BRR
#define USART1_DR											USART1->DR
#define USART1_TC											(USART1->SR&0x40)
#define USART1_RXNE										(USART1->SR&0x20)


//REGISTER CONSTRUCTION FOR USART2

#define STM32F4xx_USART2_CR1					((STM32F4xx_USART2_CR1_OVER8<<15)|(STM32F4xx_USART2_CR1_M<<12)|(STM32F4xx_USART2_CR1_WAKE<<11)|(STM32F4xx_USART2_CR1_PCE<<10)|(STM32F4xx_USART2_CR1_PS<<9)|(STM32F4xx_USART2_CR1_PEIE<<8)|(STM32F4xx_USART2_CR1_TXEIE<<7)|(STM32F4xx_USART2_CR1_TCIE<<6)|(STM32F4xx_USART2_CR1_RXNEIE<<5)|(STM32F4xx_USART2_CR1_IDLEIE<<4)|(STM32F4xx_USART2_CR1_TE<<3)|(STM32F4xx_USART2_CR1_RE<<2)|(STM32F4xx_USART2_CR1_RWJ<<1)|(STM32F4xx_USART2_CR1_SBK<<0))
#define STM32F4xx_USART2_CR2					((STM32F4xx_USART2_CR2_LINEN<<14)|(STM32F4xx_USART2_CR2_STOP<<12)|(STM32F4xx_USART2_CR2_CLKEN<<11)|(STM32F4xx_USART2_CR2_CPOL<<10)|(STM32F4xx_USART2_CR2_CPHA<<9)|(STM32F4xx_USART2_CR2_LBCL<<8)|(STM32F4xx_USART2_CR2_LBDIE<<6)|(STM32F4xx_USART2_CR2_LBDL<<5)|(STM32F4xx_USART2_CR2_ADD<<0))
#define STM32F4xx_USART2_CR3					((STM32F4xx_USART2_CR3_ONEBIT<<11)|(STM32F4xx_USART2_CR3_CTSIE<<10)|(STM32F4xx_USART2_CR3_CTSE<<9)|(STM32F4xx_USART2_CR3_RTSE<<8)|(STM32F4xx_USART2_CR3_DMAT<<7)|(STM32F4xx_USART2_CR3_DMAR<<6)|(STM32F4xx_USART2_CR3_SCEN<<5)|(STM32F4xx_USART2_CR3_NACK<<4)|(STM32F4xx_USART2_CR3_HDSEL<<3)|(STM32F4xx_USART2_CR3_IRLP<<2)|(STM32F4xx_USART2_CR3_IREN<<1)|(STM32F4xx_USART2_CR3_EIE<<0))
#define STM32F4xx_USART2_GTPR					((STM32F4xx_USART2_GTPR_GT<<8)|(STM32F4xx_USART2_GTPR_PSC<<0))
#define USART2_BRR										USART2->BRR
#define USART2_DR											USART2->DR
#define USART2_TC											(USART2->SR&0x40)
#define USART2_RXNE										(USART2->SR&0x20)

//REGISTER CONSTRUCTION FOR USART3

#define STM32F4xx_USART3_CR1					((STM32F4xx_USART3_CR1_OVER8<<15)|(STM32F4xx_USART3_CR1_M<<12)|(STM32F4xx_USART3_CR1_WAKE<<11)|(STM32F4xx_USART3_CR1_PCE<<10)|(STM32F4xx_USART3_CR1_PS<<9)|(STM32F4xx_USART3_CR1_PEIE<<8)|(STM32F4xx_USART3_CR1_TXEIE<<7)|(STM32F4xx_USART3_CR1_TCIE<<6)|(STM32F4xx_USART3_CR1_RXNEIE<<5)|(STM32F4xx_USART3_CR1_IDLEIE<<4)|(STM32F4xx_USART3_CR1_TE<<3)|(STM32F4xx_USART3_CR1_RE<<2)|(STM32F4xx_USART3_CR1_RWJ<<1)|(STM32F4xx_USART3_CR1_SBK<<0))
#define STM32F4xx_USART3_CR2					((STM32F4xx_USART3_CR2_LINEN<<14)|(STM32F4xx_USART3_CR2_STOP<<12)|(STM32F4xx_USART3_CR2_CLKEN<<11)|(STM32F4xx_USART3_CR2_CPOL<<10)|(STM32F4xx_USART3_CR2_CPHA<<9)|(STM32F4xx_USART3_CR2_LBCL<<8)|(STM32F4xx_USART3_CR2_LBDIE<<6)|(STM32F4xx_USART3_CR2_LBDL<<5)|(STM32F4xx_USART3_CR2_ADD<<0))
#define STM32F4xx_USART3_CR3					((STM32F4xx_USART3_CR3_ONEBIT<<11)|(STM32F4xx_USART3_CR3_CTSIE<<10)|(STM32F4xx_USART3_CR3_CTSE<<9)|(STM32F4xx_USART3_CR3_RTSE<<8)|(STM32F4xx_USART3_CR3_DMAT<<7)|(STM32F4xx_USART3_CR3_DMAR<<6)|(STM32F4xx_USART3_CR3_SCEN<<5)|(STM32F4xx_USART3_CR3_NACK<<4)|(STM32F4xx_USART3_CR3_HDSEL<<3)|(STM32F4xx_USART3_CR3_IRLP<<2)|(STM32F4xx_USART3_CR3_IREN<<1)|(STM32F4xx_USART3_CR3_EIE<<0))
#define STM32F4xx_USART3_GTPR					((STM32F4xx_USART3_GTPR_GT<<8)|(STM32F4xx_USART3_GTPR_PSC<<0))
#define USART3_BRR										USART3->BRR
#define USART3_DR											USART3->DR
#define USART3_TC											(USART3->SR&0x40)
#define USART3_RXNE										(USART3->SR&0x20)

//REGISTER CONSTRUCTION FOR USART4

#define STM32F4xx_USART4_CR1					((STM32F4xx_USART4_CR1_OVER8<<15)|(STM32F4xx_USART4_CR1_M<<12)|(STM32F4xx_USART4_CR1_WAKE<<11)|(STM32F4xx_USART4_CR1_PCE<<10)|(STM32F4xx_USART4_CR1_PS<<9)|(STM32F4xx_USART4_CR1_PEIE<<8)|(STM32F4xx_USART4_CR1_TXEIE<<7)|(STM32F4xx_USART4_CR1_TCIE<<6)|(STM32F4xx_USART4_CR1_RXNEIE<<5)|(STM32F4xx_USART4_CR1_IDLEIE<<4)|(STM32F4xx_USART4_CR1_TE<<3)|(STM32F4xx_USART4_CR1_RE<<2)|(STM32F4xx_USART4_CR1_RWJ<<1)|(STM32F4xx_USART4_CR1_SBK<<0))
#define STM32F4xx_USART4_CR2					((STM32F4xx_USART4_CR2_LINEN<<14)|(STM32F4xx_USART4_CR2_STOP<<12)|(STM32F4xx_USART4_CR2_CLKEN<<11)|(STM32F4xx_USART4_CR2_CPOL<<10)|(STM32F4xx_USART4_CR2_CPHA<<9)|(STM32F4xx_USART4_CR2_LBCL<<8)|(STM32F4xx_USART4_CR2_LBDIE<<6)|(STM32F4xx_USART4_CR2_LBDL<<5)|(STM32F4xx_USART4_CR2_ADD<<0))
#define STM32F4xx_USART4_CR3					((STM32F4xx_USART4_CR3_ONEBIT<<11)|(STM32F4xx_USART4_CR3_CTSIE<<10)|(STM32F4xx_USART4_CR3_CTSE<<9)|(STM32F4xx_USART4_CR3_RTSE<<8)|(STM32F4xx_USART4_CR3_DMAT<<7)|(STM32F4xx_USART4_CR3_DMAR<<6)|(STM32F4xx_USART4_CR3_SCEN<<5)|(STM32F4xx_USART4_CR3_NACK<<4)|(STM32F4xx_USART4_CR3_HDSEL<<3)|(STM32F4xx_USART4_CR3_IRLP<<2)|(STM32F4xx_USART4_CR3_IREN<<1)|(STM32F4xx_USART4_CR3_EIE<<0))
#define STM32F4xx_USART4_GTPR					((STM32F4xx_USART4_GTPR_GT<<8)|(STM32F4xx_USART4_GTPR_PSC<<0))
#define USART4_BRR										UART4->BRR
#define USART4_DR											USART4->DR
#define USART4_TC											(UART4->SR&0x40)
#define USART4_RXNE										(UART4->SR&0x20)

//REGISTER CONSTRUCTION FOR USART5

#define STM32F4xx_USART5_CR1					((STM32F4xx_USART5_CR1_OVER8<<15)|(STM32F4xx_USART5_CR1_M<<12)|(STM32F4xx_USART5_CR1_WAKE<<11)|(STM32F4xx_USART5_CR1_PCE<<10)|(STM32F4xx_USART5_CR1_PS<<9)|(STM32F4xx_USART5_CR1_PEIE<<8)|(STM32F4xx_USART5_CR1_TXEIE<<7)|(STM32F4xx_USART5_CR1_TCIE<<6)|(STM32F4xx_USART5_CR1_RXNEIE<<5)|(STM32F4xx_USART5_CR1_IDLEIE<<4)|(STM32F4xx_USART5_CR1_TE<<3)|(STM32F4xx_USART5_CR1_RE<<2)|(STM32F4xx_USART5_CR1_RWJ<<1)|(STM32F4xx_USART5_CR1_SBK<<0))
#define STM32F4xx_USART5_CR2					((STM32F4xx_USART5_CR2_LINEN<<14)|(STM32F4xx_USART5_CR2_STOP<<12)|(STM32F4xx_USART5_CR2_CLKEN<<11)|(STM32F4xx_USART5_CR2_CPOL<<10)|(STM32F4xx_USART5_CR2_CPHA<<9)|(STM32F4xx_USART5_CR2_LBCL<<8)|(STM32F4xx_USART5_CR2_LBDIE<<6)|(STM32F4xx_USART5_CR2_LBDL<<5)|(STM32F4xx_USART5_CR2_ADD<<0))
#define STM32F4xx_USART5_CR3					((STM32F4xx_USART5_CR3_ONEBIT<<11)|(STM32F4xx_USART5_CR3_CTSIE<<10)|(STM32F4xx_USART5_CR3_CTSE<<9)|(STM32F4xx_USART5_CR3_RTSE<<8)|(STM32F4xx_USART5_CR3_DMAT<<7)|(STM32F4xx_USART5_CR3_DMAR<<6)|(STM32F4xx_USART5_CR3_SCEN<<5)|(STM32F4xx_USART5_CR3_NACK<<4)|(STM32F4xx_USART5_CR3_HDSEL<<3)|(STM32F4xx_USART5_CR3_IRLP<<2)|(STM32F4xx_USART5_CR3_IREN<<1)|(STM32F4xx_USART5_CR3_EIE<<0))
#define STM32F4xx_USART5_GTPR					((STM32F4xx_USART5_GTPR_GT<<8)|(STM32F4xx_USART5_GTPR_PSC<<0))
#define USART5_BRR										UART5->BRR
#define USART5_DR											UART5->DR
#define USART5_TC											(UART5->SR&0x40)
#define USART5_RXNE										(UART5->SR&0x20)

//REGISTER CONSTRUCTION FOR USART6

#define STM32F4xx_USART6_CR1					((STM32F4xx_USART6_CR1_OVER8<<15)|(STM32F4xx_USART6_CR1_M<<12)|(STM32F4xx_USART6_CR1_WAKE<<11)|(STM32F4xx_USART6_CR1_PCE<<10)|(STM32F4xx_USART6_CR1_PS<<9)|(STM32F4xx_USART6_CR1_PEIE<<8)|(STM32F4xx_USART6_CR1_TXEIE<<7)|(STM32F4xx_USART6_CR1_TCIE<<6)|(STM32F4xx_USART6_CR1_RXNEIE<<5)|(STM32F4xx_USART6_CR1_IDLEIE<<4)|(STM32F4xx_USART6_CR1_TE<<3)|(STM32F4xx_USART6_CR1_RE<<2)|(STM32F4xx_USART6_CR1_RWJ<<1)|(STM32F4xx_USART6_CR1_SBK<<0))
#define STM32F4xx_USART6_CR2					((STM32F4xx_USART6_CR2_LINEN<<14)|(STM32F4xx_USART6_CR2_STOP<<12)|(STM32F4xx_USART6_CR2_CLKEN<<11)|(STM32F4xx_USART6_CR2_CPOL<<10)|(STM32F4xx_USART6_CR2_CPHA<<9)|(STM32F4xx_USART6_CR2_LBCL<<8)|(STM32F4xx_USART6_CR2_LBDIE<<6)|(STM32F4xx_USART6_CR2_LBDL<<5)|(STM32F4xx_USART6_CR2_ADD<<0))
#define STM32F4xx_USART6_CR3					((STM32F4xx_USART6_CR3_ONEBIT<<11)|(STM32F4xx_USART6_CR3_CTSIE<<10)|(STM32F4xx_USART6_CR3_CTSE<<9)|(STM32F4xx_USART6_CR3_RTSE<<8)|(STM32F4xx_USART6_CR3_DMAT<<7)|(STM32F4xx_USART6_CR3_DMAR<<6)|(STM32F4xx_USART6_CR3_SCEN<<5)|(STM32F4xx_USART6_CR3_NACK<<4)|(STM32F4xx_USART6_CR3_HDSEL<<3)|(STM32F4xx_USART6_CR3_IRLP<<2)|(STM32F4xx_USART6_CR3_IREN<<1)|(STM32F4xx_USART6_CR3_EIE<<0))
#define STM32F4xx_USART6_GTPR					((STM32F4xx_USART6_GTPR_GT<<8)|(STM32F4xx_USART6_GTPR_PSC<<0))
#define USART6_BRR										USART6->BRR
#define USART6_DR											USART6->DR
#define USART6_TC											(USART6->SR&0x40)
#define USART6_RXNE										(USART6->SR&0x20)


//====================================================================================
//====================================================================================
//CALL FUNCTIONS TO CONFIG AND ENABLE WITH SELECTED SETTINGS
//====================================================================================
//CONFIG FOR USART1
#define config_USART1()								{RCC->APB2ENR|=0x10; USART1->CR1&=~0x2000; NVIC->ISER[1]|=0x20; USART1->BRR=STM32F4xx_USART1_BRR; USART1->CR1=STM32F4xx_USART1_CR1; USART1->CR2=STM32F4xx_USART1_CR2; USART1->CR3=STM32F4xx_USART1_CR3; USART1->GTPR=STM32F4xx_USART1_GTPR; NVIC->ISER[37/32]|=(0x01<<(37-32)); USART1->CR1|=0x2000;}
#define USART1_sendData(data)					{while(!USART1_TC); USART1_DR=(data);}

//CONFIG FOR USART2
#define config_USART2()								{RCC->APB1ENR|=0x20000; USART2->CR1&=~0x2000; NVIC->ISER[1]|=0x40; USART2->BRR=STM32F4xx_USART2_BRR; USART2->CR1=STM32F4xx_USART2_CR1; USART2->CR2=STM32F4xx_USART2_CR2; USART2->CR3=STM32F4xx_USART2_CR3; USART2->GTPR=STM32F4xx_USART2_GTPR; NVIC->ISER[38/32]|=(0x01<<(38-32)); USART2->CR1|=0x2000;}
#define USART2_sendData(data)					{while(!USART2_TC); USART2_DR=(data);}

//CONFIG FOR USART3
#define config_USART3()								{RCC->APB1ENR|=0x40000; USART3->CR1&=~0x2000; NVIC->ISER[1]|=0x80; USART3->BRR=STM32F4xx_USART3_BRR; USART3->CR1=STM32F4xx_USART3_CR1; USART3->CR2=STM32F4xx_USART3_CR2; USART3->CR3=STM32F4xx_USART3_CR3; USART3->GTPR=STM32F4xx_USART3_GTPR; NVIC->ISER[39/32]|=(0x01<<(39-32)); USART3->CR1|=0x2000;}
#define USART3_sendData(data)					{while(!USART3_TC); USART3_DR=(data);}

//CONFIG FOR USART4
#define config_USART4()								{RCC->APB1ENR|=0x80000; UART4->CR1&=~0x2000; NVIC->ISER[1]|=0x100000; UART4->BRR=STM32F4xx_USART4_BRR; UART4->CR1=STM32F4xx_USART4_CR1; UART4->CR2=STM32F4xx_USART4_CR2; UART4->CR3=STM32F4xx_USART4_CR3; UART4->GTPR=STM32F4xx_USART4_GTPR; NVIC->ISER[52/32]|=(0x01<<(52-32)); UART4->CR1|=0x2000;}
#define USART4_sendData(data)					{while(!USART4_TC); USART4_DR=(data);}

//CONFIG FOR USART5
#define config_USART5()								{RCC->APB1ENR|=0x100000; UART5->CR1&=~0x2000; NVIC->ISER[1]|=0x200000; UART5->BRR=STM32F4xx_USART5_BRR; UART5->CR1=STM32F4xx_USART5_CR1; UART5->CR2=STM32F4xx_USART5_CR2; UART5->CR3=STM32F4xx_USART5_CR3; UART5->GTPR=STM32F4xx_USART5_GTPR; NVIC->ISER[53/32]|=(0x01<<(53-32)); UART5->CR1|=0x2000;}
#define USART5_sendData(data)					{while(!USART5_TC); USART5_DR=(data);}

//CONFIG FOR USART6
#define config_USART6()								{RCC->APB2ENR|=0x20; USART6->CR1&=~0x2000; NVIC->ISER[2]|=0x80; USART6->BRR=STM32F4xx_USART6_BRR; USART6->CR1=STM32F4xx_USART6_CR1; USART6->CR2=STM32F4xx_USART6_CR2; USART6->CR3=STM32F4xx_USART6_CR3; USART6->GTPR=STM32F4xx_USART6_GTPR; NVIC->ISER[71/32]|=(0x01<<(71-64)); USART6->CR1|=0x2000;}
#define USART6_sendData(data)					{while(!USART6_TC); USART6_DR=(data);}

//EOF

