<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>MAX® 10 FPGA Developer Center</title>   
    
    <link rel="stylesheet" href="/css/dk_arria_10_FPGA_developer_center.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }

        /********** Agilex™ FPG *********/
        .mv_intel_data_bg_color{
            padding: 40px 0px;
            background-color: #ebebeb;
        }
        .mv_intel_data_content{
            color: #fff;
        }
        .mv_intel_data_content h1{
            font-weight: 300;
            margin-bottom: 16px;
        }
        .mv_intel_data_content a{
            color: #fff;
            border-bottom: 1px dashed #fff;
        }
        .mv_intel_data_content a:hover{
            color: #fff;
            border-bottom: 1px solid #fff;
        }
        .mv_intel_data_image img{
            width: 100%;
            margin-bottom: 10px;
        }
        .mv_intel_data_respomsive_image img{
            display: none;
        }
        .mv_key_bg_color{
            background-color: #EBEBEB;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features.active{
            background-color: #fff !important;
            color: #003c71 !important;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features{
            font-weight: 400;
            padding: 10px 40px;
            color: #003c71 !important;
            border-radius: 0rem !important;
        }
        .mv_nav_pills_key_features .mv_nav_link_key_features:hover{
            background-color: #FFF !important;
        }
        /*********************************/

        /****** Device Information ******/
        .mv_deploy_nav_tab{
            background-color: #fff;
        }
        .mv_deploy_nav_pills{
            border-bottom: 1px solid #E6E6E6;
            flex-wrap: nowrap !important;
            overflow-x: auto !important;
            width: 100% !important;
        }
        .mv_deploy_nav_link {
            color: #0068b5 !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link{
            background-color: #fff !important;
            text-wrap: nowrap !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link.active{
            border-radius: 0rem !important;
            color: #0068b5 !important;
            border-bottom: 4px solid #00aeef;
            background-color: #F2F2F2 !important;
        }
        .mv_deploy_nav_pills .mv_deploy_nav_link:hover{
            border-radius: 0rem;
            background-color: #F2F2F2 !important;
        }
        .mv_gpu_flex_padd{
            padding: 3rem 0rem;
        }
        .mv_gpu_flex{
            align-content: center;
        }
        .mv_gpu_flex h1{
            font-weight: 350;
        }
        .mv_gpu_flex p{
            margin-bottom: .5rem;
        }
        .mv_gpu_flex p a{
            color: #0068b5;
            border-bottom: 1px dashed #0068b5;
        }
        .mv_gpu_flex p a:hover{
            border-bottom: 1px solid #0068b5;
        }
        .mv_gpu_flex_img img{
            width: 100%;
        }
        .mv_enable_boundless_padd{
            padding: 3rem 0rem;
        }
        .mv_enable_img img{
            width: 100%;
            margin-bottom: 10px;
        }
        /*********************************/

        @media(max-width:767px){
             /* Device Information  */
            .mv_gpu_flex_padd{
                padding: 2.5rem 0rem;
            }
            .mv_achieve_media{
                flex-wrap: wrap-reverse !important;
            }
            .mv_enable_boundless_padd{
                padding: 2.5rem 0rem;
            }
            .mv_gpu_flex_img{
                margin-bottom: 1rem;
            }
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Developer Center</a></li>
                    <li><a href="">MAX® 10 FPGA Developer Cente</a></li>
                    <li><p class="mb-0">MAX® 10 FPGA Developer Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">MAX® 10 FPGA Developer Center</h1>
            <p class="mb-0" style="color: #fff;">The FPGA Developer Center is organized into industry-standard stages, which provides you with various resources to complete your Intel® FPGA design. Each design step is detailed in the expandable sub-sections with links that allow you to select and move between the various Generation 10 device series.

            </p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!--------------------------------- Agilex™ FPG ------------------------------------>
    <section>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features justify-content-center" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Agilex™ 7 Design Hub</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/stratix_10_developer_enter.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Stratix® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/arria_10_FPGA_developer_center.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Arria® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/cyclone_10_developer_center.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Cyclone® 10 Developer Center</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">MAX® 10 Developer Center</button>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/fpga-developer-header-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------- Recap at Embedded --------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-3" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">1. Device Information</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">2. Interface Protocol</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                            aria-selected="false">3. Design Planning</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-design-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-design" type="button" role="tab" aria-controls="pills-design"
                            aria-selected="false">4. Design Entry</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-simulation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-simulation" type="button" role="tab" aria-controls="pills-simulation"
                            aria-selected="false">5. Simulation and Verification</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-implementation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-implementation" type="button" role="tab" aria-controls="pills-implementation"
                            aria-selected="false">6. Implementation and Optimization</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-timing-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-timing" type="button" role="tab" aria-controls="pills-timing"
                            aria-selected="false">7. Timing Analysis</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-onchip-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-onchip" type="button" role="tab" aria-controls="pills-onchip"
                            aria-selected="false">8. On-Chip Debug</button>
                    </li>
                </ul>
                <div class="tab-content" id="pills-tabContent">
                    <!-- 1. Device Information -->
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">1. Device Information</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel® MAX® 10 FPGA Device Datasheet">Intel®&nbsp;MAX®&nbsp;10 FPGA Device Datasheet</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 Clocking and PLL User Guide">Intel MAX 10 Clocking and PLL User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 Analog to Digital Converter User Guide">Intel MAX 10 Analog to Digital Converter User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 FPGA Device Overview">Intel MAX 10 FPGA Device Overview</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 General Purpose I/O User Guide">Intel MAX 10 General Purpose I/O User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 High-Speed LVDS I/O User Guide">Intel MAX 10 High-Speed LVDS I/O User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 FPGA Configuration User Guide">Intel MAX 10 FPGA Configuration User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 Power Management User Guide">Intel MAX 10 Power Management User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 Embedded Memory User Guide">Intel MAX 10 Embedded Memory User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 FPGA Device Architecture">Intel MAX 10 FPGA Device Architecture</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 User Flash Memory User Guide">Intel MAX 10 User Flash Memory User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 FPGA Signal Integrity Design Guidelines">Intel MAX 10 FPGA Signal Integrity Design Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 FPGA Device Family Pin Connection Guidelines">Intel MAX 10 FPGA Device Family Pin Connection Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel MAX 10 FPGA Design Guidelines">Intel MAX 10 FPGA Design Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel FPGA Parallel Flash Loader IP Core User Guide">Intel FPGA Parallel Flash Loader IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="Intel FPGAs Remote Update IP Core User Guide">Intel FPGAs&nbsp;Remote Update IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 286: Implementing LED Drivers in Intel FPGAs MAX Series">AN 286: Implementing LED Drivers in&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 773: Drive-On-Chip Reference Design for Intel MAX 10 Devices">AN 773: Drive-On-Chip Reference Design for Intel MAX 10 Devices</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 100: In-System Programmability Guidelines">AN 100: In-System Programmability Guidelines</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 265: Using Intel FPGAs MAX Series as Microcontroller I/O Expanders">AN 265: Using&nbsp;Intel FPGAs MAX Series as Microcontroller I/O Expanders</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 294: Crosspoint Switch Matrices in Intel FPGAs MAX Series">AN 294: Crosspoint Switch Matrices in&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 425: Using the Command-Line Jam STAPL Solution for Device Programming">AN 425: Using the Command-Line Jam STAPL Solution for Device Programming</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems">AN 447: Interfacing Intel FPGA Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 486: SPI to I2C Using Intel FPGAs MAX Series">AN 486: SPI to I2C Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 488: Stepper Motor Controller Using Intel FPGAs MAX Series">AN 488: Stepper Motor Controller Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 490: Intel FPGAs MAX Series as Voltage Level Shifters">AN 490:&nbsp;Intel FPGAs MAX Series as Voltage Level Shifters</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 491: Power Sequence Auto Start Using Intel FPGAs MAX Series">AN 491: Power Sequence Auto Start Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 492: CF+ Interface Using Intel FPGAs MAX Series">AN 492: CF+ Interface Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 493: I2C Battery Gauge Interface Using Intel FPGAs MAX Series">AN 493: I2C Battery Gauge Interface Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 494: GPIO Pin Expansion Using I2C Bus Interface in Intel FPGAs MAX Series">AN 494: GPIO Pin Expansion Using I2C Bus Interface in&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 495: IDE/ATA Controller Using Intel FPGAs MAX Series">AN 495: IDE/ATA Controller Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 496: Using the Internal Oscillator IP Core">AN 496: Using the Internal Oscillator IP Core</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 498: LED Blink Using Power Sequencing in Intel FPGAs MAX Series">AN 498: LED Blink Using Power Sequencing in&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 500: NAND Flash Memory Interface with Intel FPGAs MAX Series">AN 500: NAND Flash Memory Interface with&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 501: Pulse Width Modulation Using Intel FPGAs MAX Series">AN 501: Pulse Width Modulation Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 502: Implementing SMBus Controller in Intel FPGAs MAX Series">AN 502: Implementing&nbsp;SMBus&nbsp;Controller in&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 509: Multiplexing SDIO Devices Using Intel FPGAs MAX Series">AN 509: Multiplexing SDIO Devices Using&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 522: Implementing Bus LVDS Interface in Supported Intel FPGA Device Families">AN 522: Implementing Bus LVDS Interface in Supported Intel FPGA Device Families</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 630: Real-Time ISP and ISP Clamp for Intel FPGAs MAX Series">AN 630: Real-Time ISP and ISP Clamp for&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 631: Replacing Serial EEPROMs with User Flash Memory in Intel FPGAs MAX Series">AN 631: Replacing Serial EEPROMs with User Flash Memory in&nbsp;Intel FPGAs MAX Series</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 741: Remote System Upgrade for Intel MAX 10 FPGA Devices over UART with the Nios® II Processor">AN 741: Remote System Upgrade for Intel MAX 10 FPGA Devices over UART with the&nbsp;Nios® II Processor</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 752: Guidelines for Handling Intel FPGAs Wafer Level Chip Scale Package (WLCSP)">AN 752: Guidelines for Handling&nbsp;Intel FPGAs Wafer Level Chip Scale Package (WLCSP)</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="72%"><p><a class="b_special_a1" href="" title="AN 370: Using the Intel FPGA Serial Flash Loader with the Intel® Quartus® Prime Software">AN 370: Using the Intel FPGA Serial Flash Loader with the Intel® Quartus®&nbsp;Prime Software</a></p></td>
                                </tr>
                                </tbody>
                        </table>
                           <!-- Design Examples-->
                           <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 FPGA Design Examples on Design Store</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Integrating an Analog-to-Digital Converter in Intel MAX 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introduction to Analog-to-Digital Conversion in Intel MAX 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introduction to Remote System Upgrade in Intel MAX 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Remote System Upgrade in Intel® MAX® 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the ADC Toolkit in Intel MAX 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the Intel MAX 10 User Flash Memory with the Nios II Processor</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the Intel MAX 10 User Flash Memory</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 FPGA Videos</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Development Kits-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Development Kits</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 FPGA Development Kit User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 FPGA 10M50 Evaluation Kit User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 FPGA (10M08S, 144-EQFP) Evaluation Kit User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 On-Chip Flash IP Read Operation Example</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 2. Interface Protocol -->
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">2. Interface Protocol</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>External Memory Interfaces</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 External Memory Interface User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">External Memory Interfaces IP Support Center</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Ethernet</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Triple-Speed Ethernet IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>DSP</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">LDPC IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">ALTERA_CORDIC IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">BCH IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FFT IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">FIR II IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Viterbi IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Turbo IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">High-Speed Reed-Solomon IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Reed-Solomon II IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">NCO IP Core User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Random Number Generator IP Core User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>

                        <!-- User Guides -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td style="text-align: center;"><b>Embedded</b></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Embedded Peripherals IP User Guide</a></td>
                                </tr>
                            </tbody>
                        </table>

                         <!-- Design Examples -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th>
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                    <th>
                                        <p><b>Version</b></p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="data" data-category-id="">
                                    <td><p><a class="b_special_a1" href="" title="DDR3 SDRAM with Board Test System Console">DDR3 SDRAM with Board Test System Console</a></p></td>
                                    <td><p>16.0</p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td><p><a class="b_special_a1" href="" title="Intel MAX 10 DDR3 Design with Debug Feature">Intel MAX 10 DDR3 Design with Debug Feature</a></p></td>
                                    <td><p>16.0</p></td>
                                </tr>
                                </tbody>
                        </table>

                        <!-- Release Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Release Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA IP Release Notes</a></td>
                                </tr>
                            </tbody>
                        </table>

                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Guide for New External Memory Interface (EMIF) Spec Estimator</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 External Memory Interface (EMIF) Design Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 External Memory Interface Implementation and Debug (Part 1)</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 External Memory Interface Implementation and Debug (Part 2)</a></td>
                                </tr>
                            </tbody>
                        </table>

                         <!-- Intel FPGA Wiki -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Design Example - Intel MAX 10 DDR3 300 MHz UniPHY Half Rate x24</a></td>
                                </tr>
                            </tbody>
                        </table>
                        
                    </div>
                    <!-- 3. Design Planning -->
                    <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">3. Design Planning</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DSP Builder for Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel MAX 10 FPGA Design Guidelines</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Reference Designs-->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">BluePrint Reference Design Part 1</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">BluePrint Reference Design Part 2</a></td>
                                </tr>
                            </tbody>
                        </table>
                         <!-- Training and Videos-->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Fast & Easy I/O System Design with BluePrint</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 1 of 2</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 2 of 2</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AERP - Intel FPGAs EMIF (External Memory Interfaces) Resources and Pin Planning Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Manage device I/Os with the Pin Planner tool in the Quartus II software</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 4. Design Entry -->
                    <div class="tab-pane fade" id="pills-design" role="tabpanel" aria-labelledby="pills-design-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">4. Design Entry</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                            <p class="mb-2">The Intel Quartus Prime Pro Edition software offers a mature synthesizer that allows you to enter your designs with maximum flexibility. If you are new to these languages, you can use online examples or built-in templates to get you started.</p>
                            <ul>
                                <li><a class="b_special_a1" href="">Verilog&nbsp;›</a></li>
                                <li><a class="b_special_a1" href="">VHDL&nbsp;›</a></li>
                            </ul>
                            <p class="mb-0">The Intel Quartus Prime Pro Edition software offers Verilog and VHDL templates of frequently used structures. For more information on using these templates, refer to the "Using Provided HDL Templates" section of the Intel Quartus Prime Pro Handbook.</p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / White Paper -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / White Paper</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Standard Edition Handbook Volume 1 Design and Synthesis</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced Synthesis Cookbook</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Applying the Benefits of Network on a Chip Architecture to FPGA System Design</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Examples -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Design Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Pro Tutorial Design Example for Intel® Arria® 10 FPGA</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Tutorial Design Example for Intel Arria 10 FPGA</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer Tutorial Design Example</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">VHDL Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Verilog Examples</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus Design Examples</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!--Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the Intel Quartus Prime Software: An Introduction</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introduction to Verilog HDL</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Verilog HDL Basics</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced Verilog HDL Design Techniques</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SystemVerilog with the Quartus II Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">VHDL Basics</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Introduction to Platform Designer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Platform Designer in the Intel Quartus Prime Pro Edition Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Creating a System Design with Platform Designer: Getting Started</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using Spectra-Q Synthesis in the Intel Quartus Prime Software</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Software Downloads -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Software Downloads</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Download center for all versions of the Intel Quartus Prime software</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 5. Simulation and Verification -->
                    <div class="tab-pane fade" id="pills-simulation" role="tabpanel" aria-labelledby="pills-simulation-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">5. Simulation and Verification</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Standard Edition User Guide: Third-party Simulation</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulation Quick-Start for ModelSim-Intel FPGA Edition</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the a8237 Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Avalon® Verification IP Suite User Guide</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Software Installation and Licensing</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the a8251 Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the a8259 Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the Reed-Solomon Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating the Turbo Encoder/Decoder Model with the Visual IP Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 811: Using the Avery BFM for PCI Express Gen3x16 Simulation on Intel® Stratix® 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 720: Simulating the ASMI Block in Your Design</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 351: Simulating Nios II Processor Designs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 508: Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 585: Simulation Debugging Using Triple Speed Ethernet Testbench</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating Intel FPGAs Devices with IBIS Models</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating Intel FPGA Designs</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Examples -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Avalon Verification IP Suite Design Example</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: System Verification with System Console</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Advanced System Design Using Qsys: Component & System Simulation</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Avalon® Verification Suite</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Generating a Testbench with the Altera-ModelSim Simulation Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">How to Set Up RTL Simulations in Quartus, Qsys and Third Party Simulators</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Ping Pong PHY DDR3 Simulation</a></td>
                                </tr>
                            </tbody>
                        </table>
                          <!-- Intel FPGA Wiki -->
                          <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simulating Designs with Lower-Level Qsys Systems</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 EMIF Simulation Guidance</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DDR4 Simulation Guidelines</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Simpler Chaining DMA Testbench Example</a></td>
                                </tr>
                            </tbody>
                        </table>
                          <!-- Software Downloads -->
                          <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Software Downloads</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Development Tools</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Software</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 6. Implementation and Optimization -->
                    <div class="tab-pane fade" id="pills-implementation" role="tabpanel" aria-labelledby="pills-implementation-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">6. Implementation and Optimization</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro and Standard Software User Guides</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® MAX® CPLDs and FPGAs</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">The Intel Quartus Prime Software: Foundation (Instructor-led / Virtual Training)</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">The Quartus Prime Software: Foundation (Standard Edition) (Online Training)</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 7. Timing Analysis -->
                    <div class="tab-pane fade" id="pills-timing" role="tabpanel" aria-labelledby="pills-timing-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">7. Timing Analysis</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                        <!-- User Guides / Device Overview / Device Datasheet / Application Notes -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analysis Overview</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus II Scripting Reference Manual</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SDC and TimeQuest API Reference Manual</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Timing Analyzer Cookbook</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 366: Understanding I/O Output Timing for Intel FPGA Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 471: High-Performance FPGA PLL Analysis with TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 433: Constraining and Analyzing Source-Synchronous Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">AN 775: I/O Timing Information Generation Guidelines</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Design Examples -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Design Examples</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analyzer Design Examples</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!--Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Getting Started with the TimeQuest Timing Analyzer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 1: Timing Analyzer</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 2: SDC Collections</a></td>   
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 3: Clock Constraints</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 4: I/O Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Software Timing Analysis – Part 5: Timing Exceptions</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analysis: Lecture</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Timing Analysis: Hands-on Labs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Lecture</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA Timing Closure: Hands-On Lab</a></td>
                                </tr>   
                            </tbody>
                        </table>
                        <!--Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Source Synchronous Interfaces between Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Source Synchronous Analysis with TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Constraining Edge Aligned Source Synch input interfaces in TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Constraining Center Aligned Source Synchronous Input Interfaces in TimeQuest</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DDR Timing with TimeQuest</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                    <!-- 8. On-Chip Debug -->
                    <div class="tab-pane fade" id="pills-onchip" role="tabpanel" aria-labelledby="pills-onchip-tab"
                        tabindex="0">
                        <div class="mv_coman_padd">
                            <h4 class="mb-2" style="font-weight: 350;">8. On-Chip Debug</h4>
                            <p class="mb-0"><b>Documentation</b></p>
                        </div>
                         <!--User Guides / Device Overview / Device Datasheet / Application Notes -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">User Guides / Device Overview / Device Datasheet / Application Notes</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="Analyzing and Debugging Designs with System Console">Analyzing and Debugging Designs with System Console</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="Intel FPGAs Virtual JTAG (Intel FPGAs_virtual_jtag) IP Core User Guide">Intel FPGAs&nbsp;Virtual JTAG (Intel FPGAs_virtual_jtag) IP Core User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="FPGA-Adaptive Software Debug and Performance Analysis">FPGA-Adaptive Software Debug and Performance Analysis</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="System Trace Macrocell Packs Major Benefits for High-Performance SoC System Debug">System Trace&nbsp;Macrocell&nbsp;Packs Major Benefits for High-Performance SoC System Debug</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="Intel FPGA USB Download Cable User Guide">Intel FPGA USB Download Cable&nbsp;User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="Intel FPGA Download Cable II User Guide">Intel FPGA Download Cable II User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="EthernetBlaster Communications Cable User Guide">EthernetBlaster Communications Cable&nbsp;User Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="BSDL Support">BSDL Support</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 827: Unified Tool for Generating Programming Files">AN 827: Unified Tool for Generating Programming Files</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="">AN 323: Using&nbsp;SignalTap&nbsp;II Embedded Logic Analyzers in SOPC Builder Systems,&nbsp;Design files</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 446: Debugging Nios II Systems with the SignalTap II Logic Analyzer">AN 446: Debugging&nbsp;Nios II Systems with the&nbsp;SignalTap&nbsp;II Logic Analyzer</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 799: Quick Intel Arria 10 Design Debugging Using Signal Probe and Rapid Recompile">AN 799: Quick Intel Arria 10 Design Debugging Using Signal Probe and Rapid Recompile</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 693: Remote Hardware Debugging over TCP/IP for Intel FPGAs SoC">AN 693: Remote Hardware Debugging over TCP/IP for&nbsp;Intel FPGAs SoC</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 541: SerialLite II Hardware Debugging Guide">AN 541:&nbsp;SerialLite&nbsp;II Hardware Debugging Guide</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 543: Debugging Nios II Software Using the Lauterbach Debugger">AN 543: Debugging&nbsp;Nios&nbsp;II Software Using the Lauterbach Debugger</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 585: Simulation Debugging Using Triple Speed Ethernet Testbench">AN 585: Simulation Debugging Using Triple Speed Ethernet&nbsp;Testbench</a></p></td>
                                </tr>
                                <tr class="data" data-category-id="">
                                    <td width="69%"><p><a class="b_special_a1" href="" title="AN 624: Debugging with System Console over TCP/IP">AN 624: Debugging with System Console over TCP/IP</a></p></td>
                                </tr>
                                </tbody>
                        </table>

                        <!-- Training and Videos -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Training and Videos</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debugging JTAG Chain Integrity</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">On-Chip Debugging of Memory Interfaces IP in Intel Arria 10 Devices</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SoC Hardware Overview: System Management, Debug, and General Purpose Peripherals</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">The Quartus® Software Debug Tools</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">JTAG Chain Debugger Tool</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus In Systems Sources and Probes Debug Flow</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">U-Boot Console and FDT Debug</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Setting Up and Debugging Quartus Floating Licenses</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quartus II Netlist Viewers: Tools That Help Analyzing and Debugging Your Designs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Temperature Sensor Debug</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Using the Soft Nios® processor to Debug Intel Arria 10 External Memory Interfaces</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">How to Debug Intel FPGA Triple Speed Ethernet Link Synchronization Issue</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Quick Signal Tapping with SignalProbe in the Intel FPGA Quartus II Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Understanding and Utilizing USB Blaster and JTAG to Configure Intel FPGAs</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Running the SoC Preloader with the ARM* DS-5* Debugger</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel FPGA Transceiver Loopback with In-System Sources and Probes</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debugging Techniques for Qsys and Nios Based Bare Metal Systems</a></td>
                                </tr>
                            </tbody>
                        </table>
                        <!-- Intel FPGA Wiki -->
                        <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Intel FPGA Wiki</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Debug Apps</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Development Boards and Kits</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">DisplayPort MegaCore Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">System Console</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Low Latency Ethernet 10G MAC Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">SDI II MegaCore Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">10Gbps Ethernet MAC Debug Checklist</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 EMIF Debug GUI</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Arria 10 Debugging Multiple EMIFs</a></td>
                                </tr>
                            </tbody>
                        </table>
                         <!-- Software Downloads -->
                         <table class="mv_product_table w-100 mb-4">
                            <thead>
                                <tr>
                                    <th colspan="3">
                                        <p class="mb-2">Software Downloads</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel Quartus Prime Software</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Intel® FPGA Licensing Support Center</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Licensing Questions and Answers</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Cable and Adapter Drivers Information</a></td>
                                </tr>
                                <tr>
                                    <td><a class="b_special_a1" href="">Operating System (OS) Support</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------  Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 class="mb-3" style="font-weight: 350;">Explore Other Developer Centers</h4>
                <p class="mb-1">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href=""><b>Board Developer Center </b></a> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.</li>
                    <li><a class="b_special_a1" href=""><b>Embedded Software Developer Center</b></a> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><a class="b_special_a1" href=""><b>FPGA Developer Center</b></a> - Contains resources to complete your Altera® FPGA design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fpga-developer-header-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>