<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\hardware_design\gowin_fpga_clock\src\Buzzer.v<br>
F:\hardware_design\gowin_fpga_clock\src\ClockStatus.v<br>
F:\hardware_design\gowin_fpga_clock\src\Divider.v<br>
F:\hardware_design\gowin_fpga_clock\src\KeyPress.v<br>
F:\hardware_design\gowin_fpga_clock\src\KeyValue.v<br>
F:\hardware_design\gowin_fpga_clock\src\centerctrl.v<br>
F:\hardware_design\gowin_fpga_clock\src\counter10.v<br>
F:\hardware_design\gowin_fpga_clock\src\counter24.v<br>
F:\hardware_design\gowin_fpga_clock\src\counter6.v<br>
F:\hardware_design\gowin_fpga_clock\src\dht11.v<br>
F:\hardware_design\gowin_fpga_clock\src\gowin_prom\ascii_pROM.v<br>
F:\hardware_design\gowin_fpga_clock\src\lcd_init.v<br>
F:\hardware_design\gowin_fpga_clock\src\lcd_show_char.v<br>
F:\hardware_design\gowin_fpga_clock\src\lcd_write.v<br>
F:\hardware_design\gowin_fpga_clock\src\show_string_number_ctrl.v<br>
F:\hardware_design\gowin_fpga_clock\src\spi_st7735lcd.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 31 23:06:50 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>spi_st7735lcd</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.245s, Peak memory usage = 175.699MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.158s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 175.699MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 175.699MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.14s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 175.699MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.2s, Peak memory usage = 175.699MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 175.699MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 175.699MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>558</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>269</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>174</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1010</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>141</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>268</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>601</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>86</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1106(1020 LUTs, 86 ALUs) / 1152</td>
<td>96%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>558 / 945</td>
<td>59%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 945</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>558 / 945</td>
<td>59%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 4</td>
<td>50%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>U0/CP_1Hz_s0/Q </td>
</tr>
<tr>
<td>clk_1M</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>dht11_inst/clk_1M_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>50.0(MHz)</td>
<td>83.9(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CP_1Hz_Z</td>
<td>50.0(MHz)</td>
<td>129.3(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_1M</td>
<td>50.0(MHz)</td>
<td>101.4(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/Count_DIV_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>U0/Count_DIV_9_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>U0/Count_DIV_9_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s6/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s5/I0</td>
</tr>
<tr>
<td>4.894</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s5/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s4/I2</td>
</tr>
<tr>
<td>6.196</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s4/F</td>
</tr>
<tr>
<td>6.676</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s3/I0</td>
</tr>
<tr>
<td>7.708</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s3/F</td>
</tr>
<tr>
<td>8.188</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s2/I0</td>
</tr>
<tr>
<td>9.220</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s2/F</td>
</tr>
<tr>
<td>9.700</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n35_s1/I1</td>
</tr>
<tr>
<td>10.799</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>U0/n35_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/n60_s0/I1</td>
</tr>
<tr>
<td>12.378</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>U0/n60_s0/F</td>
</tr>
<tr>
<td>12.858</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>U0/CP_1Hz_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>U0/CP_1Hz_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>U0/CP_1Hz_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.215, 62.666%; route: 3.840, 33.353%; tC2Q: 0.458, 3.981%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n25_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1M[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>111</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>10.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n25_s4/I2</td>
</tr>
<tr>
<td>11.302</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n25_s4/F</td>
</tr>
<tr>
<td>11.782</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/clk_1M_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dht11_inst/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.822, 46.128%; route: 0.480, 26.936%; tC2Q: 0.480, 26.936%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/Status_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>clockstatus_inst/Status_1_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>clockstatus_inst/Status_1_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n184_s155/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>show_string_number_inst/n184_s155/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s165/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s165/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s162/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s162/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s159/I0</td>
</tr>
<tr>
<td>7.579</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s159/F</td>
</tr>
<tr>
<td>8.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s154/I1</td>
</tr>
<tr>
<td>9.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s154/F</td>
</tr>
<tr>
<td>9.638</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s152/I1</td>
</tr>
<tr>
<td>10.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n189_s152/F</td>
</tr>
<tr>
<td>11.217</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/ascii_num_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>show_string_number_inst/ascii_num_0_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.054, 61.322%; route: 3.360, 34.035%; tC2Q: 0.458, 4.643%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>clockstatus_inst/Status_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>clockstatus_inst/Status_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>clockstatus_inst/Status_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n184_s158/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>show_string_number_inst/n184_s158/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n186_s182/I0</td>
</tr>
<tr>
<td>4.894</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>show_string_number_inst/n186_s182/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s165/I3</td>
</tr>
<tr>
<td>6.000</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s165/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s157/I1</td>
</tr>
<tr>
<td>7.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s157/F</td>
</tr>
<tr>
<td>8.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s153/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s153/F</td>
</tr>
<tr>
<td>9.571</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s152/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/n188_s152/F</td>
</tr>
<tr>
<td>11.083</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>show_string_number_inst/ascii_num_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>426</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>show_string_number_inst/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.920, 60.791%; route: 3.360, 34.503%; tC2Q: 0.458, 4.706%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/count_1us_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/count_1us_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1M[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1M[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dht11_inst/count_1us_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>dht11_inst/count_1us_0_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n73_s2/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dht11_inst/n73_s2/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n70_s2/I3</td>
</tr>
<tr>
<td>3.506</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dht11_inst/n70_s2/F</td>
</tr>
<tr>
<td>3.986</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n69_s2/I1</td>
</tr>
<tr>
<td>5.085</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n69_s2/F</td>
</tr>
<tr>
<td>5.565</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n66_s2/I3</td>
</tr>
<tr>
<td>6.191</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dht11_inst/n66_s2/F</td>
</tr>
<tr>
<td>6.671</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n62_s2/I1</td>
</tr>
<tr>
<td>7.770</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dht11_inst/n62_s2/F</td>
</tr>
<tr>
<td>8.250</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n61_s1/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/n61_s1/F</td>
</tr>
<tr>
<td>9.829</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dht11_inst/count_1us_16_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dht11_inst/count_1us_16_s0/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dht11_inst/count_1us_16_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.648, 59.664%; route: 3.360, 35.494%; tC2Q: 0.458, 4.842%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
