Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Wed Sep 11 15:22:10 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[61]:D
  Delay (ns):              0.178
  Slack (ns):              0.040
  Arrival (ns):            3.760
  Required (ns):           3.720

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray[2]:D
  Delay (ns):              0.182
  Slack (ns):              0.041
  Arrival (ns):            1.925
  Required (ns):           1.884

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[65]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[65]:D
  Delay (ns):              0.181
  Slack (ns):              0.043
  Arrival (ns):            3.763
  Required (ns):           3.720

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/sizeDiff_pre[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/sizeDiff_reg[0]:D
  Delay (ns):              0.181
  Slack (ns):              0.048
  Arrival (ns):            1.926
  Required (ns):           1.878

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/mask_wrap_addr_pre[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/mask_wrap_addr_reg[0]:D
  Delay (ns):              0.184
  Slack (ns):              0.051
  Arrival (ns):            1.929
  Required (ns):           1.878

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p2_r1[0]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            3.715
  Required (ns):           3.653

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][102]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.718
  Required (ns):           3.655

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[11].data_shifter[11][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[10].data_shifter[10][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.736
  Required (ns):           3.673

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.732
  Required (ns):           3.669

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[28]:D
  Delay (ns):              0.171
  Slack (ns):              0.063
  Arrival (ns):            3.756
  Required (ns):           3.693

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[17]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.719
  Required (ns):           3.656

Path 12
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.651
  Required (ns):           3.588

Path 13
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[28]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[28]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            1.886
  Required (ns):           1.822

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.715
  Required (ns):           3.651

Path 15
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.655
  Required (ns):           3.591

Path 16
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.655
  Required (ns):           3.591

Path 17
  From: reset_syn_1/reset_syn_0/dff_0:CLK
  To:   reset_syn_1/reset_syn_0/dff_1:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            1.899
  Required (ns):           1.835

Path 18
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            1.877
  Required (ns):           1.812

Path 19
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.718
  Required (ns):           3.653

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.726
  Required (ns):           3.661

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][62]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.711
  Required (ns):           3.646

Path 22
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][6]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/enables_0_6:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            1.868
  Required (ns):           1.803

Path 23
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/_T_272[30]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[30]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            1.887
  Required (ns):           1.822

Path 24
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.716
  Required (ns):           3.650

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.735
  Required (ns):           3.669

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.704
  Required (ns):           3.638

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[38]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.719
  Required (ns):           3.653

Path 28
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            1.901
  Required (ns):           1.835

Path 29
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_DIRECTION:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.693
  Required (ns):           3.626

Path 30
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.704
  Required (ns):           3.637

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.719
  Required (ns):           3.652

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[25]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][97]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.731
  Required (ns):           3.664

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_cas_n_r1:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.727
  Required (ns):           3.660

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[124]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.725
  Required (ns):           3.658

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.737
  Required (ns):           3.670

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.736
  Required (ns):           3.669

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_cas_n_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_cas_n_r2:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.727
  Required (ns):           3.660

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[67]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[67]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.715
  Required (ns):           3.648

Path 39
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            1.878
  Required (ns):           1.811

Path 40
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.903
  Required (ns):           1.836

Path 41
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.654
  Required (ns):           3.587

Path 42
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/_T_239_0_data[16]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/ram_data.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[16]:D
  Delay (ns):              0.210
  Slack (ns):              0.067
  Arrival (ns):            1.958
  Required (ns):           1.891

Path 43
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/_T_272[16]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[16]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            1.878
  Required (ns):           1.811

Path 44
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[14]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/MIV_RV32IMA_L1_AHB_QUEUE/ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.878
  Required (ns):           1.810

Path 45
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[21]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.876
  Required (ns):           1.808

Path 46
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[28]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[28]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.889
  Required (ns):           1.820

Path 47
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[4]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tltoahb/MIV_RV32IMA_L1_AHB_QUEUE/ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.877
  Required (ns):           1.808

Path 48
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[3]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.882
  Required (ns):           1.813

Path 49
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.711
  Required (ns):           3.642

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[110]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.740
  Required (ns):           3.671

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.743
  Required (ns):           3.674

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][13]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.738
  Required (ns):           3.669

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][6]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.736
  Required (ns):           3.667

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[16]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.722
  Required (ns):           3.653

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.729
  Required (ns):           3.660

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_58/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.705
  Required (ns):           3.636

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[43]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.722
  Required (ns):           3.653

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.732
  Required (ns):           3.663

Path 61
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.903
  Required (ns):           1.834

Path 62
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.660
  Required (ns):           3.591

Path 63
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/s2_req_addr_Z[1]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/uncachedReqs_0_addr[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.904
  Required (ns):           1.835

Path 64
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[23]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[23]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.890
  Required (ns):           1.820

Path 65
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[25]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[25]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.888
  Required (ns):           1.818

Path 66
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.720
  Required (ns):           3.650

Path 67
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.712
  Required (ns):           3.642

Path 68
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_1:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_2:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.722
  Required (ns):           3.652

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][93]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.734
  Required (ns):           3.664

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[33]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.724
  Required (ns):           3.654

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[113]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[5]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.741
  Required (ns):           3.671

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[13].data_shifter[13][1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.731
  Required (ns):           3.661

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.741
  Required (ns):           3.671

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][23]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][58]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.716
  Required (ns):           3.646

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[21]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.726
  Required (ns):           3.656

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[47]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.712
  Required (ns):           3.642

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[22]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.718
  Required (ns):           3.648

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[18]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.723
  Required (ns):           3.653

Path 83
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[30]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[30]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.892
  Required (ns):           1.822

Path 84
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            1.905
  Required (ns):           1.835

Path 85
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.906
  Required (ns):           1.836

Path 86
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.649
  Required (ns):           3.579

Path 87
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_34:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiReqReg_addr[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.644
  Required (ns):           3.574

Path 88
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_30:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_29:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.647
  Required (ns):           3.577

Path 89
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[26]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[26]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.894
  Required (ns):           1.823

Path 90
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[17]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[17]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.869
  Required (ns):           1.798

Path 91
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[10]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.879
  Required (ns):           1.808

Path 92
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[20]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[20]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.879
  Required (ns):           1.808

Path 93
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[8]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[8]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.877
  Required (ns):           1.806

Path 94
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[5]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.883
  Required (ns):           1.812

Path 95
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.703
  Required (ns):           3.632

Path 96
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.740
  Required (ns):           3.669

Path 97
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_2:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.723
  Required (ns):           3.652

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[124]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.729
  Required (ns):           3.658

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[33]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.724
  Required (ns):           3.653

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[8]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.739
  Required (ns):           3.668

