{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458695174640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458695174644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 21:06:14 2016 " "Processing started: Tue Mar 22 21:06:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458695174644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695174644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper -c g14_rotor_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695174644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458695175099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper-rotor_step " "Found design unit 1: g14_rotor_stepper-rotor_step" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458695189796 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper " "Found entity 1: g14_rotor_stepper" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458695189796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g14_rotor_stepper " "Elaborating entity \"g14_rotor_stepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458695189828 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"load\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_r g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"en_r\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_m g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"en_m\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_l g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"en_l\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_l g14_rotor_stepper.vhd(33) " "Inferred latch for \"en_l\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_m g14_rotor_stepper.vhd(33) " "Inferred latch for \"en_m\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_r g14_rotor_stepper.vhd(33) " "Inferred latch for \"en_r\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s7\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s6\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s5\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s4\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s3\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s2\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s1\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s0\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189875 "|g14_rotor_stepper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load g14_rotor_stepper.vhd(33) " "Inferred latch for \"load\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695189876 "|g14_rotor_stepper"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en_l\$latch " "Latch en_l\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s6 " "Ports D and ENA on the latch are fed by the same signal current_state.s6" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458695190440 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458695190440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load\$latch " "Latch load\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s1 " "Ports D and ENA on the latch are fed by the same signal current_state.s1" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458695190440 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458695190440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s2_221 " "Latch next_state.s2_221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s1 " "Ports D and ENA on the latch are fed by the same signal current_state.s1" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458695190441 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458695190441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s3_211 " "Latch next_state.s3_211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.s2 " "Ports D and ENA on the latch are fed by the same signal current_state.s2" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458695190441 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458695190441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458695190557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458695190911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458695190911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458695191028 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458695191028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458695191028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458695191028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458695191071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 21:06:31 2016 " "Processing ended: Tue Mar 22 21:06:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458695191071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458695191071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458695191071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458695191071 ""}
