Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 26 17:36:29 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ElevatorEmulator_timing_summary_routed.rpt -pb ElevatorEmulator_timing_summary_routed.pb -rpx ElevatorEmulator_timing_summary_routed.rpx -warn_on_violation
| Design       : ElevatorEmulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: EE_FSMMod/last_move_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/down_requests_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/stop_requests_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_FileMod/up_requests_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/moving_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: EE_MotorSimMod/position_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: __EE_SlowerClock/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 20 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.182        0.000                      0                  333        0.115        0.000                      0                  333        4.500        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.182        0.000                      0                  333        0.115        0.000                      0                  333        4.500        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.769ns  (logic 1.321ns (27.702%)  route 3.448ns (72.298%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.716    10.319    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X83Y78         FDSE                                         r  EE_MotorSimMod/position_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDSE (Prop_fdse_C_Q)         0.459    10.778 r  EE_MotorSimMod/position_reg[0]/Q
                         net (fo=44, routed)          1.162    11.940    EE_MotorSimMod/next_position_reg[3]_C_0[0]
    SLICE_X84Y78         LUT4 (Prop_lut4_I2_O)        0.150    12.090 r  EE_MotorSimMod/next_position[3]_C_i_1/O
                         net (fo=4, routed)           0.635    12.724    EE_FileMod/position_reg[3]_0
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.340    13.064 r  EE_FileMod/delay_enable_i_7/O
                         net (fo=1, routed)           0.670    13.734    EE_FileMod/delay_enable_i_7_n_0
    SLICE_X84Y78         LUT6 (Prop_lut6_I2_O)        0.124    13.858 r  EE_FileMod/delay_enable_i_5/O
                         net (fo=2, routed)           0.483    14.342    EE_MotorSimMod/position_reg[2]_1
    SLICE_X83Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.466 f  EE_MotorSimMod/current_state[1]_i_2/O
                         net (fo=1, routed)           0.498    14.963    EE_MotorSimMod/current_state[1]_i_2_n_0
    SLICE_X81Y78         LUT6 (Prop_lut6_I0_O)        0.124    15.087 r  EE_MotorSimMod/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    15.087    EE_FSMMod/D[0]
    SLICE_X81Y78         FDRE                                         r  EE_FSMMod/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.591    15.014    EE_FSMMod/clk_IBUF_BUFG
    SLICE_X81Y78         FDRE                                         r  EE_FSMMod/current_state_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X81Y78         FDRE (Setup_fdre_C_D)        0.032    15.269    EE_FSMMod/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.545ns  (logic 1.079ns (23.741%)  route 3.466ns (76.259%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.579    14.132    EE_MotorSimMod/position_reg[3]_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  EE_MotorSimMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.481    14.737    EE_MotorSimMod/down_requests[6]_i_2_n_0
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.124    14.861 r  EE_MotorSimMod/down_requests[5]_i_1/O
                         net (fo=1, routed)           0.000    14.861    EE_FileMod/down_requests_reg[7]_1[4]
    SLICE_X86Y77         FDRE                                         r  EE_FileMod/down_requests_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.598    15.021    EE_FileMod/clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  EE_FileMod/down_requests_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X86Y77         FDRE (Setup_fdre_C_D)        0.032    15.276    EE_FileMod/down_requests_reg[5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.542ns  (logic 1.079ns (23.757%)  route 3.463ns (76.243%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.579    14.132    EE_MotorSimMod/position_reg[3]_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  EE_MotorSimMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.478    14.733    EE_MotorSimMod/down_requests[6]_i_2_n_0
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.124    14.857 r  EE_MotorSimMod/down_requests[4]_i_1/O
                         net (fo=1, routed)           0.000    14.857    EE_FileMod/down_requests_reg[7]_1[3]
    SLICE_X86Y77         FDRE                                         r  EE_FileMod/down_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.598    15.021    EE_FileMod/clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  EE_FileMod/down_requests_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X86Y77         FDRE (Setup_fdre_C_D)        0.031    15.275    EE_FileMod/down_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.857    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.594ns  (logic 1.079ns (23.485%)  route 3.515ns (76.515%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.579    14.132    EE_MotorSimMod/position_reg[3]_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  EE_MotorSimMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.530    14.786    EE_MotorSimMod/down_requests[6]_i_2_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.910 r  EE_MotorSimMod/down_requests[3]_i_1/O
                         net (fo=1, routed)           0.000    14.910    EE_FileMod/down_requests_reg[7]_1[2]
    SLICE_X84Y76         FDRE                                         r  EE_FileMod/down_requests_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.595    15.018    EE_FileMod/clk_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  EE_FileMod/down_requests_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X84Y76         FDRE (Setup_fdre_C_D)        0.077    15.334    EE_FileMod/down_requests_reg[3]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.494ns  (logic 1.079ns (24.008%)  route 3.415ns (75.992%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.579    14.132    EE_MotorSimMod/position_reg[3]_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  EE_MotorSimMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.430    14.686    EE_MotorSimMod/down_requests[6]_i_2_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.810 r  EE_MotorSimMod/down_requests[6]_i_1/O
                         net (fo=1, routed)           0.000    14.810    EE_FileMod/down_requests_reg[7]_1[5]
    SLICE_X89Y76         FDRE                                         r  EE_FileMod/down_requests_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.597    15.020    EE_FileMod/clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  EE_FileMod/down_requests_reg[6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)        0.032    15.275    EE_FileMod/down_requests_reg[6]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.551ns  (logic 1.079ns (23.709%)  route 3.472ns (76.291%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.579    14.132    EE_MotorSimMod/position_reg[3]_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  EE_MotorSimMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.487    14.743    EE_MotorSimMod/down_requests[6]_i_2_n_0
    SLICE_X84Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.867 r  EE_MotorSimMod/down_requests[2]_i_1/O
                         net (fo=1, routed)           0.000    14.867    EE_FileMod/down_requests_reg[7]_1[1]
    SLICE_X84Y75         FDRE                                         r  EE_FileMod/down_requests_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.593    15.016    EE_FileMod/clk_IBUF_BUFG
    SLICE_X84Y75         FDRE                                         r  EE_FileMod/down_requests_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)        0.079    15.334    EE_FileMod/down_requests_reg[2]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/down_requests_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.552ns  (logic 1.079ns (23.704%)  route 3.473ns (76.296%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.579    14.132    EE_MotorSimMod/position_reg[3]_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.124    14.256 r  EE_MotorSimMod/down_requests[6]_i_2/O
                         net (fo=6, routed)           0.488    14.744    EE_MotorSimMod/down_requests[6]_i_2_n_0
    SLICE_X84Y75         LUT5 (Prop_lut5_I4_O)        0.124    14.868 r  EE_MotorSimMod/down_requests[1]_i_1/O
                         net (fo=1, routed)           0.000    14.868    EE_FileMod/down_requests_reg[7]_1[0]
    SLICE_X84Y75         FDRE                                         r  EE_FileMod/down_requests_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.593    15.016    EE_FileMod/clk_IBUF_BUFG
    SLICE_X84Y75         FDRE                                         r  EE_FileMod/down_requests_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)        0.081    15.336    EE_FileMod/down_requests_reg[1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.467ns  (logic 1.079ns (24.156%)  route 3.388ns (75.844%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.504    14.056    EE_FileMod/next_position_reg[0]_C_0
    SLICE_X89Y78         LUT2 (Prop_lut2_I0_O)        0.124    14.180 f  EE_FileMod/last_move_reg_i_5/O
                         net (fo=7, routed)           0.478    14.659    EE_FileMod/up_requests_reg[6]_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I1_O)        0.124    14.783 r  EE_FileMod/up_requests[6]_i_1/O
                         net (fo=1, routed)           0.000    14.783    EE_FileMod/up_requests0[6]
    SLICE_X87Y79         FDRE                                         r  EE_FileMod/up_requests_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.601    15.024    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  EE_FileMod/up_requests_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.031    15.278    EE_FileMod/up_requests_reg[6]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.462ns  (logic 1.079ns (24.182%)  route 3.383ns (75.818%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.504    14.056    EE_FileMod/next_position_reg[0]_C_0
    SLICE_X89Y78         LUT2 (Prop_lut2_I0_O)        0.124    14.180 f  EE_FileMod/last_move_reg_i_5/O
                         net (fo=7, routed)           0.473    14.654    EE_MotorSimMod/position_reg[2]_2
    SLICE_X87Y79         LUT6 (Prop_lut6_I1_O)        0.124    14.778 r  EE_MotorSimMod/up_requests[4]_i_1/O
                         net (fo=1, routed)           0.000    14.778    EE_FileMod/D[3]
    SLICE_X87Y79         FDRE                                         r  EE_FileMod/up_requests_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.601    15.024    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  EE_FileMod/up_requests_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.029    15.276    EE_FileMod/up_requests_reg[4]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 EE_MotorSimMod/position_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FileMod/up_requests_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.459ns  (logic 1.079ns (24.198%)  route 3.380ns (75.802%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=21, routed)          2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.713    10.316    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X82Y77         FDRE                                         r  EE_MotorSimMod/position_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.459    10.775 r  EE_MotorSimMod/position_reg[1]/Q
                         net (fo=44, routed)          1.071    11.845    EE_FileMod/position_reg[3]_1[1]
    SLICE_X86Y77         LUT5 (Prop_lut5_I1_O)        0.124    11.969 r  EE_FileMod/last_move_reg_i_26/O
                         net (fo=1, routed)           0.806    12.776    EE_FileMod/last_move_reg_i_26_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  EE_FileMod/last_move_reg_i_12/O
                         net (fo=2, routed)           0.529    13.429    EE_FileMod/last_move_reg_i_12_n_0
    SLICE_X84Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.553 f  EE_FileMod/last_move_reg_i_4/O
                         net (fo=14, routed)          0.504    14.056    EE_FileMod/next_position_reg[0]_C_0
    SLICE_X89Y78         LUT2 (Prop_lut2_I0_O)        0.124    14.180 f  EE_FileMod/last_move_reg_i_5/O
                         net (fo=7, routed)           0.470    14.651    EE_MotorSimMod/position_reg[2]_2
    SLICE_X87Y79         LUT6 (Prop_lut6_I2_O)        0.124    14.775 r  EE_MotorSimMod/up_requests[2]_i_1/O
                         net (fo=1, routed)           0.000    14.775    EE_FileMod/D[1]
    SLICE_X87Y79         FDRE                                         r  EE_FileMod/up_requests_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.601    15.024    EE_FileMod/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  EE_FileMod/up_requests_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X87Y79         FDRE (Setup_fdre_C_D)        0.031    15.278    EE_FileMod/up_requests_reg[2]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MotorSim_HelperDelay/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.594     1.513    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[2]/Q
                         net (fo=3, routed)           0.063     1.718    EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg_n_0_[2]
    SLICE_X80Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  EE_MotorSimMod/__MotorSim_HelperDelay/timeout_i_1/O
                         net (fo=1, routed)           0.000     1.763    EE_MotorSimMod/__MotorSim_HelperDelay/timeout_i_1_n_0
    SLICE_X80Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.864     2.029    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X80Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/timeout_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X80Y80         FDRE (Hold_fdre_C_D)         0.121     1.647    EE_MotorSimMod/__MotorSim_HelperDelay/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.593     1.512    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/Q
                         net (fo=5, routed)           0.110     1.764    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[0]
    SLICE_X84Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.809 r  EE_FSMMod/FSM_DelayMod/timeout_i_1__1/O
                         net (fo=1, routed)           0.000     1.809    EE_FSMMod/FSM_DelayMod/timeout_i_1__1_n_0
    SLICE_X84Y74         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.862     2.027    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X84Y74         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/C
                         clock pessimism             -0.501     1.525    
    SLICE_X84Y74         FDRE (Hold_fdre_C_D)         0.120     1.645    EE_FSMMod/FSM_DelayMod/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.506%)  route 0.154ns (42.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.587     1.506    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X78Y75         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[2]/Q
                         net (fo=33, routed)          0.154     1.825    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg_n_0_[2]
    SLICE_X78Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.870    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[7]_i_1__1_n_0
    SLICE_X78Y76         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.857     2.022    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X78Y76         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[7]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X78Y76         FDRE (Hold_fdre_C_D)         0.121     1.641    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.189%)  route 0.156ns (42.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.511    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X78Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/Q
                         net (fo=34, routed)          0.156     1.832    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg_n_0_[0]
    SLICE_X78Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.877 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[30]_i_1__0_n_0
    SLICE_X78Y79         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.861     2.026    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X78Y79         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[30]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X78Y79         FDRE (Hold_fdre_C_D)         0.121     1.645    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.071%)  route 0.192ns (47.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.511    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X78Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/Q
                         net (fo=34, routed)          0.192     1.868    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg_n_0_[0]
    SLICE_X80Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.913 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[28]_i_1__0_n_0
    SLICE_X80Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.864     2.029    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X80Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[28]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X80Y80         FDRE (Hold_fdre_C_D)         0.121     1.670    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.071%)  route 0.192ns (47.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.511    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X78Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[0]/Q
                         net (fo=34, routed)          0.192     1.868    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg_n_0_[0]
    SLICE_X80Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.913 r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter[29]_i_1__0_n_0
    SLICE_X80Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.864     2.029    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X80Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[29]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X80Y80         FDRE (Hold_fdre_C_D)         0.121     1.670    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.594     1.513    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.836    EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg_n_0_[0]
    SLICE_X81Y80         LUT4 (Prop_lut4_I2_O)        0.043     1.879 r  EE_MotorSimMod/__MotorSim_HelperDelay/counter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.879    EE_MotorSimMod/__MotorSim_HelperDelay/p_0_in__0[3]
    SLICE_X81Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.864     2.029    EE_MotorSimMod/__MotorSim_HelperDelay/clk_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.107     1.620    EE_MotorSimMod/__MotorSim_HelperDelay/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.593     1.512    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  EE_FSMMod/FSM_DelayMod/counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.835    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[0]
    SLICE_X85Y74         LUT4 (Prop_lut4_I2_O)        0.043     1.878 r  EE_FSMMod/FSM_DelayMod/counter[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.878    EE_FSMMod/FSM_DelayMod/p_0_in__1[3]
    SLICE_X85Y74         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.862     2.027    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X85Y74         FDRE (Hold_fdre_C_D)         0.107     1.619    EE_FSMMod/FSM_DelayMod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 EE_MotorSimMod/delay_enable_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_MotorSimMod/delay_enable_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.864%)  route 0.170ns (47.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.598     6.517    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  EE_MotorSimMod/delay_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.146     6.663 r  EE_MotorSimMod/delay_enable_reg/Q
                         net (fo=2, routed)           0.170     6.834    EE_MotorSimMod/delay_enable
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.045     6.879 r  EE_MotorSimMod/delay_enable_i_1/O
                         net (fo=1, routed)           0.000     6.879    EE_MotorSimMod/delay_enable_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  EE_MotorSimMod/delay_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.868     7.033    EE_MotorSimMod/clk_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  EE_MotorSimMod/delay_enable_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.517    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.099     6.616    EE_MotorSimMod/delay_enable_reg
  -------------------------------------------------------------------
                         required time                         -6.616    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.600     1.519    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  __EE_SlowerClock/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  __EE_SlowerClock/clkout_reg/Q
                         net (fo=17, routed)          0.170     1.831    __EE_SlowerClock/ansel_reg[7]
    SLICE_X89Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.876 r  __EE_SlowerClock/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.876    __EE_SlowerClock/clkout_i_1_n_0
    SLICE_X89Y81         FDRE                                         r  __EE_SlowerClock/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.870     2.035    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  __EE_SlowerClock/clkout_reg/C
                         clock pessimism             -0.515     1.519    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.092     1.611    __EE_SlowerClock/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y73    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y74    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y75    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y71    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y75    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y74    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y71    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y71    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y71    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    EE_MotorSimMod/__helper_delay_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    EE_MotorSimMod/delay_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    EE_MotorSimMod/position_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    EE_MotorSimMod/__MS_MotorDelayMod/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    EE_MotorSimMod/moving_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    EE_FileMod/down_requests_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    EE_FileMod/down_requests_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    EE_FileMod/down_requests_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    EE_FileMod/up_requests_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    EE_FileMod/up_requests_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y78    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y78    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y78    EE_MotorSimMod/__MotorSim_HelperDelay/__divider_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    __EE_SlowerClock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    __EE_SlowerClock/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    __EE_SlowerClock/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    __EE_SlowerClock/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    EE_FileMod/stop_requests_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y73    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[27]/C



