
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.17-s018_1, built Thu Aug 31 09:57:10 PDT 2017
Options:	-common_ui 
Date:		Tue Mar  7 10:24:20 2023
Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	16.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

***************************************************************************************
INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
         has only limited customer testing. You are encouraged to work with Cadence directly
         to qualify your usage and make sure it meets your needs before deploying it widely.
***************************************************************************************

Create and set the environment variable TMPDIR to /tmp/innovus_temp_15291_pgmicro02_leonardo.abreu_yW7gSQ.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> cd synthesis/
[DEV]innovus 2> eval_legacy {source powerplanning_01.inn}
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library. (File /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib)
Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
default_emulate_rc_corner

Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/lef/xc018m6_FE.lef ...

Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/lef/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/lef/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue Mar  7 10:25:20 2023
viaInitial ends at Tue Mar  7 10:25:20 2023
Loading view definition file from /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/viewDefinition.tcl
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.51min, fe_real=1.00min, fe_mem=558.5M) ***
#- Begin Load netlist data ... (date=03/07 10:25:20, mem=558.5M)
*** Begin netlist parsing (mem=558.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.v.bin'
Reading binary database version 1

*** Memory Usage v#1 (Current mem = 1153.949M, initial mem = 172.996M) ***
*** End netlist parsing (cpu=0:00:00.9, real=0:00:01.0, mem=1153.9M) ***
#- End Load netlist data ... (date=03/07 10:25:21, total cpu=0:00:00.9, real=0:00:01.0, peak res=1153.9M, current mem=1153.9M)
Top level cell is neo430_top.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1225 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell neo430_top ...
*** Netlist is unique.
** info: there are 7465 modules.
** info: there are 113455 stdCell insts.

*** Memory Usage v#1 (Current mem = 1179.961M, initial mem = 172.996M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/gui.pref.tcl ...
default_emulate_view
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:34.5, real=0:01:03, peak res=519.7M, current mem=900.8M)
neo430_top
neo430_top
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221586).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221587).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk_i' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc, Line 221588).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/libs/mmmc/neo430.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.6, real=0:00:00.0, peak res=539.3M, current mem=919.4M)
Current (total cpu=0:00:35.1, real=0:01:03, peak res=539.3M, current mem=919.4M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 512
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_view
default_emulate_view
default_emulate_view
#- Begin Load SymbolTable ... (date=03/07 10:25:24, mem=928.9M)
#- End Load SymbolTable ... (date=03/07 10:25:24, total cpu=0:00:00.6, real=0:00:00.0, peak res=938.8M, current mem=938.8M)
#- Begin Load floorplan data ... (date=03/07 10:25:24, mem=938.8M)
Reading floorplan file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.fp.gz (mem = 938.8M).
*info: reset 117796 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 2337300 2333860)
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
*** End loading floorplan (cpu = 0:00:00.7, mem = 962.8M) ***
#- End Load floorplan data ... (date=03/07 10:25:25, total cpu=0:00:00.8, real=0:00:01.0, peak res=962.8M, current mem=962.8M)
#- Begin Load placement data ... (date=03/07 10:25:25, mem=962.8M)
*** Checked 4 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.place.gz.
** Reading stdCellPlacement "/home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.7 real=0:00:00.0 mem=971.0M) ***
Total net length = 2.354e+02 (1.177e+02 1.177e+02) (ext = 3.480e-01)
#- End Load placement data ... (date=03/07 10:25:25, total cpu=0:00:00.7, real=0:00:00.0, peak res=971.0M, current mem=971.0M)
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.1)
#- Begin Load routing data ... (date=03/07 10:25:26, mem=971.0M)
Reading routing file - /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.route.gz.
Reading Innovus routing data (Created by Innovus v16.17-s018_1 on Tue Mar  7 10:23:14 2023 Format: 16.1) ...
*** Total 117682 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.2 real=0:00:00.0 mem=971.0M) ***
#- End Load routing data ... (date=03/07 10:25:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=971.0M, current mem=971.0M)
Reading property file /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=971.0M) ***
default_emulate_view
#- Begin Load power constraints ... (date=03/07 10:25:26, mem=971.0M)
source /home/inf01185/leonardo.abreu/cci2/neo430-cci2/synthesis/powerplanning_01.inn.dat/neo430_top_power_constraints.tcl
#- End Load power constraints ... (date=03/07 10:25:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.0M, current mem=971.0M)
#- Begin load AAE data ... (date=03/07 10:25:26, mem=971.0M)
#- End load AAE data ... (date=03/07 10:25:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.0M, current mem=971.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   GLOBAL-100           1  Global '%s' has become obsolete. It will...
WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-436          1  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 2454 warning(s), 0 error(s)

3
[DEV]innovus 3> place_design
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
siFlow : Timing analysis mode is single, using late cdB files

*summary: 330 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:12.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15291 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: neo430_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Total number of fetched objects 117364
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1503.26 CPU=0:00:31.5 REAL=0:00:31.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 56763 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#1 (mem=1487.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.0 mem=1487.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.8 mem=1487.5M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=169891 (56763 fixed + 113128 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=113454 #term=406530 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=174
stdCell: 169891 single + 0 double + 0 multi
Total standard cell length = 812.8298 (mm), area = 3.9666 (mm^2)
Estimated cell power/ground rail width = 0.915 um
Average module density = 0.905.
Density for the design = 0.905.
       = stdcell_area 1233443 sites (3792097 um^2) / alloc_area 1362789 sites (4189759 um^2).
Pin Density = 0.2303.
            = total # of pins 406530 / total area 1764900.
=== lastAutoLevel = 10 
Found multi-fanin net twi_sda_io
Found multi-fanin net twi_scl_io
Found 2 (out of 113454) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.525e-06 (3.11e-06 4.41e-06)
              Est.  stn bbox = 8.224e-06 (3.45e-06 4.78e-06)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1674.3M
Iteration  2: Total net bbox = 7.525e-06 (3.11e-06 4.41e-06)
              Est.  stn bbox = 8.224e-06 (3.45e-06 4.78e-06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1676.0M
Iteration  3: Total net bbox = 5.046e+03 (2.59e+03 2.46e+03)
              Est.  stn bbox = 6.927e+03 (3.58e+03 3.35e+03)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 1716.5M
Active setup views:
    default_emulate_view
Iteration  4: Total net bbox = 2.674e+06 (8.55e+05 1.82e+06)
              Est.  stn bbox = 3.821e+06 (1.25e+06 2.58e+06)
              cpu = 0:01:02 real = 0:01:02 mem = 1716.5M
Iteration  5: Total net bbox = 2.973e+06 (1.27e+06 1.70e+06)
              Est.  stn bbox = 4.270e+06 (1.83e+06 2.44e+06)
              cpu = 0:00:52.8 real = 0:00:53.0 mem = 1716.5M
Iteration  6: Total net bbox = 4.874e+06 (2.14e+06 2.74e+06)
              Est.  stn bbox = 6.637e+06 (2.89e+06 3.75e+06)
              cpu = 0:01:04 real = 0:01:05 mem = 1772.3M

Iteration  7: Total net bbox = 5.419e+06 (2.66e+06 2.76e+06)
              Est.  stn bbox = 7.184e+06 (3.42e+06 3.77e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1756.3M
Iteration  8: Total net bbox = 5.419e+06 (2.66e+06 2.76e+06)
              Est.  stn bbox = 7.184e+06 (3.42e+06 3.77e+06)
              cpu = 0:01:09 real = 0:01:08 mem = 1756.3M
Iteration  9: Total net bbox = 5.442e+06 (2.67e+06 2.77e+06)
              Est.  stn bbox = 7.127e+06 (3.40e+06 3.73e+06)
              cpu = 0:01:50 real = 0:01:52 mem = 1756.3M
Iteration 10: Total net bbox = 5.442e+06 (2.67e+06 2.77e+06)
              Est.  stn bbox = 7.127e+06 (3.40e+06 3.73e+06)
              cpu = 0:01:06 real = 0:01:06 mem = 1756.3M
Iteration 11: Total net bbox = 5.380e+06 (2.66e+06 2.72e+06)
              Est.  stn bbox = 7.056e+06 (3.38e+06 3.67e+06)
              cpu = 0:01:35 real = 0:01:36 mem = 1756.3M
Iteration 12: Total net bbox = 5.380e+06 (2.66e+06 2.72e+06)
              Est.  stn bbox = 7.056e+06 (3.38e+06 3.67e+06)
              cpu = 0:01:08 real = 0:01:08 mem = 1756.3M
Iteration 13: Total net bbox = 5.394e+06 (2.69e+06 2.71e+06)
              Est.  stn bbox = 7.081e+06 (3.41e+06 3.67e+06)
              cpu = 0:01:20 real = 0:01:21 mem = 1766.1M
Iteration 14: Total net bbox = 5.394e+06 (2.69e+06 2.71e+06)
              Est.  stn bbox = 7.081e+06 (3.41e+06 3.67e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1766.1M
Iteration 15: Total net bbox = 5.672e+06 (2.79e+06 2.88e+06)
              Est.  stn bbox = 7.382e+06 (3.52e+06 3.86e+06)
              cpu = 0:01:24 real = 0:01:25 mem = 1788.0M
Iteration 16: Total net bbox = 5.672e+06 (2.79e+06 2.88e+06)
              Est.  stn bbox = 7.382e+06 (3.52e+06 3.86e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1788.0M
Iteration 17: Total net bbox = 5.672e+06 (2.79e+06 2.88e+06)
              Est.  stn bbox = 7.382e+06 (3.52e+06 3.86e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1788.0M
*** cost = 5.672e+06 (2.79e+06 2.88e+06) (cpu for global=0:12:56) real=0:13:01***
Info: 6223 clock gating cells identified, 6223 (on average) moved
neo430_top
neo430_top
Core Placement runtime cpu: 0:09:08 real: 0:09:14
*** Starting place_detail (0:15:20 mem=1598.6M) ***
Total net bbox length = 5.672e+06 (2.788e+06 2.885e+06) (ext = 3.606e+05)
Density distribution unevenness ratio = 3.277%
Move report: Detail placement moves 113128 insts, mean move: 13.10 um, max move: 197.94 um
	Max move on inst (neo430_imem_inst/g646645): (1033.28, 356.50) --> (1229.13, 354.41)
	Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 1674.1MB
Summary Report:
Instances move: 113128 (out of 113128 movable)
Instances flipped: 0
Mean displacement: 13.10 um
Max displacement: 197.94 um (Instance: neo430_imem_inst/g646645) (1033.28, 356.496) -> (1229.13, 354.41)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
Total net bbox length = 6.298e+06 (3.317e+06 2.980e+06) (ext = 3.592e+05)
Runtime: CPU: 0:00:23.3 REAL: 0:00:23.0 MEM: 1674.1MB
*** Finished place_detail (0:15:43 mem=1674.1M) ***
*** End of Placement (cpu=0:13:58, real=0:14:02, mem=1674.1M) ***
default core: bins with density >  0.75 = 41.7 % ( 980 / 2352 )
Density distribution unevenness ratio = 3.132%
*** Free Virtual Timing Model ...(mem=1674.1M)
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=45980 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=113290  numIgnoredNets=0
[NR-eGR] There are 6224 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 113290 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=630  L3=610  L4=630  L5=610  L6=1260
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 113290 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.03% V. EstWL: 8.112575e+06um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.03% V
Local HotSpot Analysis: normalized max congestion hotspot area = 7.21, normalized total congestion hotspot area = 8.26 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eGR] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 406192
[NR-eGR] Layer2(MET2)(V) length: 2.036168e+06um, number of vias: 589684
[NR-eGR] Layer3(MET3)(H) length: 2.992588e+06um, number of vias: 86068
[NR-eGR] Layer4(MET4)(V) length: 1.804180e+06um, number of vias: 31751
[NR-eGR] Layer5(MET5)(H) length: 1.197656e+06um, number of vias: 2651
[NR-eGR] Layer6(METTP)(V) length: 3.019933e+05um, number of vias: 0
[NR-eGR] Total length: 8.332586e+06um, number of vias: 1116346
End of congRepair (cpu=0:00:07.8, real=0:00:08.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:15:13
***** Total real time  0:15:18
**place_design ... cpu = 0:15:13, real = 0:15:18, mem = 1618.2M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 1 warning(s), 2 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
default_emulate_view
set_layer_preference routeGuide -is_visible 0
set_layer_preference ptnPinBlk -is_visible 0
set_layer_preference ptnFeed -is_visible 0
set_layer_preference pwrdm -is_visible 0
set_layer_preference netRect -is_visible 0
set_layer_preference substrateNoise -is_visible 0
set_layer_preference powerNet -is_visible 0
set_layer_preference stdRow -is_visible 0
set_layer_preference ioRow -is_visible 0
set_layer_preference sitePattern -is_visible 0
set_layer_preference macroSitePattern -is_visible 0
set_layer_preference bump -is_visible 0
set_layer_preference bumpBack -is_visible 0
set_layer_preference bumpConnect -is_visible 0
set_layer_preference relFPlan -is_visible 0
set_layer_preference sdpGroup -is_visible 0
set_layer_preference sdpConnect -is_visible 0
set_layer_preference sizeBlkg -is_visible 0
set_layer_preference resizeFPLine1 -is_visible 0
set_layer_preference resizeFPLine2 -is_visible 0
set_layer_preference congTag -is_visible 0
set_layer_preference ioSlot -is_visible 0
set_layer_preference overlapMacro -is_visible 0
set_layer_preference overlapGuide -is_visible 0
set_layer_preference overlapBlk -is_visible 0
set_layer_preference datapath -is_visible 0
set_layer_preference term -is_visible 0
set_layer_preference violation -is_visible 0
set_layer_preference busguide -is_visible 0
set_layer_preference aggress -is_visible 0
set_layer_preference text -is_visible 0
set_layer_preference pinText -is_visible 0
set_layer_preference flightLine -is_visible 0
set_layer_preference portNum -is_visible 0
set_layer_preference dpt -is_visible 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        923.19            939                                      place_design
[DEV]innovus 4> set_layer_preference pinblock -is_visible 1
set_layer_preference pinstdCell -is_visible 1
set_layer_preference pinio -is_visible 1
set_layer_preference piniopin -is_visible 1
set_layer_preference pinother -is_visible 1
set_layer_preference obsblock -is_visible 1
set_layer_preference obsstdCell -is_visible 1
set_layer_preference obsio -is_visible 1
set_layer_preference obsother -is_visible 1
set_layer_preference layoutObj -is_visible 1
set_layer_preference pwrdm -is_visible 1
set_layer_preference netRect -is_visible 1
set_layer_preference substrateNoise -is_visible 1
set_layer_preference powerNet -is_visible 1
set_layer_preference routeGuide -is_visible 1
set_layer_preference ptnPinBlk -is_visible 1
set_layer_preference ptnFeed -is_visible 1
set_layer_preference relFPlan -is_visible 1
set_layer_preference sdpGroup -is_visible 1
set_layer_preference sdpConnect -is_visible 1
set_layer_preference sizeBlkg -is_visible 1
set_layer_preference resizeFPLine1 -is_visible 1
set_layer_preference resizeFPLine2 -is_visible 1
set_layer_preference congTag -is_visible 1
set_layer_preference ioSlot -is_visible 1
set_layer_preference overlapMacro -is_visible 1
set_layer_preference overlapGuide -is_visible 1
set_layer_preference overlapBlk -is_visible 1
set_layer_preference datapath -is_visible 1
set_layer_preference stdRow -is_visible 1
set_layer_preference ioRow -is_visible 1
set_layer_preference sitePattern -is_visible 1
set_layer_preference macroSitePattern -is_visible 1
set_layer_preference bump -is_visible 1
set_layer_preference bumpBack -is_visible 1
set_layer_preference bumpConnect -is_visible 1
set_layer_preference inst -is_visible 1
set_layer_preference stdCell -is_visible 1
set_layer_preference coverCell -is_visible 1
set_layer_preference phyCell -is_visible 1
set_layer_preference areaIo -is_visible 1
set_layer_preference io -is_visible 1
set_layer_preference term -is_visible 1
set_layer_preference violation -is_visible 1
set_layer_preference busguide -is_visible 1
set_layer_preference aggress -is_visible 1
set_layer_preference text -is_visible 1
set_layer_preference pinText -is_visible 1
set_layer_preference flightLine -is_visible 1
set_layer_preference portNum -is_visible 1
set_layer_preference dpt -is_visible 1
set_layer_preference mGrid -is_visible 1
set_layer_preference pGrid -is_visible 1
set_layer_preference userGrid -is_visible 1
set_layer_preference fGrid -is_visible 1
set_layer_preference gcell -is_visible 1
set_layer_preference trimGridObj -is_visible 1
set_layer_preference trackObj -is_visible 1
set_layer_preference nonPrefTrackObj -is_visible 1
set_layer_preference densityMap -is_visible 1
set_layer_preference pinDensityMap -is_visible 1
set_layer_preference timingMap -is_visible 1
set_layer_preference powerDensity -is_visible 1
set_layer_preference routeCongest -is_visible 1
set_layer_preference congChan -is_visible 1
set_layer_preference densityMap -is_visible 0
set_layer_preference pinDensityMap -is_visible 0
set_layer_preference timingMap -is_visible 0
set_layer_preference powerDensity -is_visible 0
set_layer_preference routeCongest -is_visible 0
set_layer_preference congChan -is_visible 0
eval_legacy {place_design}
invalid command name "place_design"
[DEV]innovus 5> set_layer_preference block -is_visible 0
set_layer_preference block -is_visible 1
set_layer_preference inst -is_visible 0
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 1631.484M, initial mem = 172.996M) ***
*** Message Summary: 2455 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:18:05, real=0:28:02, mem=1631.5M) ---
