
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003527                       # Number of seconds simulated
sim_ticks                                  3526809192                       # Number of ticks simulated
final_tick                               529847443290                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147741                       # Simulator instruction rate (inst/s)
host_op_rate                                   186715                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 258370                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892044                       # Number of bytes of host memory used
host_seconds                                 13650.20                       # Real time elapsed on the host
sim_insts                                  2016688710                       # Number of instructions simulated
sim_ops                                    2548701484                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        60800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       129024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               199680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9856                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            133120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1008                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1560                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1040                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1040                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1306563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17239379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1488031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36583777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56617750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1306563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1488031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2794594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37745166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37745166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37745166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1306563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17239379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1488031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36583777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94362916                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8457577                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3139532                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2558284                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212865                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1276734                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1222193                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331480                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9450                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17140619                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3139532                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553673                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3799898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1094157                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        457686                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1613189                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8428939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.515153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4629041     54.92%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          396068      4.70%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          392388      4.66%     64.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          486497      5.77%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          149006      1.77%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          191675      2.27%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          160637      1.91%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147499      1.75%     77.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1876128     22.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8428939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371209                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026658                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3452574                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       430759                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3632738                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        33810                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879052                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530727                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20433752                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1907                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879052                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3608813                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          47412                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       204338                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3508170                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       181148                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19732489                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        111460                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27711029                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91936222                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91936222                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191638                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10519354                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3655                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1945                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           499499                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1827194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       947474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8415                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       266619                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18548376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14938187                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        31693                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6190949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18670657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          178                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8428939                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772250                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913048                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2990176     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1760558     20.89%     56.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1158365     13.74%     70.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       813225      9.65%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       815739      9.68%     89.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       387996      4.60%     94.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       372111      4.41%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60530      0.72%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70239      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8428939                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          95514     75.63%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15801     12.51%     88.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14983     11.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12483226     83.57%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186991      1.25%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1477777      9.89%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788487      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14938187                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766249                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             126298                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008455                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38463301                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24743104                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14520212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15064485                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        17846                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       705247                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234973                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879052                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25004                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4144                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18552042                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        39596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1827194                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       947474                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       120306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249024                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14678685                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1379154                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259499                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2140445                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2095140                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            761291                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.735566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536995                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14520212                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9427456                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26604263                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.716829                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354359                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326892                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6225184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214401                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7549887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163256                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2966417     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2065133     27.35%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840759     11.14%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       456779      6.05%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       399904      5.30%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       162065      2.15%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181602      2.41%     93.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       107473      1.42%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369755      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7549887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326892                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834445                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121944                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096916                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369755                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25732039                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37984076                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845758                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845758                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182372                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182372                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65888705                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20182765                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18877904                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3482                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8457577                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3064878                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2495293                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205229                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1246930                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1185057                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323866                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9124                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3056809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16924637                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3064878                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1508923                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3724413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1107387                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        625262                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1496664                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8304809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4580396     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          324412      3.91%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265443      3.20%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          638163      7.68%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172399      2.08%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          229885      2.77%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          158141      1.90%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93646      1.13%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1842324     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8304809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001121                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3190603                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       611789                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3581576                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22811                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898023                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521087                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20283359                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1618                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898023                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3424587                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104011                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       170983                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3365597                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       341601                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19564164                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          225                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        136603                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111239                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27339710                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91361926                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91361926                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16762308                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10577399                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4092                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2451                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           958193                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1844030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       956434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18298                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       282545                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18472519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14641579                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30114                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6375251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19652520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          765                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8304809                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763024                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2907707     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1786715     21.51%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1134945     13.67%     70.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       861347     10.37%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       751771      9.05%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391123      4.71%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332652      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66070      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72479      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8304809                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86859     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19702     15.69%     84.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19026     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12167021     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204236      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1462567      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806121      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14641579                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731179                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125590                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008578                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37743671                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24852048                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14265742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14767169                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55521                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       733802                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          406                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244642                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898023                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57499                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8021                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18476621                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1844030                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       956434                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2436                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          179                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123242                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241356                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14409562                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1370775                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       232017                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2155355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2030390                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            784580                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703746                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14275679                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14265742                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9280202                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26371078                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686741                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351908                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9823241                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12073517                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6403342                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208636                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7406785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630062                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2875161     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2052752     27.71%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829422     11.20%     77.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       475631      6.42%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379621      5.13%     89.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157476      2.13%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186203      2.51%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92206      1.24%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       358313      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7406785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9823241                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12073517                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1822020                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110228                       # Number of loads committed
system.switch_cpus1.commit.membars               1658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1731833                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10882054                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246169                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       358313                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25525175                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37852356                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 152768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9823241                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12073517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9823241                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860976                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860976                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161472                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161472                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64827520                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19694124                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18696356                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3332                       # number of misc regfile writes
system.l20.replacements                           511                       # number of replacements
system.l20.tagsinuse                      8190.518530                       # Cycle average of tags in use
system.l20.total_refs                          321576                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8703                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.950017                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          394.599418                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    33.324979                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   229.903507                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7532.690626                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.048169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004068                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.028064                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.919518                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999819                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3324                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1008                       # number of Writeback hits
system.l20.Writeback_hits::total                 1008                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3363                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3364                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3363                       # number of overall hits
system.l20.overall_hits::total                   3364                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          475                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  511                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          475                       # number of demand (read+write) misses
system.l20.demand_misses::total                   511                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          475                       # number of overall misses
system.l20.overall_misses::total                  511                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4813670                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41914840                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       46728510                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4813670                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41914840                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        46728510                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4813670                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41914840                       # number of overall miss cycles
system.l20.overall_miss_latency::total       46728510                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3799                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3836                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1008                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1008                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3838                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3875                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3838                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3875                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.125033                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133212                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.123762                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.131871                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.123762                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.131871                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 133713.055556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 88241.768421                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91445.225049                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 133713.055556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 88241.768421                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91445.225049                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 133713.055556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 88241.768421                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91445.225049                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 350                       # number of writebacks
system.l20.writebacks::total                      350                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          475                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             511                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          475                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              511                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          475                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             511                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4545518                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     38383368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     42928886                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4545518                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     38383368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     42928886                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4545518                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     38383368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     42928886                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.125033                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133212                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.123762                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.131871                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.123762                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.131871                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126264.388889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80807.090526                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84009.561644                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126264.388889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80807.090526                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84009.561644                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126264.388889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80807.090526                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84009.561644                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1049                       # number of replacements
system.l21.tagsinuse                      8190.128897                       # Cycle average of tags in use
system.l21.total_refs                          516481                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9241                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.890163                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          555.273417                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.828101                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   475.015264                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7123.012116                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.067782                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004496                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.057985                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.869508                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999772                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4440                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4441                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2637                       # number of Writeback hits
system.l21.Writeback_hits::total                 2637                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4488                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4489                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4488                       # number of overall hits
system.l21.overall_hits::total                   4489                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1005                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1046                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1008                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1049                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1008                       # number of overall misses
system.l21.overall_misses::total                 1049                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5295360                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     84260168                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       89555528                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       214837                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       214837                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5295360                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     84475005                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        89770365                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5295360                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     84475005                       # number of overall miss cycles
system.l21.overall_miss_latency::total       89770365                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5445                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5487                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2637                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2637                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5496                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5538                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5496                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5538                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184573                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.190632                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.058824                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.058824                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.183406                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.189419                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.183406                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.189419                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 129155.121951                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83840.963184                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85617.139579                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 71612.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 71612.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 129155.121951                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83804.568452                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85577.087703                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 129155.121951                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83804.568452                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85577.087703                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 690                       # number of writebacks
system.l21.writebacks::total                      690                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1005                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1046                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1008                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1049                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1008                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1049                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4981331                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     76423481                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     81404812                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       192097                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       192097                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4981331                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     76615578                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     81596909                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4981331                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     76615578                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     81596909                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184573                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.190632                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.058824                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.183406                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.189419                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.183406                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.189419                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121495.878049                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76043.264677                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77824.868069                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 64032.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 64032.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121495.878049                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76007.517857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77785.423260                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121495.878049                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76007.517857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77785.423260                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.281825                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621902                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1983409.706931                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.281825                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054939                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804939                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1613133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613133                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1613133                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613133                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1613133                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613133                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7108465                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7108465                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7108465                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7108465                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7108465                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7108465                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1613189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1613189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1613189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1613189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1613189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1613189                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 126936.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 126936.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 126936.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 126936.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 126936.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 126936.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4946079                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4946079                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4946079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4946079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4946079                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4946079                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133677.810811                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 133677.810811                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 133677.810811                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 133677.810811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 133677.810811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 133677.810811                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3838                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147903867                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4094                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36126.982658                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.602115                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.397885                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.857821                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.142179                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1081894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1081894                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708744                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708744                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1873                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1873                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1741                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790638                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790638                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790638                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790638                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7414                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7581                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7581                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7581                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7581                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    221802523                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    221802523                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6206960                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6206960                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    228009483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    228009483                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    228009483                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    228009483                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1089308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1089308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1798219                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1798219                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1798219                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1798219                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006806                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006806                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004216                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004216                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004216                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29916.714729                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29916.714729                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37167.425150                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37167.425150                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30076.438860                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30076.438860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30076.438860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30076.438860                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1008                       # number of writebacks
system.cpu0.dcache.writebacks::total             1008                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3615                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          128                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3743                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3743                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3743                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3743                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3799                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3799                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3838                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3838                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     72543793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     72543793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1074410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1074410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     73618203                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     73618203                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     73618203                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     73618203                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002134                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002134                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002134                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002134                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19095.496973                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19095.496973                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27548.974359                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27548.974359                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19181.397342                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19181.397342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19181.397342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19181.397342                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.759231                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998370878                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1934827.282946                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.759231                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060512                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820127                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1496605                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1496605                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1496605                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1496605                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1496605                       # number of overall hits
system.cpu1.icache.overall_hits::total        1496605                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8265617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8265617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8265617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8265617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8265617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8265617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1496664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1496664                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1496664                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1496664                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1496664                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1496664                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 140095.203390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 140095.203390                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 140095.203390                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 140095.203390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 140095.203390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 140095.203390                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5413188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5413188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5413188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5413188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5413188                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5413188                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128885.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128885.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128885.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128885.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128885.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128885.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5496                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157189328                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5752                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27327.769124                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.006076                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.993924                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875024                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124976                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1041664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1041664                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707790                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1666                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1749454                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1749454                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1749454                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1749454                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13663                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13663                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14165                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14165                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14165                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14165                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    579100199                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    579100199                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     38227857                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38227857                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    617328056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    617328056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    617328056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    617328056                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1055327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1055327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       708292                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       708292                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1763619                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1763619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1763619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1763619                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012947                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012947                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000709                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000709                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008032                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008032                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008032                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008032                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42384.556759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42384.556759                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76151.109562                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76151.109562                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43581.225274                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43581.225274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43581.225274                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43581.225274                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        56816                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        56816                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2637                       # number of writebacks
system.cpu1.dcache.writebacks::total             2637                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8218                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          451                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          451                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8669                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8669                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8669                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8669                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5445                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5445                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5496                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5496                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122832095                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122832095                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1245055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1245055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    124077150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    124077150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    124077150                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    124077150                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22558.695133                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22558.695133                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24412.843137                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24412.843137                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22575.900655                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22575.900655                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22575.900655                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22575.900655                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
