read_verilog ../top_mem.v
proc
write_spice sp.sp
write_verilog synth.v
