Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Nov  4 20:10:18 2023
| Host             : DESKTOP-6LT5KNJ running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.165        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.092        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        3 |       --- |             --- |
| Slice Logic              |     0.008 |    14897 |       --- |             --- |
|   LUT as Logic           |     0.006 |     7859 |     20800 |           37.78 |
|   CARRY4                 |    <0.001 |      851 |      8150 |           10.44 |
|   Register               |    <0.001 |     4091 |     41600 |            9.83 |
|   LUT as Distributed RAM |    <0.001 |        6 |      9600 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |      704 |     32600 |            2.16 |
|   BUFG                   |    <0.001 |        8 |        32 |           25.00 |
|   Others                 |     0.000 |      239 |       --- |             --- |
| Signals                  |     0.008 |    11988 |       --- |             --- |
| Block RAM                |     0.056 |       24 |        50 |           48.00 |
| DSPs                     |     0.000 |        6 |        90 |            6.67 |
| I/O                      |     0.008 |       58 |       106 |           54.72 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.165 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.090 |       0.080 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.005 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------+-----------------+
| Clock       | Domain      | Constraint (ns) |
+-------------+-------------+-----------------+
| sys_clk_pin | basys_clock |            10.0 |
+-------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top_module                         |     0.092 |
|   PS2Clk_IOBUF_inst                |     0.000 |
|   PS2Data_IOBUF_inst               |     0.000 |
|   R1                               |    <0.001 |
|   anne1                            |     0.014 |
|     clk1000Hz                      |    <0.001 |
|     clk10Hz                        |    <0.001 |
|     h                              |    <0.001 |
|       clk_5Hz                      |    <0.001 |
|     l                              |     0.010 |
|       a0                           |    <0.001 |
|         a1                         |    <0.001 |
|       b0                           |    <0.001 |
|         B1                         |    <0.001 |
|         B2                         |    <0.001 |
|         B3                         |    <0.001 |
|       btn                          |    <0.001 |
|       c0                           |    <0.001 |
|         C1                         |    <0.001 |
|         C2                         |    <0.001 |
|         C3                         |    <0.001 |
|       clk625MHz                    |    <0.001 |
|       clk_10Hz                     |    <0.001 |
|       d0                           |    <0.001 |
|         C1                         |    <0.001 |
|         C2                         |    <0.001 |
|       disp                         |    <0.001 |
|       f0                           |    <0.001 |
|         F1                         |    <0.001 |
|         F2                         |    <0.001 |
|       g0                           |    <0.001 |
|         G1                         |    <0.001 |
|       h0                           |    <0.001 |
|       i0                           |    <0.001 |
|       j0                           |    <0.001 |
|         J1                         |    <0.001 |
|         J2                         |    <0.001 |
|         J3                         |    <0.001 |
|       k0                           |    <0.001 |
|         C2                         |    <0.001 |
|         K1                         |    <0.001 |
|       l0                           |    <0.001 |
|         L1                         |    <0.001 |
|         L2                         |    <0.001 |
|         L3                         |    <0.001 |
|       m0                           |    <0.001 |
|       n0                           |    <0.001 |
|         N1                         |    <0.001 |
|       sq                           |    <0.001 |
|     m                              |     0.003 |
|       Inst_Ps2Interface            |    <0.001 |
|   clk_10Hz                         |    <0.001 |
|   clk_6p25MHz                      |    <0.001 |
|   easter                           |     0.008 |
|     create1                        |    <0.001 |
|     create2                        |    <0.001 |
|     create3                        |    <0.001 |
|     create4                        |    <0.001 |
|     screenData                     |     0.008 |
|   nolabel_line165                  |     0.004 |
|     audio0                         |    <0.001 |
|     clk20khz                       |    <0.001 |
|     levels                         |    <0.001 |
|       clk20khz                     |    <0.001 |
|       clk2hz                       |    <0.001 |
|     nolabel_line46                 |     0.002 |
|       clk20khz                     |    <0.001 |
|     nolabel_line49                 |    <0.001 |
|       clk20khz                     |    <0.001 |
|   nolabel_line169                  |     0.004 |
|     display                        |    <0.001 |
|       clk_200Hz                    |    <0.001 |
|     oled                           |     0.003 |
|       clk_6p25MHz                  |    <0.001 |
|       display                      |     0.003 |
|         d1                         |    <0.001 |
|           clk_10Hz                 |    <0.001 |
|         d2                         |    <0.001 |
|           clk_10Hz                 |    <0.001 |
|         d3                         |    <0.001 |
|           clk_10Hz                 |    <0.001 |
|         d4                         |    <0.001 |
|           clk_10Hz                 |    <0.001 |
|         nolabel_line84             |     0.002 |
|           clk_10Hz                 |    <0.001 |
|           map                      |    <0.001 |
|   nolabel_line174                  |     0.044 |
|     buttonC                        |     0.000 |
|     buttonD                        |     0.000 |
|     buttonL                        |    <0.001 |
|     buttonR                        |    <0.001 |
|     buttonU                        |     0.000 |
|     clk_100ms                      |    <0.001 |
|     encrypt                        |     0.026 |
|       image                        |     0.025 |
|       nolabel_line64               |    <0.001 |
|       originalData_reg_0_15_0_0    |    <0.001 |
|       originalData_reg_0_15_0_0__0 |    <0.001 |
|       originalData_reg_0_63_0_0    |    <0.001 |
|     inputmessage                   |    <0.001 |
|       char1                        |    <0.001 |
|       char10                       |    <0.001 |
|       char11                       |    <0.001 |
|       char2                        |    <0.001 |
|       char3                        |    <0.001 |
|       char4                        |    <0.001 |
|       char5                        |    <0.001 |
|       char6                        |    <0.001 |
|       char7                        |    <0.001 |
|       char8                        |    <0.001 |
|       char9                        |    <0.001 |
|       selection                    |    <0.001 |
|     messageScreen                  |     0.008 |
|     nolabel_line70                 |     0.008 |
|       nolabel_line37               |     0.008 |
|       nolabel_line38               |    <0.001 |
|     segmentDisplay                 |    <0.001 |
|       nolabel_line33               |    <0.001 |
|   nolabel_line176                  |     0.008 |
|   nolabel_line177                  |    <0.001 |
|   nolabel_line91                   |    <0.001 |
+------------------------------------+-----------+


