
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Fri Sep  5 01:25:02 2025

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "/home/jessica/GITHUB/EchoCore/ultrasound/libero/designer/top/synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 4 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                             Ending                                                               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk                                                              top|clk                                                              |     10.000           |     No paths         |     No paths         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_0|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_1|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_2|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_3|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_4|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_5|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_6|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_7|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_8|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_9|N_20_inferred_clock                                     |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_10|N_20_inferred_clock                                    |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_11|N_20_inferred_clock                                    |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_12|N_20_inferred_clock                                    |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_13|N_20_inferred_clock                                    |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_14|N_20_inferred_clock                                    |     No paths         |     No paths         |     Diff grp         |     No paths                         
top|clk                                                              delay_calc_15|N_20_inferred_clock                                    |     No paths         |     No paths         |     Diff grp         |     No paths                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_0|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_1|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_2|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_3|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_4|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_5|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_6|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_7|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_8|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_9|N_20_inferred_clock                                     top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_10|N_20_inferred_clock                                    top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_11|N_20_inferred_clock                                    top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_12|N_20_inferred_clock                                    top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_13|N_20_inferred_clock                                    top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_14|N_20_inferred_clock                                    top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
delay_calc_15|N_20_inferred_clock                                    top|clk                                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
=====================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:comp_frac[0]
p:comp_frac[1]
p:comp_frac[2]
p:comp_frac[3]
p:comp_frac[4]
p:comp_frac[5]
p:comp_frac[6]
p:comp_frac[7]
p:comp_frac[8]
p:comp_frac[9]
p:comp_frac[10]
p:comp_frac[11]
p:comp_frac[12]
p:comp_frac[13]
p:comp_frac[14]
p:comp_frac[15]
p:comp_frac[16]
p:comp_int[0]
p:comp_int[1]
p:comp_int[2]
p:comp_int[3]
p:comp_int[4]
p:comp_int[5]
p:log_in_ready
p:reset


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
