

================================================================
== Vitis HLS Report for 'load_input_tile_block_from_DRAM_0_0'
================================================================
* Date:           Wed Mar 22 12:24:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14366|    14366|  0.144 ms|  0.144 ms|  14366|  14366|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                            |                                                                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                          Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70  |load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI  |    14364|    14364|  0.144 ms|  0.144 ms|  14364|  14364|       no|
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    2845|  11855|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     38|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2888|  11940|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                          Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70  |load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI  |        0|   1|  2845|  11822|    0|
    |mul_4ns_7ns_10_1_1_U13                                                                      |mul_4ns_7ns_10_1_1                                                                |        0|   0|     0|     33|    0|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                                       |                                                                                  |        0|   1|  2845|  11855|    0|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_133_p2      |         +|   0|  0|  12|          11|           3|
    |add_ln52_fu_140_p2      |         +|   0|  0|  12|          12|           3|
    |width_offset_fu_122_p2  |         +|   0|  0|  12|          11|          11|
    |p_mid132_fu_147_p2      |      icmp|   0|  0|  11|          11|          10|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  47|          45|          27|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |m_axi_fm_ARVALID  |   9|          2|    1|          2|
    |m_axi_fm_RREADY   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  38|          8|    3|          8|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                  | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln42_reg_170                                                                                         |  11|   0|   11|          0|
    |add_ln52_reg_175                                                                                         |   9|   0|   12|          3|
    |ap_CS_fsm                                                                                                |   3|   0|    3|          0|
    |grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70_ap_start_reg  |   1|   0|    1|          0|
    |height_offset_reg_154                                                                                    |  10|   0|   10|          0|
    |p_mid132_reg_180                                                                                         |   1|   0|    1|          0|
    |width_offset_reg_165                                                                                     |   8|   0|   11|          3|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                    |  43|   0|   49|          6|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|in_fm_buf_address0  |  out|    8|   ap_memory|                            in_fm_buf|         array|
|in_fm_buf_ce0       |  out|    1|   ap_memory|                            in_fm_buf|         array|
|in_fm_buf_we0       |  out|    1|   ap_memory|                            in_fm_buf|         array|
|in_fm_buf_d0        |  out|  736|   ap_memory|                            in_fm_buf|         array|
|in_fm_buf_q0        |   in|  736|   ap_memory|                            in_fm_buf|         array|
|m_axi_fm_AWVALID    |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWREADY    |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWADDR     |  out|   64|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWID       |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWLEN      |  out|   32|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWSIZE     |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWBURST    |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWLOCK     |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWCACHE    |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWPROT     |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWQOS      |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWREGION   |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWUSER     |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WVALID     |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WREADY     |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WDATA      |  out|   16|       m_axi|                                   fm|       pointer|
|m_axi_fm_WSTRB      |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_WLAST      |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WID        |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WUSER      |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARVALID    |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARREADY    |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARADDR     |  out|   64|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARID       |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARLEN      |  out|   32|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARSIZE     |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARBURST    |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARLOCK     |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARCACHE    |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARPROT     |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARQOS      |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARREGION   |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARUSER     |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RVALID     |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RREADY     |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RDATA      |   in|   16|       m_axi|                                   fm|       pointer|
|m_axi_fm_RLAST      |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RID        |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RFIFONUM   |   in|   10|       m_axi|                                   fm|       pointer|
|m_axi_fm_RUSER      |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RRESP      |   in|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_BVALID     |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_BREADY     |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_BRESP      |   in|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_BID        |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_BUSER      |   in|    1|       m_axi|                                   fm|       pointer|
|in_fm               |   in|   64|     ap_none|                                in_fm|        scalar|
|ti                  |   in|    4|     ap_none|                                   ti|        scalar|
|tj                  |   in|    5|     ap_none|                                   tj|        scalar|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ti_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti"   --->   Operation 4 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ti_cast = zext i4 %ti_read"   --->   Operation 5 'zext' 'ti_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.74ns)   --->   "%height_offset = mul i10 %ti_cast, i10 46" [utils.cpp:30]   --->   Operation 6 'mul' 'height_offset' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj"   --->   Operation 7 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%in_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_fm"   --->   Operation 8 'read' 'in_fm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %height_offset" [utils.cpp:30]   --->   Operation 9 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:31]   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %shl_ln" [utils.cpp:31]   --->   Operation 11 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln31_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:31]   --->   Operation 12 'bitconcatenate' 'shl_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %shl_ln31_1" [utils.cpp:31]   --->   Operation 13 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%width_offset = add i11 %zext_ln31, i11 %zext_ln31_1" [utils.cpp:31]   --->   Operation 14 'add' 'width_offset' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i11 %width_offset" [utils.cpp:31]   --->   Operation 15 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln42 = add i11 %zext_ln30, i11 2045" [utils.cpp:42]   --->   Operation 16 'add' 'add_ln42' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln52 = add i12 %zext_ln31_2, i12 4093" [utils.cpp:52]   --->   Operation 17 'add' 'add_ln52' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.88ns)   --->   "%p_mid132 = icmp_ugt  i11 %add_ln42, i11 735" [utils.cpp:42]   --->   Operation 18 'icmp' 'p_mid132' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i10 %height_offset, i64 %in_fm_read, i1 %p_mid132, i736 %in_fm_buf, i11 %width_offset, i12 %add_ln52, i16 %fm" [utils.cpp:42]   --->   Operation 19 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i10 %height_offset, i64 %in_fm_read, i1 %p_mid132, i736 %in_fm_buf, i11 %width_offset, i12 %add_ln52, i16 %fm" [utils.cpp:42]   --->   Operation 21 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [utils.cpp:57]   --->   Operation 22 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_fm_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ti]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti_read           (read          ) [ 0000]
ti_cast           (zext          ) [ 0000]
height_offset     (mul           ) [ 0011]
tj_read           (read          ) [ 0000]
in_fm_read        (read          ) [ 0001]
zext_ln30         (zext          ) [ 0000]
shl_ln            (bitconcatenate) [ 0000]
zext_ln31         (zext          ) [ 0000]
shl_ln31_1        (bitconcatenate) [ 0000]
zext_ln31_1       (zext          ) [ 0000]
width_offset      (add           ) [ 0001]
zext_ln31_2       (zext          ) [ 0000]
add_ln42          (add           ) [ 0001]
add_ln52          (add           ) [ 0001]
p_mid132          (icmp          ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
call_ln42         (call          ) [ 0000]
ret_ln57          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_fm_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_fm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ti">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tj">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tj"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ti_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tj_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tj_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in_fm_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_fm_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="1"/>
<pin id="74" dir="0" index="3" bw="64" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="0" index="5" bw="736" slack="0"/>
<pin id="77" dir="0" index="6" bw="11" slack="0"/>
<pin id="78" dir="0" index="7" bw="12" slack="0"/>
<pin id="79" dir="0" index="8" bw="16" slack="0"/>
<pin id="80" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="ti_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="height_offset_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="7" slack="0"/>
<pin id="92" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="height_offset/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln30_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shl_ln_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln31_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shl_ln31_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln31_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="width_offset_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_offset/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln31_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln42_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln52_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_mid132_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid132/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="height_offset_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="height_offset "/>
</bind>
</comp>

<comp id="160" class="1005" name="in_fm_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_fm_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="width_offset_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="1"/>
<pin id="167" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="width_offset "/>
</bind>
</comp>

<comp id="170" class="1005" name="add_ln42_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="175" class="1005" name="add_ln52_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="1"/>
<pin id="177" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_mid132_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid132 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="64" pin="2"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="58" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="58" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="106" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="2"/><net_sink comp="70" pin=6"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="95" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="144"><net_src comp="129" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="2"/><net_sink comp="70" pin=7"/></net>

<net id="151"><net_src comp="133" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="2"/><net_sink comp="70" pin=4"/></net>

<net id="157"><net_src comp="89" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="163"><net_src comp="64" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="168"><net_src comp="122" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="70" pin=6"/></net>

<net id="173"><net_src comp="133" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="178"><net_src comp="140" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="70" pin=7"/></net>

<net id="183"><net_src comp="147" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="70" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_fm_buf | {2 3 }
	Port: fm | {}
 - Input state : 
	Port: load_input_tile_block_from_DRAM.0.0 : in_fm_buf | {2 3 }
	Port: load_input_tile_block_from_DRAM.0.0 : fm | {2 3 }
	Port: load_input_tile_block_from_DRAM.0.0 : in_fm | {2 }
	Port: load_input_tile_block_from_DRAM.0.0 : ti | {1 }
	Port: load_input_tile_block_from_DRAM.0.0 : tj | {2 }
  - Chain level:
	State 1
		height_offset : 1
	State 2
		zext_ln31 : 1
		zext_ln31_1 : 1
		width_offset : 2
		zext_ln31_2 : 3
		add_ln42 : 1
		add_ln52 : 4
		p_mid132 : 2
		call_ln42 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70 |    1    |  1.588  |   2545  |   5092  |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     width_offset_fu_122                                    |    0    |    0    |    0    |    13   |
|    add   |                                       add_ln42_fu_133                                      |    0    |    0    |    0    |    13   |
|          |                                       add_ln52_fu_140                                      |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                     height_offset_fu_89                                    |    0    |    0    |    0    |    33   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                       p_mid132_fu_147                                      |    0    |    0    |    0    |    11   |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     ti_read_read_fu_52                                     |    0    |    0    |    0    |    0    |
|   read   |                                     tj_read_read_fu_58                                     |    0    |    0    |    0    |    0    |
|          |                                    in_fm_read_read_fu_64                                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        ti_cast_fu_85                                       |    0    |    0    |    0    |    0    |
|          |                                       zext_ln30_fu_95                                      |    0    |    0    |    0    |    0    |
|   zext   |                                      zext_ln31_fu_106                                      |    0    |    0    |    0    |    0    |
|          |                                     zext_ln31_1_fu_118                                     |    0    |    0    |    0    |    0    |
|          |                                     zext_ln31_2_fu_129                                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                        shl_ln_fu_98                                        |    0    |    0    |    0    |    0    |
|          |                                      shl_ln31_1_fu_110                                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                            |    1    |  1.588  |   2545  |   5174  |
|----------|--------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln42_reg_170  |   11   |
|   add_ln52_reg_175  |   12   |
|height_offset_reg_154|   10   |
|  in_fm_read_reg_160 |   64   |
|   p_mid132_reg_180  |    1   |
| width_offset_reg_165|   11   |
+---------------------+--------+
|        Total        |   109  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70 |  p1  |   2  |  11  |   22   ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70 |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70 |  p4  |   2  |   1  |    2   ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70 |  p6  |   2  |  11  |   22   ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_70 |  p7  |   2  |  12  |   24   ||    9    |
|--------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                           |      |      |      |   198  ||   7.94  ||    45   |
|--------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |  2545  |  5174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |  2654  |  5219  |
+-----------+--------+--------+--------+--------+
