// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_ac_e
//
// Generated
//  by:  wig
//  on:  Wed Aug 18 12:44:01 2004
//  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../constant.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_ac_e.v,v 1.3 2004/08/18 10:47:10 wig Exp $
// $Date: 2004/08/18 10:47:10 $
// $Log: inst_ac_e.v,v $
// Revision 1.3  2004/08/18 10:47:10  wig
// reworked some testcases
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.45 2004/08/09 15:48:14 wig Exp 
//
// Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_ac_e
//

	// No `defines in this module

module inst_ac_e
	//
	// Generated module inst_ac
	//
		(
		bus20040728_oc
		);
		// Generated Module Outputs:
		output		bus20040728_oc;
		// Generated Wires:
		wire		bus20040728_oc;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_ac_e
//
//
//!End of Module/s
// --------------------------------------------------------------
