{
  "name": "core_arch::x86::avx::_mm_testc_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::sse::_mm_andnot_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Bitwise AND-NOT of packed single-precision (32-bit) floating-point\n elements.\n\n Computes `!a & b` for each bit in `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_andnot_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "intrinsics::simd::simd_lt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_reduce_or": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Logical \"ors\" all elements together.\n\n `T` must be a vector of integers or floats.\n\n `U` must be the element type of `T`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::i32x4": [
      "Plain"
    ]
  },
  "path": 6026,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:2230:1: 2235:2",
  "src": "pub fn _mm_testc_ps(a: __m128, b: __m128) -> i32 {\n    unsafe {\n        let r: i32x4 = simd_lt(transmute(_mm_andnot_ps(a, b)), i32x4::ZERO);\n        (0i32 == simd_reduce_or(r)) as i32\n    }\n}",
  "mir": "fn core_arch::x86::avx::_mm_testc_ps(_1: core_arch::x86::__m128, _2: core_arch::x86::__m128) -> i32 {\n    let mut _0: i32;\n    let  _3: core_arch::simd::i32x4;\n    let mut _4: core_arch::simd::i32x4;\n    let mut _5: core_arch::x86::__m128;\n    let mut _6: bool;\n    let mut _7: i32;\n    debug a => _1;\n    debug b => _2;\n    debug r => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::sse::_mm_andnot_ps(_1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = move _5 as core_arch::simd::i32x4;\n        StorageDead(_5);\n        _3 = intrinsics::simd::simd_lt::<core_arch::simd::i32x4, core_arch::simd::i32x4>(move _4, core_arch::simd::i32x4::ZERO) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = intrinsics::simd::simd_reduce_or::<core_arch::simd::i32x4, i32>(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _6 = Eq(0_i32, move _7);\n        StorageDead(_7);\n        _0 = move _6 as i32;\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Computes the bitwise AND of 128 bits (representing single-precision (32-bit)\n floating-point elements) in `a` and `b`, producing an intermediate 128-bit\n value, and set `ZF` to 1 if the sign bit of each 32-bit element in the\n intermediate value is zero, otherwise set `ZF` to 0. Compute the bitwise\n NOT of `a` and then AND with `b`, producing an intermediate value, and set\n `CF` to 1 if the sign bit of each 32-bit element in the intermediate value\n is zero, otherwise set `CF` to 0. Return the `CF` value.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_testc_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}