module module_0 (
    output id_1,
    input [id_1 : id_1] id_2,
    output logic [1 'b0 : id_1] id_3
);
  logic id_4 (
      id_1,
      id_3,
      id_1
  );
  id_5 id_6 (
      .id_4(id_3),
      .id_1(id_4),
      .id_3(id_3),
      .id_1(id_2),
      .id_4(id_4),
      .id_3(id_4),
      .id_4(id_2),
      .id_3(id_1),
      .id_3(id_3)
  );
  generate
    assign id_2[id_3] = id_6;
  endgenerate
endmodule
