09:43:31 INFO  : Registering command handlers for SDK TCF services
09:43:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Timer_PWM\Timer_PWM.sdk\temp_xsdb_launch_script.tcl
09:43:39 INFO  : XSCT server has started successfully.
09:43:41 INFO  : Successfully done setting XSCT server connection channel  
09:43:41 INFO  : Successfully done setting SDK workspace  
09:43:41 INFO  : Processing command line option -hwspec C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper.hdf.
10:28:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Timer_PWM\Timer_PWM.sdk\temp_xsdb_launch_script.tcl
10:28:17 INFO  : XSCT server has started successfully.
10:28:18 INFO  : Successfully done setting XSCT server connection channel  
10:28:18 INFO  : Successfully done setting SDK workspace  
10:28:20 INFO  : Registering command handlers for SDK TCF services
10:28:20 INFO  : Processing command line option -hwspec C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper.hdf.
10:28:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:21:56 INFO  : Registering command handlers for SDK TCF services
16:21:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Timer_PWM\Timer_PWM.sdk\temp_xsdb_launch_script.tcl
16:22:04 INFO  : XSCT server has started successfully.
16:22:04 INFO  : Successfully done setting XSCT server connection channel  
16:22:06 INFO  : Processing command line option -hwspec C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper.hdf.
16:22:06 INFO  : Successfully done setting SDK workspace  
16:22:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:34:27 INFO  : Registering command handlers for SDK TCF services
21:34:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Timer_PWM\Timer_PWM.sdk\temp_xsdb_launch_script.tcl
21:34:38 INFO  : XSCT server has started successfully.
21:34:38 INFO  : Successfully done setting XSCT server connection channel  
21:34:41 INFO  : Processing command line option -hwspec C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper.hdf.
21:34:41 INFO  : Successfully done setting SDK workspace  
21:34:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:34:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:35:43 INFO  : 'fpga -state' command is executed.
21:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:43 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:35:43 INFO  : 'jtag frequency' command is executed.
21:35:43 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:45 INFO  : Context for 'APU' is selected.
21:35:45 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:45 INFO  : Context for 'APU' is selected.
21:35:45 INFO  : 'stop' command is executed.
21:35:45 INFO  : 'ps7_init' command is executed.
21:35:45 INFO  : 'ps7_post_config' command is executed.
21:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:46 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:46 INFO  : Memory regions updated for context APU
21:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:46 INFO  : 'con' command is executed.
21:35:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:35:46 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
21:40:15 INFO  : Disconnected from the channel tcfchan#1.
21:41:52 INFO  : Registering command handlers for SDK TCF services
21:41:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Timer_PWM\Timer_PWM.sdk\temp_xsdb_launch_script.tcl
21:42:01 INFO  : XSCT server has started successfully.
21:42:01 INFO  : Successfully done setting XSCT server connection channel  
21:42:03 INFO  : Successfully done setting SDK workspace  
21:42:03 INFO  : Processing command line option -hwspec C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper.hdf.
21:42:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:42:27 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:43:01 INFO  : 'fpga -state' command is executed.
21:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:19 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:43:20 INFO  : 'jtag frequency' command is executed.
21:43:20 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:20 INFO  : Context for 'APU' is selected.
21:43:20 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:20 INFO  : Context for 'APU' is selected.
21:43:20 INFO  : 'stop' command is executed.
21:43:22 INFO  : 'ps7_init' command is executed.
21:43:22 INFO  : 'ps7_post_config' command is executed.
21:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:22 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:22 INFO  : Memory regions updated for context APU
21:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:23 INFO  : 'con' command is executed.
21:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:43:23 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
21:43:55 INFO  : Disconnected from the channel tcfchan#1.
21:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:43:59 INFO  : 'fpga -state' command is executed.
21:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:18 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:44:18 INFO  : 'jtag frequency' command is executed.
21:44:18 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:18 INFO  : Context for 'APU' is selected.
21:44:23 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:23 INFO  : Context for 'APU' is selected.
21:44:23 INFO  : 'stop' command is executed.
21:44:24 INFO  : 'ps7_init' command is executed.
21:44:24 INFO  : 'ps7_post_config' command is executed.
21:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:25 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:25 INFO  : Memory regions updated for context APU
21:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:25 INFO  : 'con' command is executed.
21:44:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:44:25 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
21:52:17 INFO  : Disconnected from the channel tcfchan#2.
21:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:52:21 INFO  : 'fpga -state' command is executed.
21:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:40 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:52:40 INFO  : 'jtag frequency' command is executed.
21:52:40 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:40 INFO  : Context for 'APU' is selected.
21:52:44 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:44 INFO  : Context for 'APU' is selected.
21:52:44 INFO  : 'stop' command is executed.
21:52:44 INFO  : 'ps7_init' command is executed.
21:52:45 INFO  : 'ps7_post_config' command is executed.
21:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:45 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:45 INFO  : Memory regions updated for context APU
21:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:45 INFO  : 'con' command is executed.
21:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:52:45 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
21:55:17 INFO  : Disconnected from the channel tcfchan#3.
21:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:55:21 INFO  : 'fpga -state' command is executed.
21:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:40 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:55:40 INFO  : 'jtag frequency' command is executed.
21:55:40 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:40 INFO  : Context for 'APU' is selected.
21:55:44 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:44 INFO  : Context for 'APU' is selected.
21:55:44 INFO  : 'stop' command is executed.
21:55:45 INFO  : 'ps7_init' command is executed.
21:55:45 INFO  : 'ps7_post_config' command is executed.
21:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:45 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:45 INFO  : Memory regions updated for context APU
21:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:46 INFO  : 'con' command is executed.
21:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:55:46 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
21:57:40 INFO  : Disconnected from the channel tcfchan#4.
21:57:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:57:44 INFO  : 'fpga -state' command is executed.
21:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:03 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:58:03 INFO  : 'jtag frequency' command is executed.
21:58:03 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:03 INFO  : Context for 'APU' is selected.
21:58:07 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:07 INFO  : Context for 'APU' is selected.
21:58:07 INFO  : 'stop' command is executed.
21:58:07 INFO  : 'ps7_init' command is executed.
21:58:07 INFO  : 'ps7_post_config' command is executed.
21:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:08 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:08 INFO  : Memory regions updated for context APU
21:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:08 INFO  : 'con' command is executed.
21:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:58:08 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
21:58:46 INFO  : Disconnected from the channel tcfchan#5.
21:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
21:58:50 INFO  : 'fpga -state' command is executed.
21:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:09 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
21:59:09 INFO  : 'jtag frequency' command is executed.
21:59:09 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:09 INFO  : Context for 'APU' is selected.
21:59:12 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:12 INFO  : Context for 'APU' is selected.
21:59:12 INFO  : 'stop' command is executed.
21:59:13 INFO  : 'ps7_init' command is executed.
21:59:13 INFO  : 'ps7_post_config' command is executed.
21:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:13 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:13 INFO  : Memory regions updated for context APU
21:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:13 INFO  : 'con' command is executed.
21:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

21:59:13 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:00:16 INFO  : Disconnected from the channel tcfchan#6.
22:00:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:00:20 INFO  : 'fpga -state' command is executed.
22:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:39 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:00:39 INFO  : 'jtag frequency' command is executed.
22:00:39 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:39 INFO  : Context for 'APU' is selected.
22:00:41 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:41 INFO  : Context for 'APU' is selected.
22:00:41 INFO  : 'stop' command is executed.
22:00:42 INFO  : 'ps7_init' command is executed.
22:00:42 INFO  : 'ps7_post_config' command is executed.
22:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:42 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:42 INFO  : Memory regions updated for context APU
22:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:42 INFO  : 'con' command is executed.
22:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:00:42 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:12:06 INFO  : Disconnected from the channel tcfchan#7.
22:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:12:51 INFO  : 'fpga -state' command is executed.
22:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:10 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:13:10 INFO  : 'jtag frequency' command is executed.
22:13:10 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:10 INFO  : Context for 'APU' is selected.
22:13:10 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:10 INFO  : Context for 'APU' is selected.
22:13:10 INFO  : 'stop' command is executed.
22:13:10 INFO  : 'ps7_init' command is executed.
22:13:10 INFO  : 'ps7_post_config' command is executed.
22:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:11 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:11 INFO  : Memory regions updated for context APU
22:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:11 INFO  : 'con' command is executed.
22:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:13:11 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:22:13 INFO  : Disconnected from the channel tcfchan#8.
22:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:22:17 INFO  : 'fpga -state' command is executed.
22:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:35 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:22:35 INFO  : 'jtag frequency' command is executed.
22:22:35 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:35 INFO  : Context for 'APU' is selected.
22:22:39 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:39 INFO  : Context for 'APU' is selected.
22:22:39 INFO  : 'stop' command is executed.
22:22:39 INFO  : 'ps7_init' command is executed.
22:22:39 INFO  : 'ps7_post_config' command is executed.
22:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:40 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:40 INFO  : Memory regions updated for context APU
22:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:40 INFO  : 'con' command is executed.
22:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:22:40 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:23:39 INFO  : Disconnected from the channel tcfchan#9.
22:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:23:44 INFO  : 'fpga -state' command is executed.
22:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:02 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:24:02 INFO  : 'jtag frequency' command is executed.
22:24:02 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:02 INFO  : Context for 'APU' is selected.
22:24:06 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:06 INFO  : Context for 'APU' is selected.
22:24:06 INFO  : 'stop' command is executed.
22:24:06 INFO  : 'ps7_init' command is executed.
22:24:06 INFO  : 'ps7_post_config' command is executed.
22:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:07 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:07 INFO  : Memory regions updated for context APU
22:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:07 INFO  : 'con' command is executed.
22:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:24:07 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:26:13 INFO  : Disconnected from the channel tcfchan#10.
22:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:26:17 INFO  : 'fpga -state' command is executed.
22:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:36 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:26:36 INFO  : 'jtag frequency' command is executed.
22:26:36 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:36 INFO  : Context for 'APU' is selected.
22:26:39 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:39 INFO  : Context for 'APU' is selected.
22:26:39 INFO  : 'stop' command is executed.
22:26:39 INFO  : 'ps7_init' command is executed.
22:26:39 INFO  : 'ps7_post_config' command is executed.
22:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:40 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:40 INFO  : Memory regions updated for context APU
22:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:40 INFO  : 'con' command is executed.
22:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:26:40 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:52:38 INFO  : Disconnected from the channel tcfchan#11.
22:52:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:52:43 INFO  : 'fpga -state' command is executed.
22:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:01 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:53:01 INFO  : 'jtag frequency' command is executed.
22:53:01 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:01 INFO  : Context for 'APU' is selected.
22:53:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:04 INFO  : Context for 'APU' is selected.
22:53:04 INFO  : 'stop' command is executed.
22:53:05 INFO  : 'ps7_init' command is executed.
22:53:05 INFO  : 'ps7_post_config' command is executed.
22:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:05 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:05 INFO  : Memory regions updated for context APU
22:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:06 INFO  : 'con' command is executed.
22:53:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:53:06 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:55:36 INFO  : Disconnected from the channel tcfchan#12.
22:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279572676A" && level==0} -index 1' command is executed.
22:55:40 INFO  : 'fpga -state' command is executed.
22:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:59 INFO  : Jtag cable 'Digilent Zybo 210279572676A' is selected.
22:55:59 INFO  : 'jtag frequency' command is executed.
22:55:59 INFO  : Sourcing of 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:59 INFO  : Context for 'APU' is selected.
22:56:02 INFO  : Hardware design information is loaded from 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:02 INFO  : Context for 'APU' is selected.
22:56:02 INFO  : 'stop' command is executed.
22:56:03 INFO  : 'ps7_init' command is executed.
22:56:03 INFO  : 'ps7_post_config' command is executed.
22:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:03 INFO  : The application 'C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
loadhw -hw C:/FPGA/Timer_PWM/Timer_PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
dow C:/FPGA/Timer_PWM/Timer_PWM.sdk/Timer_PWM_AXI/Debug/Timer_PWM_AXI.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:03 INFO  : Memory regions updated for context APU
22:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:04 INFO  : 'con' command is executed.
22:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279572676A"} -index 0
con
----------------End of Script----------------

22:56:04 INFO  : Launch script is exported to file 'C:\FPGA\Timer_PWM\Timer_PWM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_pwm_axi.elf_on_local.tcl'
22:58:45 INFO  : Disconnected from the channel tcfchan#13.
