/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  reg [29:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  reg [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  reg [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_3z ? celloutsig_0_18z[7] : celloutsig_0_17z);
  assign celloutsig_0_10z = !(in_data[86] ? celloutsig_0_7z[0] : celloutsig_0_0z[7]);
  assign celloutsig_0_20z = !(celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_18z[15]);
  assign celloutsig_0_26z = !(celloutsig_0_2z ? celloutsig_0_12z[3] : celloutsig_0_11z[1]);
  assign celloutsig_0_1z = ~(in_data[30] | celloutsig_0_0z[9]);
  assign celloutsig_0_3z = celloutsig_0_0z[16] | ~(celloutsig_0_0z[8]);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_1z);
  assign celloutsig_0_5z = celloutsig_0_0z[8] | ~(celloutsig_0_1z);
  assign celloutsig_0_65z = celloutsig_0_35z[2] | ~(celloutsig_0_13z[2]);
  assign celloutsig_1_19z = celloutsig_1_8z[5] | celloutsig_1_4z;
  assign celloutsig_0_17z = celloutsig_0_0z[12] | celloutsig_0_12z[4];
  assign celloutsig_1_4z = in_data[154] ^ celloutsig_1_1z[7];
  assign celloutsig_1_2z = { celloutsig_1_1z[11:1], celloutsig_1_0z } > in_data[152:139];
  assign celloutsig_0_16z = celloutsig_0_7z[3:1] <= celloutsig_0_6z[2:0];
  assign celloutsig_0_30z = { celloutsig_0_19z[0], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_14z } <= in_data[40:20];
  assign celloutsig_0_29z = ! { celloutsig_0_19z[11:8], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z[4:1], celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_34z = celloutsig_0_17z & ~(celloutsig_0_18z[1]);
  assign celloutsig_1_6z = { in_data[176:174], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[7:3] };
  assign celloutsig_0_12z = { in_data[18:3], celloutsig_0_8z } % { 1'h1, celloutsig_0_0z[15:11], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_19z[10:8], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z[4:2] } % { 1'h1, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_1_8z = celloutsig_1_6z * { celloutsig_1_1z[6:2], celloutsig_1_3z };
  assign celloutsig_0_24z = celloutsig_0_18z[12:3] * { celloutsig_0_12z[9:1], celloutsig_0_1z };
  assign { celloutsig_0_19z[12:8], celloutsig_0_19z[0] } = celloutsig_0_4z ? { celloutsig_0_18z[12:8], celloutsig_0_8z } : { celloutsig_0_18z[11:7], celloutsig_0_9z };
  assign celloutsig_0_41z = { celloutsig_0_0z[12], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_10z } != { celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_30z };
  assign celloutsig_0_25z = { celloutsig_0_22z[6:2], celloutsig_0_9z } != { celloutsig_0_24z[6:2], celloutsig_0_20z };
  assign celloutsig_1_3z = { celloutsig_1_1z[11:3], celloutsig_1_2z } !== in_data[141:132];
  assign celloutsig_0_36z = | { celloutsig_0_13z[29:12], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_8z = | { celloutsig_0_7z[2:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_15z = | celloutsig_0_14z[6:2];
  assign celloutsig_0_0z = in_data[38:22] >> in_data[52:36];
  assign celloutsig_0_35z = celloutsig_0_13z[10:3] >> { celloutsig_0_18z[11:6], celloutsig_0_29z, celloutsig_0_31z };
  assign celloutsig_0_66z = { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_41z } >> { celloutsig_0_35z[2:1], celloutsig_0_30z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:1], celloutsig_0_4z } >> { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z } >> celloutsig_0_13z[23:10];
  assign celloutsig_0_11z = in_data[18:14] >> { celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_13z[19:6], celloutsig_0_1z, celloutsig_0_10z } - { celloutsig_0_14z[10:0], celloutsig_0_6z, celloutsig_0_3z };
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[172:170];
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 12'h000;
    else if (clkin_data[0]) celloutsig_1_1z = in_data[120:109];
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_6z = in_data[55:52];
  always_latch
    if (clkin_data[160]) celloutsig_1_18z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_18z = celloutsig_1_1z;
  always_latch
    if (!clkin_data[96]) celloutsig_0_13z = 30'h00000000;
    else if (celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_0z[14:2], celloutsig_0_12z };
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_4z) | (celloutsig_0_8z & celloutsig_0_3z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z[0]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_0_19z[7:1] = { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
