
25_InterractingWithDrivers-UARTRx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fe4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080051b4  080051b4  000061b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005204  08005204  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005204  08005204  00006204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800520c  0800520c  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800520c  0800520c  0000620c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005210  08005210  00006210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005214  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a0c  20000010  08005224  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a1c  08005224  00007a1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ea9  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003638  00000000  00000000  0001eee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  00022528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101d  00000000  00000000  000239f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002385c  00000000  00000000  00024a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001751c  00000000  00000000  00048269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db511  00000000  00000000  0005f785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013ac96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056f0  00000000  00000000  0013acdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001403cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000010 	.word	0x20000010
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800519c 	.word	0x0800519c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000014 	.word	0x20000014
 800020c:	0800519c 	.word	0x0800519c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <read_analog_sensor>:

}


uint32_t read_analog_sensor(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
	ADC1->CR2 |= (1U<<30); //Start conversion
 8000540:	4b09      	ldr	r3, [pc, #36]	@ (8000568 <read_analog_sensor+0x2c>)
 8000542:	689b      	ldr	r3, [r3, #8]
 8000544:	4a08      	ldr	r2, [pc, #32]	@ (8000568 <read_analog_sensor+0x2c>)
 8000546:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800054a:	6093      	str	r3, [r2, #8]
	while(!(ADC1->SR & 2)){} //Wait for conversion to complete
 800054c:	bf00      	nop
 800054e:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <read_analog_sensor+0x2c>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	f003 0302 	and.w	r3, r3, #2
 8000556:	2b00      	cmp	r3, #0
 8000558:	d0f9      	beq.n	800054e <read_analog_sensor+0x12>

	return ADC1->DR;
 800055a:	4b03      	ldr	r3, [pc, #12]	@ (8000568 <read_analog_sensor+0x2c>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c


}
 800055e:	4618      	mov	r0, r3
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	40012000 	.word	0x40012000

0800056c <read_digital_sensor>:
	RCC->AHB1ENR |= 4;

}

uint8_t read_digital_sensor(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
	if(GPIOC->IDR & 0x2000)
 8000570:	4b06      	ldr	r3, [pc, #24]	@ (800058c <read_digital_sensor+0x20>)
 8000572:	691b      	ldr	r3, [r3, #16]
 8000574:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <read_digital_sensor+0x14>
	{
		return 1;
 800057c:	2301      	movs	r3, #1
 800057e:	e000      	b.n	8000582 <read_digital_sensor+0x16>
	}
	else
	{
		return 0;
 8000580:	2300      	movs	r3, #0
	}
}
 8000582:	4618      	mov	r0, r3
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr
 800058c:	40020800 	.word	0x40020800

08000590 <main>:
#define STACK_SIZE 128 //128 * 4 = 512 bytes

static QueueHandle_t uart2_BytesReceived = NULL;

int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af02      	add	r7, sp, #8


  HAL_Init(); //hardware abstraction layer
 8000596:	f000 fad9 	bl	8000b4c <HAL_Init>
  SystemClock_Config();
 800059a:	f000 f863 	bl	8000664 <SystemClock_Config>
  MX_GPIO_Init();
 800059e:	f000 f8cf 	bl	8000740 <MX_GPIO_Init>



  //taskIDLE_Priority basically is lowest priority
  xTaskCreate(polledUartReceive, "polledUartRx", STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, NULL);
 80005a2:	2300      	movs	r3, #0
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2302      	movs	r3, #2
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	2300      	movs	r3, #0
 80005ac:	2280      	movs	r2, #128	@ 0x80
 80005ae:	4912      	ldr	r1, [pc, #72]	@ (80005f8 <main+0x68>)
 80005b0:	4812      	ldr	r0, [pc, #72]	@ (80005fc <main+0x6c>)
 80005b2:	f002 ffa5 	bl	8003500 <xTaskCreate>

  xTaskCreate(HandlerTask, "uartPrintTask", STACK_SIZE, NULL, tskIDLE_PRIORITY + 3, NULL);
 80005b6:	2300      	movs	r3, #0
 80005b8:	9301      	str	r3, [sp, #4]
 80005ba:	2303      	movs	r3, #3
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	2300      	movs	r3, #0
 80005c0:	2280      	movs	r2, #128	@ 0x80
 80005c2:	490f      	ldr	r1, [pc, #60]	@ (8000600 <main+0x70>)
 80005c4:	480f      	ldr	r0, [pc, #60]	@ (8000604 <main+0x74>)
 80005c6:	f002 ff9b 	bl	8003500 <xTaskCreate>

  uart2_BytesReceived = xQueueCreate(10, sizeof(char));
 80005ca:	2200      	movs	r2, #0
 80005cc:	2101      	movs	r1, #1
 80005ce:	200a      	movs	r0, #10
 80005d0:	f002 fae7 	bl	8002ba2 <xQueueGenericCreate>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4a0c      	ldr	r2, [pc, #48]	@ (8000608 <main+0x78>)
 80005d8:	6013      	str	r3, [r2, #0]

  vTaskStartScheduler();
 80005da:	f003 f8d7 	bl	800378c <vTaskStartScheduler>

  while(1)
  {
	  btn_state = read_digital_sensor();
 80005de:	f7ff ffc5 	bl	800056c <read_digital_sensor>
 80005e2:	4603      	mov	r3, r0
 80005e4:	461a      	mov	r2, r3
 80005e6:	4b09      	ldr	r3, [pc, #36]	@ (800060c <main+0x7c>)
 80005e8:	701a      	strb	r2, [r3, #0]
	  sensor_value = read_analog_sensor();
 80005ea:	f7ff ffa7 	bl	800053c <read_analog_sensor>
 80005ee:	4603      	mov	r3, r0
 80005f0:	4a07      	ldr	r2, [pc, #28]	@ (8000610 <main+0x80>)
 80005f2:	6013      	str	r3, [r2, #0]
	  btn_state = read_digital_sensor();
 80005f4:	bf00      	nop
 80005f6:	e7f2      	b.n	80005de <main+0x4e>
 80005f8:	080051b4 	.word	0x080051b4
 80005fc:	08000615 	.word	0x08000615
 8000600:	080051c4 	.word	0x080051c4
 8000604:	08000641 	.word	0x08000641
 8000608:	20000034 	.word	0x20000034
 800060c:	2000002c 	.word	0x2000002c
 8000610:	20000030 	.word	0x20000030

08000614 <polledUartReceive>:

}


void polledUartReceive(void *pvParameters)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	uint8_t nextByte;
	USART2_UART_TX_Init();
 800061c:	f000 fa34 	bl	8000a88 <USART2_UART_TX_Init>
	while(1)
	{
	  nextByte = USART2_read();
 8000620:	f000 fa56 	bl	8000ad0 <USART2_read>
 8000624:	4603      	mov	r3, r0
 8000626:	73fb      	strb	r3, [r7, #15]
	  xQueueSend(uart2_BytesReceived, &nextByte, 0);
 8000628:	4b04      	ldr	r3, [pc, #16]	@ (800063c <polledUartReceive+0x28>)
 800062a:	6818      	ldr	r0, [r3, #0]
 800062c:	f107 010f 	add.w	r1, r7, #15
 8000630:	2300      	movs	r3, #0
 8000632:	2200      	movs	r2, #0
 8000634:	f002 fb14 	bl	8002c60 <xQueueGenericSend>
	  nextByte = USART2_read();
 8000638:	bf00      	nop
 800063a:	e7f1      	b.n	8000620 <polledUartReceive+0xc>
 800063c:	20000034 	.word	0x20000034

08000640 <HandlerTask>:
}

char rcvByte;

void HandlerTask(void *pvParameters)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	while(1)
	{
		xQueueReceive(uart2_BytesReceived, &rcvByte, portMAX_DELAY);
 8000648:	4b04      	ldr	r3, [pc, #16]	@ (800065c <HandlerTask+0x1c>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000650:	4903      	ldr	r1, [pc, #12]	@ (8000660 <HandlerTask+0x20>)
 8000652:	4618      	mov	r0, r3
 8000654:	f002 fca4 	bl	8002fa0 <xQueueReceive>
 8000658:	e7f6      	b.n	8000648 <HandlerTask+0x8>
 800065a:	bf00      	nop
 800065c:	20000034 	.word	0x20000034
 8000660:	20000038 	.word	0x20000038

08000664 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	@ 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	2234      	movs	r2, #52	@ 0x34
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f004 fd58 	bl	8005128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemClock_Config+0xd4>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000690:	4a29      	ldr	r2, [pc, #164]	@ (8000738 <SystemClock_Config+0xd4>)
 8000692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000696:	6413      	str	r3, [r2, #64]	@ 0x40
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemClock_Config+0xd4>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006a4:	2300      	movs	r3, #0
 80006a6:	603b      	str	r3, [r7, #0]
 80006a8:	4b24      	ldr	r3, [pc, #144]	@ (800073c <SystemClock_Config+0xd8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006b0:	4a22      	ldr	r2, [pc, #136]	@ (800073c <SystemClock_Config+0xd8>)
 80006b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b20      	ldr	r3, [pc, #128]	@ (800073c <SystemClock_Config+0xd8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c0:	603b      	str	r3, [r7, #0]
 80006c2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	2310      	movs	r3, #16
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d0:	2302      	movs	r3, #2
 80006d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d4:	2300      	movs	r3, #0
 80006d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006d8:	2310      	movs	r3, #16
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006dc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006e2:	2304      	movs	r3, #4
 80006e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f878 	bl	80017e8 <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006fe:	f000 f89f 	bl	8000840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000712:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2102      	movs	r1, #2
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fce6 	bl	80010f0 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800072a:	f000 f889 	bl	8000840 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08a      	sub	sp, #40	@ 0x28
 8000744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	613b      	str	r3, [r7, #16]
 800075a:	4b2d      	ldr	r3, [pc, #180]	@ (8000810 <MX_GPIO_Init+0xd0>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	4a2c      	ldr	r2, [pc, #176]	@ (8000810 <MX_GPIO_Init+0xd0>)
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	6313      	str	r3, [r2, #48]	@ 0x30
 8000766:	4b2a      	ldr	r3, [pc, #168]	@ (8000810 <MX_GPIO_Init+0xd0>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	f003 0304 	and.w	r3, r3, #4
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <MX_GPIO_Init+0xd0>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a25      	ldr	r2, [pc, #148]	@ (8000810 <MX_GPIO_Init+0xd0>)
 800077c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b23      	ldr	r3, [pc, #140]	@ (8000810 <MX_GPIO_Init+0xd0>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	4b1f      	ldr	r3, [pc, #124]	@ (8000810 <MX_GPIO_Init+0xd0>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	4a1e      	ldr	r2, [pc, #120]	@ (8000810 <MX_GPIO_Init+0xd0>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6313      	str	r3, [r2, #48]	@ 0x30
 800079e:	4b1c      	ldr	r3, [pc, #112]	@ (8000810 <MX_GPIO_Init+0xd0>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <MX_GPIO_Init+0xd0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a17      	ldr	r2, [pc, #92]	@ (8000810 <MX_GPIO_Init+0xd0>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b15      	ldr	r3, [pc, #84]	@ (8000810 <MX_GPIO_Init+0xd0>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2120      	movs	r1, #32
 80007ca:	4812      	ldr	r0, [pc, #72]	@ (8000814 <MX_GPIO_Init+0xd4>)
 80007cc:	f000 fc76 	bl	80010bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	4619      	mov	r1, r3
 80007e6:	480c      	ldr	r0, [pc, #48]	@ (8000818 <MX_GPIO_Init+0xd8>)
 80007e8:	f000 fad4 	bl	8000d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007ec:	2320      	movs	r3, #32
 80007ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f0:	2301      	movs	r3, #1
 80007f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2300      	movs	r3, #0
 80007fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	4804      	ldr	r0, [pc, #16]	@ (8000814 <MX_GPIO_Init+0xd4>)
 8000804:	f000 fac6 	bl	8000d94 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000808:	bf00      	nop
 800080a:	3728      	adds	r7, #40	@ 0x28
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40023800 	.word	0x40023800
 8000814:	40020000 	.word	0x40020000
 8000818:	40020800 	.word	0x40020800

0800081c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a04      	ldr	r2, [pc, #16]	@ (800083c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d101      	bne.n	8000832 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800082e:	f000 f9af 	bl	8000b90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40010000 	.word	0x40010000

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <Error_Handler+0x8>

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <HAL_MspInit+0x54>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	4a11      	ldr	r2, [pc, #68]	@ (80008a0 <HAL_MspInit+0x54>)
 800085c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000860:	6453      	str	r3, [r2, #68]	@ 0x44
 8000862:	4b0f      	ldr	r3, [pc, #60]	@ (80008a0 <HAL_MspInit+0x54>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	603b      	str	r3, [r7, #0]
 8000872:	4b0b      	ldr	r3, [pc, #44]	@ (80008a0 <HAL_MspInit+0x54>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000876:	4a0a      	ldr	r2, [pc, #40]	@ (80008a0 <HAL_MspInit+0x54>)
 8000878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087c:	6413      	str	r3, [r2, #64]	@ 0x40
 800087e:	4b08      	ldr	r3, [pc, #32]	@ (80008a0 <HAL_MspInit+0x54>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	210f      	movs	r1, #15
 800088e:	f06f 0001 	mvn.w	r0, #1
 8000892:	f000 fa55 	bl	8000d40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40023800 	.word	0x40023800

080008a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08a      	sub	sp, #40	@ 0x28
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a19      	ldr	r2, [pc, #100]	@ (8000928 <HAL_UART_MspInit+0x84>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d12b      	bne.n	800091e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	4b18      	ldr	r3, [pc, #96]	@ (800092c <HAL_UART_MspInit+0x88>)
 80008cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ce:	4a17      	ldr	r2, [pc, #92]	@ (800092c <HAL_UART_MspInit+0x88>)
 80008d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d6:	4b15      	ldr	r3, [pc, #84]	@ (800092c <HAL_UART_MspInit+0x88>)
 80008d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	4b11      	ldr	r3, [pc, #68]	@ (800092c <HAL_UART_MspInit+0x88>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a10      	ldr	r2, [pc, #64]	@ (800092c <HAL_UART_MspInit+0x88>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <HAL_UART_MspInit+0x88>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008fe:	230c      	movs	r3, #12
 8000900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800090e:	2307      	movs	r3, #7
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000912:	f107 0314 	add.w	r3, r7, #20
 8000916:	4619      	mov	r1, r3
 8000918:	4805      	ldr	r0, [pc, #20]	@ (8000930 <HAL_UART_MspInit+0x8c>)
 800091a:	f000 fa3b 	bl	8000d94 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800091e:	bf00      	nop
 8000920:	3728      	adds	r7, #40	@ 0x28
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40004400 	.word	0x40004400
 800092c:	40023800 	.word	0x40023800
 8000930:	40020000 	.word	0x40020000

08000934 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08c      	sub	sp, #48	@ 0x30
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800093c:	2300      	movs	r3, #0
 800093e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000944:	2300      	movs	r3, #0
 8000946:	60bb      	str	r3, [r7, #8]
 8000948:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <HAL_InitTick+0xd0>)
 800094a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094c:	4a2d      	ldr	r2, [pc, #180]	@ (8000a04 <HAL_InitTick+0xd0>)
 800094e:	f043 0301 	orr.w	r3, r3, #1
 8000952:	6453      	str	r3, [r2, #68]	@ 0x44
 8000954:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <HAL_InitTick+0xd0>)
 8000956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000958:	f003 0301 	and.w	r3, r3, #1
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000960:	f107 020c 	add.w	r2, r7, #12
 8000964:	f107 0310 	add.w	r3, r7, #16
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fcda 	bl	8001324 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000970:	f000 fcc4 	bl	80012fc <HAL_RCC_GetPCLK2Freq>
 8000974:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000978:	4a23      	ldr	r2, [pc, #140]	@ (8000a08 <HAL_InitTick+0xd4>)
 800097a:	fba2 2303 	umull	r2, r3, r2, r3
 800097e:	0c9b      	lsrs	r3, r3, #18
 8000980:	3b01      	subs	r3, #1
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000984:	4b21      	ldr	r3, [pc, #132]	@ (8000a0c <HAL_InitTick+0xd8>)
 8000986:	4a22      	ldr	r2, [pc, #136]	@ (8000a10 <HAL_InitTick+0xdc>)
 8000988:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800098a:	4b20      	ldr	r3, [pc, #128]	@ (8000a0c <HAL_InitTick+0xd8>)
 800098c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000990:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000992:	4a1e      	ldr	r2, [pc, #120]	@ (8000a0c <HAL_InitTick+0xd8>)
 8000994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000996:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000998:	4b1c      	ldr	r3, [pc, #112]	@ (8000a0c <HAL_InitTick+0xd8>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <HAL_InitTick+0xd8>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a4:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <HAL_InitTick+0xd8>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009aa:	4818      	ldr	r0, [pc, #96]	@ (8000a0c <HAL_InitTick+0xd8>)
 80009ac:	f001 f9ba 	bl	8001d24 <HAL_TIM_Base_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80009b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d11b      	bne.n	80009f6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009be:	4813      	ldr	r0, [pc, #76]	@ (8000a0c <HAL_InitTick+0xd8>)
 80009c0:	f001 fa0a 	bl	8001dd8 <HAL_TIM_Base_Start_IT>
 80009c4:	4603      	mov	r3, r0
 80009c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80009ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d111      	bne.n	80009f6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009d2:	2019      	movs	r0, #25
 80009d4:	f000 f9d0 	bl	8000d78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2b0f      	cmp	r3, #15
 80009dc:	d808      	bhi.n	80009f0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80009de:	2200      	movs	r2, #0
 80009e0:	6879      	ldr	r1, [r7, #4]
 80009e2:	2019      	movs	r0, #25
 80009e4:	f000 f9ac 	bl	8000d40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000a14 <HAL_InitTick+0xe0>)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6013      	str	r3, [r2, #0]
 80009ee:	e002      	b.n	80009f6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80009f0:	2301      	movs	r3, #1
 80009f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3730      	adds	r7, #48	@ 0x30
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	431bde83 	.word	0x431bde83
 8000a0c:	2000003c 	.word	0x2000003c
 8000a10:	40010000 	.word	0x40010000
 8000a14:	20000004 	.word	0x20000004

08000a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <NMI_Handler+0x4>

08000a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <HardFault_Handler+0x4>

08000a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <MemManage_Handler+0x4>

08000a30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <BusFault_Handler+0x4>

08000a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <UsageFault_Handler+0x4>

08000a40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
	...

08000a50 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a54:	4802      	ldr	r0, [pc, #8]	@ (8000a60 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a56:	f001 fa2f 	bl	8001eb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	2000003c 	.word	0x2000003c

08000a64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a68:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <SystemInit+0x20>)
 8000a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a6e:	4a05      	ldr	r2, [pc, #20]	@ (8000a84 <SystemInit+0x20>)
 8000a70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <USART2_UART_TX_Init>:


UART_HandleTypeDef huart2;

void USART2_UART_TX_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000a8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000acc <USART2_UART_TX_Init+0x44>)
 8000a90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000a94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000aae:	2208      	movs	r2, #8
 8000ab0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab2:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab8:	4b03      	ldr	r3, [pc, #12]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000abe:	4802      	ldr	r0, [pc, #8]	@ (8000ac8 <USART2_UART_TX_Init+0x40>)
 8000ac0:	f001 fbcc 	bl	800225c <HAL_UART_Init>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20000084 	.word	0x20000084
 8000acc:	40004400 	.word	0x40004400

08000ad0 <USART2_read>:

	return ch;
}

char USART2_read(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
	while(!(USART2->SR & 0x0020)){}
 8000ad4:	bf00      	nop
 8000ad6:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <USART2_read+0x24>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f003 0320 	and.w	r3, r3, #32
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d0f9      	beq.n	8000ad6 <USART2_read+0x6>
	return USART2->DR;
 8000ae2:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <USART2_read+0x24>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	b2db      	uxtb	r3, r3
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	40004400 	.word	0x40004400

08000af8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000af8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000afc:	f7ff ffb2 	bl	8000a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b00:	480c      	ldr	r0, [pc, #48]	@ (8000b34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b02:	490d      	ldr	r1, [pc, #52]	@ (8000b38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b04:	4a0d      	ldr	r2, [pc, #52]	@ (8000b3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b08:	e002      	b.n	8000b10 <LoopCopyDataInit>

08000b0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0e:	3304      	adds	r3, #4

08000b10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b14:	d3f9      	bcc.n	8000b0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b16:	4a0a      	ldr	r2, [pc, #40]	@ (8000b40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b18:	4c0a      	ldr	r4, [pc, #40]	@ (8000b44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b1c:	e001      	b.n	8000b22 <LoopFillZerobss>

08000b1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b20:	3204      	adds	r2, #4

08000b22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b24:	d3fb      	bcc.n	8000b1e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b26:	f004 fb07 	bl	8005138 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b2a:	f7ff fd31 	bl	8000590 <main>
  bx  lr    
 8000b2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b38:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000b3c:	08005214 	.word	0x08005214
  ldr r2, =_sbss
 8000b40:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b44:	20004a1c 	.word	0x20004a1c

08000b48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b48:	e7fe      	b.n	8000b48 <ADC_IRQHandler>
	...

08000b4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b50:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <HAL_Init+0x40>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0d      	ldr	r2, [pc, #52]	@ (8000b8c <HAL_Init+0x40>)
 8000b56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <HAL_Init+0x40>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <HAL_Init+0x40>)
 8000b62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b68:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	@ (8000b8c <HAL_Init+0x40>)
 8000b6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b74:	2003      	movs	r0, #3
 8000b76:	f000 f8d8 	bl	8000d2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7a:	200f      	movs	r0, #15
 8000b7c:	f7ff feda 	bl	8000934 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b80:	f7ff fe64 	bl	800084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023c00 	.word	0x40023c00

08000b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_IncTick+0x20>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <HAL_IncTick+0x24>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <HAL_IncTick+0x24>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	200000cc 	.word	0x200000cc

08000bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;
 8000bbc:	4b03      	ldr	r3, [pc, #12]	@ (8000bcc <HAL_GetTick+0x14>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	200000cc 	.word	0x200000cc

08000bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bec:	4013      	ands	r3, r2
 8000bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c02:	4a04      	ldr	r2, [pc, #16]	@ (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	60d3      	str	r3, [r2, #12]
}
 8000c08:	bf00      	nop
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c1c:	4b04      	ldr	r3, [pc, #16]	@ (8000c30 <__NVIC_GetPriorityGrouping+0x18>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	0a1b      	lsrs	r3, r3, #8
 8000c22:	f003 0307 	and.w	r3, r3, #7
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	db0b      	blt.n	8000c5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	f003 021f 	and.w	r2, r3, #31
 8000c4c:	4907      	ldr	r1, [pc, #28]	@ (8000c6c <__NVIC_EnableIRQ+0x38>)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	095b      	lsrs	r3, r3, #5
 8000c54:	2001      	movs	r0, #1
 8000c56:	fa00 f202 	lsl.w	r2, r0, r2
 8000c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000e100 	.word	0xe000e100

08000c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db0a      	blt.n	8000c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	490c      	ldr	r1, [pc, #48]	@ (8000cbc <__NVIC_SetPriority+0x4c>)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	0112      	lsls	r2, r2, #4
 8000c90:	b2d2      	uxtb	r2, r2
 8000c92:	440b      	add	r3, r1
 8000c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c98:	e00a      	b.n	8000cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4908      	ldr	r1, [pc, #32]	@ (8000cc0 <__NVIC_SetPriority+0x50>)
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	f003 030f 	and.w	r3, r3, #15
 8000ca6:	3b04      	subs	r3, #4
 8000ca8:	0112      	lsls	r2, r2, #4
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	440b      	add	r3, r1
 8000cae:	761a      	strb	r2, [r3, #24]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000e100 	.word	0xe000e100
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b089      	sub	sp, #36	@ 0x24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	f1c3 0307 	rsb	r3, r3, #7
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	bf28      	it	cs
 8000ce2:	2304      	movcs	r3, #4
 8000ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	2b06      	cmp	r3, #6
 8000cec:	d902      	bls.n	8000cf4 <NVIC_EncodePriority+0x30>
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	3b03      	subs	r3, #3
 8000cf2:	e000      	b.n	8000cf6 <NVIC_EncodePriority+0x32>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	43da      	mvns	r2, r3
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	401a      	ands	r2, r3
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	fa01 f303 	lsl.w	r3, r1, r3
 8000d16:	43d9      	mvns	r1, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	4313      	orrs	r3, r2
         );
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3724      	adds	r7, #36	@ 0x24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ff4c 	bl	8000bd0 <__NVIC_SetPriorityGrouping>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
 8000d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d52:	f7ff ff61 	bl	8000c18 <__NVIC_GetPriorityGrouping>
 8000d56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	68b9      	ldr	r1, [r7, #8]
 8000d5c:	6978      	ldr	r0, [r7, #20]
 8000d5e:	f7ff ffb1 	bl	8000cc4 <NVIC_EncodePriority>
 8000d62:	4602      	mov	r2, r0
 8000d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d68:	4611      	mov	r1, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff80 	bl	8000c70 <__NVIC_SetPriority>
}
 8000d70:	bf00      	nop
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff ff54 	bl	8000c34 <__NVIC_EnableIRQ>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b089      	sub	sp, #36	@ 0x24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
 8000dae:	e165      	b.n	800107c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000db0:	2201      	movs	r2, #1
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	f040 8154 	bne.w	8001076 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d005      	beq.n	8000de6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d130      	bne.n	8000e48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	2203      	movs	r2, #3
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	68da      	ldr	r2, [r3, #12]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	69ba      	ldr	r2, [r7, #24]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	091b      	lsrs	r3, r3, #4
 8000e32:	f003 0201 	and.w	r2, r3, #1
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0303 	and.w	r3, r3, #3
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d017      	beq.n	8000e84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	2203      	movs	r2, #3
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	43db      	mvns	r3, r3
 8000e66:	69ba      	ldr	r2, [r7, #24]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	689a      	ldr	r2, [r3, #8]
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0303 	and.w	r3, r3, #3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d123      	bne.n	8000ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	08da      	lsrs	r2, r3, #3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3208      	adds	r2, #8
 8000e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	f003 0307 	and.w	r3, r3, #7
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	220f      	movs	r2, #15
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	691a      	ldr	r2, [r3, #16]
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	08da      	lsrs	r2, r3, #3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3208      	adds	r2, #8
 8000ed2:	69b9      	ldr	r1, [r7, #24]
 8000ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4013      	ands	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 0203 	and.w	r2, r3, #3
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	f000 80ae 	beq.w	8001076 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8001094 <HAL_GPIO_Init+0x300>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	4a5c      	ldr	r2, [pc, #368]	@ (8001094 <HAL_GPIO_Init+0x300>)
 8000f24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f2a:	4b5a      	ldr	r3, [pc, #360]	@ (8001094 <HAL_GPIO_Init+0x300>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f36:	4a58      	ldr	r2, [pc, #352]	@ (8001098 <HAL_GPIO_Init+0x304>)
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	089b      	lsrs	r3, r3, #2
 8000f3c:	3302      	adds	r3, #2
 8000f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	220f      	movs	r2, #15
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4f      	ldr	r2, [pc, #316]	@ (800109c <HAL_GPIO_Init+0x308>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d025      	beq.n	8000fae <HAL_GPIO_Init+0x21a>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4e      	ldr	r2, [pc, #312]	@ (80010a0 <HAL_GPIO_Init+0x30c>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d01f      	beq.n	8000faa <HAL_GPIO_Init+0x216>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4d      	ldr	r2, [pc, #308]	@ (80010a4 <HAL_GPIO_Init+0x310>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d019      	beq.n	8000fa6 <HAL_GPIO_Init+0x212>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4c      	ldr	r2, [pc, #304]	@ (80010a8 <HAL_GPIO_Init+0x314>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d013      	beq.n	8000fa2 <HAL_GPIO_Init+0x20e>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80010ac <HAL_GPIO_Init+0x318>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d00d      	beq.n	8000f9e <HAL_GPIO_Init+0x20a>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a4a      	ldr	r2, [pc, #296]	@ (80010b0 <HAL_GPIO_Init+0x31c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d007      	beq.n	8000f9a <HAL_GPIO_Init+0x206>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a49      	ldr	r2, [pc, #292]	@ (80010b4 <HAL_GPIO_Init+0x320>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d101      	bne.n	8000f96 <HAL_GPIO_Init+0x202>
 8000f92:	2306      	movs	r3, #6
 8000f94:	e00c      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000f96:	2307      	movs	r3, #7
 8000f98:	e00a      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	e008      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000f9e:	2304      	movs	r3, #4
 8000fa0:	e006      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e004      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e002      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <HAL_GPIO_Init+0x21c>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	69fa      	ldr	r2, [r7, #28]
 8000fb2:	f002 0203 	and.w	r2, r2, #3
 8000fb6:	0092      	lsls	r2, r2, #2
 8000fb8:	4093      	lsls	r3, r2
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc0:	4935      	ldr	r1, [pc, #212]	@ (8001098 <HAL_GPIO_Init+0x304>)
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	089b      	lsrs	r3, r3, #2
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fce:	4b3a      	ldr	r3, [pc, #232]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ff2:	4a31      	ldr	r2, [pc, #196]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ff8:	4b2f      	ldr	r3, [pc, #188]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	4313      	orrs	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800101c:	4a26      	ldr	r2, [pc, #152]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001022:	4b25      	ldr	r3, [pc, #148]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	43db      	mvns	r3, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4013      	ands	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800103a:	2b00      	cmp	r3, #0
 800103c:	d003      	beq.n	8001046 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001046:	4a1c      	ldr	r2, [pc, #112]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800104c:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	4313      	orrs	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001070:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <HAL_GPIO_Init+0x324>)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	3301      	adds	r3, #1
 800107a:	61fb      	str	r3, [r7, #28]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	2b0f      	cmp	r3, #15
 8001080:	f67f ae96 	bls.w	8000db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001084:	bf00      	nop
 8001086:	bf00      	nop
 8001088:	3724      	adds	r7, #36	@ 0x24
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	40023800 	.word	0x40023800
 8001098:	40013800 	.word	0x40013800
 800109c:	40020000 	.word	0x40020000
 80010a0:	40020400 	.word	0x40020400
 80010a4:	40020800 	.word	0x40020800
 80010a8:	40020c00 	.word	0x40020c00
 80010ac:	40021000 	.word	0x40021000
 80010b0:	40021400 	.word	0x40021400
 80010b4:	40021800 	.word	0x40021800
 80010b8:	40013c00 	.word	0x40013c00

080010bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
 80010c8:	4613      	mov	r3, r2
 80010ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010d2:	887a      	ldrh	r2, [r7, #2]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010d8:	e003      	b.n	80010e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010da:	887b      	ldrh	r3, [r7, #2]
 80010dc:	041a      	lsls	r2, r3, #16
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	619a      	str	r2, [r3, #24]
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d101      	bne.n	8001104 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	e0cc      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001104:	4b68      	ldr	r3, [pc, #416]	@ (80012a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 030f 	and.w	r3, r3, #15
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	429a      	cmp	r2, r3
 8001110:	d90c      	bls.n	800112c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001112:	4b65      	ldr	r3, [pc, #404]	@ (80012a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001114:	683a      	ldr	r2, [r7, #0]
 8001116:	b2d2      	uxtb	r2, r2
 8001118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800111a:	4b63      	ldr	r3, [pc, #396]	@ (80012a8 <HAL_RCC_ClockConfig+0x1b8>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	683a      	ldr	r2, [r7, #0]
 8001124:	429a      	cmp	r2, r3
 8001126:	d001      	beq.n	800112c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e0b8      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0302 	and.w	r3, r3, #2
 8001134:	2b00      	cmp	r3, #0
 8001136:	d020      	beq.n	800117a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	2b00      	cmp	r3, #0
 8001142:	d005      	beq.n	8001150 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001144:	4b59      	ldr	r3, [pc, #356]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	4a58      	ldr	r2, [pc, #352]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 800114a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800114e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0308 	and.w	r3, r3, #8
 8001158:	2b00      	cmp	r3, #0
 800115a:	d005      	beq.n	8001168 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800115c:	4b53      	ldr	r3, [pc, #332]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	4a52      	ldr	r2, [pc, #328]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001162:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001166:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001168:	4b50      	ldr	r3, [pc, #320]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	494d      	ldr	r1, [pc, #308]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001176:	4313      	orrs	r3, r2
 8001178:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	2b00      	cmp	r3, #0
 8001184:	d044      	beq.n	8001210 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d107      	bne.n	800119e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800118e:	4b47      	ldr	r3, [pc, #284]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d119      	bne.n	80011ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e07f      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d003      	beq.n	80011ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d107      	bne.n	80011be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ae:	4b3f      	ldr	r3, [pc, #252]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d109      	bne.n	80011ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e06f      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011be:	4b3b      	ldr	r3, [pc, #236]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e067      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ce:	4b37      	ldr	r3, [pc, #220]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f023 0203 	bic.w	r2, r3, #3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	4934      	ldr	r1, [pc, #208]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	4313      	orrs	r3, r2
 80011de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011e0:	f7ff fcea 	bl	8000bb8 <HAL_GetTick>
 80011e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011e6:	e00a      	b.n	80011fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011e8:	f7ff fce6 	bl	8000bb8 <HAL_GetTick>
 80011ec:	4602      	mov	r2, r0
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e04f      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011fe:	4b2b      	ldr	r3, [pc, #172]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 020c 	and.w	r2, r3, #12
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	429a      	cmp	r2, r3
 800120e:	d1eb      	bne.n	80011e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001210:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	683a      	ldr	r2, [r7, #0]
 800121a:	429a      	cmp	r2, r3
 800121c:	d20c      	bcs.n	8001238 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800121e:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	b2d2      	uxtb	r2, r2
 8001224:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001226:	4b20      	ldr	r3, [pc, #128]	@ (80012a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 030f 	and.w	r3, r3, #15
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	429a      	cmp	r2, r3
 8001232:	d001      	beq.n	8001238 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e032      	b.n	800129e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	2b00      	cmp	r3, #0
 8001242:	d008      	beq.n	8001256 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001244:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	4916      	ldr	r1, [pc, #88]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001252:	4313      	orrs	r3, r2
 8001254:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0308 	and.w	r3, r3, #8
 800125e:	2b00      	cmp	r3, #0
 8001260:	d009      	beq.n	8001276 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	691b      	ldr	r3, [r3, #16]
 800126e:	00db      	lsls	r3, r3, #3
 8001270:	490e      	ldr	r1, [pc, #56]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 8001272:	4313      	orrs	r3, r2
 8001274:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001276:	f000 f887 	bl	8001388 <HAL_RCC_GetSysClockFreq>
 800127a:	4602      	mov	r2, r0
 800127c:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <HAL_RCC_ClockConfig+0x1bc>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	091b      	lsrs	r3, r3, #4
 8001282:	f003 030f 	and.w	r3, r3, #15
 8001286:	490a      	ldr	r1, [pc, #40]	@ (80012b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001288:	5ccb      	ldrb	r3, [r1, r3]
 800128a:	fa22 f303 	lsr.w	r3, r2, r3
 800128e:	4a09      	ldr	r2, [pc, #36]	@ (80012b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff fb4c 	bl	8000934 <HAL_InitTick>

  return HAL_OK;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40023c00 	.word	0x40023c00
 80012ac:	40023800 	.word	0x40023800
 80012b0:	080051ec 	.word	0x080051ec
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000004 	.word	0x20000004

080012bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012c0:	4b03      	ldr	r3, [pc, #12]	@ (80012d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80012c2:	681b      	ldr	r3, [r3, #0]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000000 	.word	0x20000000

080012d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012d8:	f7ff fff0 	bl	80012bc <HAL_RCC_GetHCLKFreq>
 80012dc:	4602      	mov	r2, r0
 80012de:	4b05      	ldr	r3, [pc, #20]	@ (80012f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	0a9b      	lsrs	r3, r3, #10
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	4903      	ldr	r1, [pc, #12]	@ (80012f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012ea:	5ccb      	ldrb	r3, [r1, r3]
 80012ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40023800 	.word	0x40023800
 80012f8:	080051fc 	.word	0x080051fc

080012fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001300:	f7ff ffdc 	bl	80012bc <HAL_RCC_GetHCLKFreq>
 8001304:	4602      	mov	r2, r0
 8001306:	4b05      	ldr	r3, [pc, #20]	@ (800131c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	0b5b      	lsrs	r3, r3, #13
 800130c:	f003 0307 	and.w	r3, r3, #7
 8001310:	4903      	ldr	r1, [pc, #12]	@ (8001320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001312:	5ccb      	ldrb	r3, [r1, r3]
 8001314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001318:	4618      	mov	r0, r3
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40023800 	.word	0x40023800
 8001320:	080051fc 	.word	0x080051fc

08001324 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	220f      	movs	r2, #15
 8001332:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <HAL_RCC_GetClockConfig+0x5c>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 0203 	and.w	r2, r3, #3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <HAL_RCC_GetClockConfig+0x5c>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <HAL_RCC_GetClockConfig+0x5c>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <HAL_RCC_GetClockConfig+0x5c>)
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	08db      	lsrs	r3, r3, #3
 800135e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001366:	4b07      	ldr	r3, [pc, #28]	@ (8001384 <HAL_RCC_GetClockConfig+0x60>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 020f 	and.w	r2, r3, #15
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	601a      	str	r2, [r3, #0]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40023800 	.word	0x40023800
 8001384:	40023c00 	.word	0x40023c00

08001388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800138c:	b0ae      	sub	sp, #184	@ 0xb8
 800138e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001390:	2300      	movs	r3, #0
 8001392:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001396:	2300      	movs	r3, #0
 8001398:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013ae:	4bcb      	ldr	r3, [pc, #812]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
 80013b6:	2b0c      	cmp	r3, #12
 80013b8:	f200 8206 	bhi.w	80017c8 <HAL_RCC_GetSysClockFreq+0x440>
 80013bc:	a201      	add	r2, pc, #4	@ (adr r2, 80013c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80013be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c2:	bf00      	nop
 80013c4:	080013f9 	.word	0x080013f9
 80013c8:	080017c9 	.word	0x080017c9
 80013cc:	080017c9 	.word	0x080017c9
 80013d0:	080017c9 	.word	0x080017c9
 80013d4:	08001401 	.word	0x08001401
 80013d8:	080017c9 	.word	0x080017c9
 80013dc:	080017c9 	.word	0x080017c9
 80013e0:	080017c9 	.word	0x080017c9
 80013e4:	08001409 	.word	0x08001409
 80013e8:	080017c9 	.word	0x080017c9
 80013ec:	080017c9 	.word	0x080017c9
 80013f0:	080017c9 	.word	0x080017c9
 80013f4:	080015f9 	.word	0x080015f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013f8:	4bb9      	ldr	r3, [pc, #740]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80013fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80013fe:	e1e7      	b.n	80017d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001400:	4bb8      	ldr	r3, [pc, #736]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001402:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001406:	e1e3      	b.n	80017d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001408:	4bb4      	ldr	r3, [pc, #720]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001410:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001414:	4bb1      	ldr	r3, [pc, #708]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d071      	beq.n	8001504 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001420:	4bae      	ldr	r3, [pc, #696]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	099b      	lsrs	r3, r3, #6
 8001426:	2200      	movs	r2, #0
 8001428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800142c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001430:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001438:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001442:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001446:	4622      	mov	r2, r4
 8001448:	462b      	mov	r3, r5
 800144a:	f04f 0000 	mov.w	r0, #0
 800144e:	f04f 0100 	mov.w	r1, #0
 8001452:	0159      	lsls	r1, r3, #5
 8001454:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001458:	0150      	lsls	r0, r2, #5
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4621      	mov	r1, r4
 8001460:	1a51      	subs	r1, r2, r1
 8001462:	6439      	str	r1, [r7, #64]	@ 0x40
 8001464:	4629      	mov	r1, r5
 8001466:	eb63 0301 	sbc.w	r3, r3, r1
 800146a:	647b      	str	r3, [r7, #68]	@ 0x44
 800146c:	f04f 0200 	mov.w	r2, #0
 8001470:	f04f 0300 	mov.w	r3, #0
 8001474:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001478:	4649      	mov	r1, r9
 800147a:	018b      	lsls	r3, r1, #6
 800147c:	4641      	mov	r1, r8
 800147e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001482:	4641      	mov	r1, r8
 8001484:	018a      	lsls	r2, r1, #6
 8001486:	4641      	mov	r1, r8
 8001488:	1a51      	subs	r1, r2, r1
 800148a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800148c:	4649      	mov	r1, r9
 800148e:	eb63 0301 	sbc.w	r3, r3, r1
 8001492:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	f04f 0300 	mov.w	r3, #0
 800149c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80014a0:	4649      	mov	r1, r9
 80014a2:	00cb      	lsls	r3, r1, #3
 80014a4:	4641      	mov	r1, r8
 80014a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80014aa:	4641      	mov	r1, r8
 80014ac:	00ca      	lsls	r2, r1, #3
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	4603      	mov	r3, r0
 80014b4:	4622      	mov	r2, r4
 80014b6:	189b      	adds	r3, r3, r2
 80014b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80014ba:	462b      	mov	r3, r5
 80014bc:	460a      	mov	r2, r1
 80014be:	eb42 0303 	adc.w	r3, r2, r3
 80014c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80014c4:	f04f 0200 	mov.w	r2, #0
 80014c8:	f04f 0300 	mov.w	r3, #0
 80014cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80014d0:	4629      	mov	r1, r5
 80014d2:	024b      	lsls	r3, r1, #9
 80014d4:	4621      	mov	r1, r4
 80014d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80014da:	4621      	mov	r1, r4
 80014dc:	024a      	lsls	r2, r1, #9
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014e6:	2200      	movs	r2, #0
 80014e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80014f4:	f7fe fe8c 	bl	8000210 <__aeabi_uldivmod>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4613      	mov	r3, r2
 80014fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001502:	e067      	b.n	80015d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001504:	4b75      	ldr	r3, [pc, #468]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	099b      	lsrs	r3, r3, #6
 800150a:	2200      	movs	r2, #0
 800150c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001510:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001514:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800151c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800151e:	2300      	movs	r3, #0
 8001520:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001522:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001526:	4622      	mov	r2, r4
 8001528:	462b      	mov	r3, r5
 800152a:	f04f 0000 	mov.w	r0, #0
 800152e:	f04f 0100 	mov.w	r1, #0
 8001532:	0159      	lsls	r1, r3, #5
 8001534:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001538:	0150      	lsls	r0, r2, #5
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4621      	mov	r1, r4
 8001540:	1a51      	subs	r1, r2, r1
 8001542:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001544:	4629      	mov	r1, r5
 8001546:	eb63 0301 	sbc.w	r3, r3, r1
 800154a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001558:	4649      	mov	r1, r9
 800155a:	018b      	lsls	r3, r1, #6
 800155c:	4641      	mov	r1, r8
 800155e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001562:	4641      	mov	r1, r8
 8001564:	018a      	lsls	r2, r1, #6
 8001566:	4641      	mov	r1, r8
 8001568:	ebb2 0a01 	subs.w	sl, r2, r1
 800156c:	4649      	mov	r1, r9
 800156e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	f04f 0300 	mov.w	r3, #0
 800157a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800157e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001582:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001586:	4692      	mov	sl, r2
 8001588:	469b      	mov	fp, r3
 800158a:	4623      	mov	r3, r4
 800158c:	eb1a 0303 	adds.w	r3, sl, r3
 8001590:	623b      	str	r3, [r7, #32]
 8001592:	462b      	mov	r3, r5
 8001594:	eb4b 0303 	adc.w	r3, fp, r3
 8001598:	627b      	str	r3, [r7, #36]	@ 0x24
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	f04f 0300 	mov.w	r3, #0
 80015a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80015a6:	4629      	mov	r1, r5
 80015a8:	028b      	lsls	r3, r1, #10
 80015aa:	4621      	mov	r1, r4
 80015ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80015b0:	4621      	mov	r1, r4
 80015b2:	028a      	lsls	r2, r1, #10
 80015b4:	4610      	mov	r0, r2
 80015b6:	4619      	mov	r1, r3
 80015b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015bc:	2200      	movs	r2, #0
 80015be:	673b      	str	r3, [r7, #112]	@ 0x70
 80015c0:	677a      	str	r2, [r7, #116]	@ 0x74
 80015c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80015c6:	f7fe fe23 	bl	8000210 <__aeabi_uldivmod>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4613      	mov	r3, r2
 80015d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80015d4:	4b41      	ldr	r3, [pc, #260]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	0c1b      	lsrs	r3, r3, #16
 80015da:	f003 0303 	and.w	r3, r3, #3
 80015de:	3301      	adds	r3, #1
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80015e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80015ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015f6:	e0eb      	b.n	80017d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015f8:	4b38      	ldr	r3, [pc, #224]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001600:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001604:	4b35      	ldr	r3, [pc, #212]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d06b      	beq.n	80016e8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001610:	4b32      	ldr	r3, [pc, #200]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	099b      	lsrs	r3, r3, #6
 8001616:	2200      	movs	r2, #0
 8001618:	66bb      	str	r3, [r7, #104]	@ 0x68
 800161a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800161c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800161e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001622:	663b      	str	r3, [r7, #96]	@ 0x60
 8001624:	2300      	movs	r3, #0
 8001626:	667b      	str	r3, [r7, #100]	@ 0x64
 8001628:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800162c:	4622      	mov	r2, r4
 800162e:	462b      	mov	r3, r5
 8001630:	f04f 0000 	mov.w	r0, #0
 8001634:	f04f 0100 	mov.w	r1, #0
 8001638:	0159      	lsls	r1, r3, #5
 800163a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800163e:	0150      	lsls	r0, r2, #5
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4621      	mov	r1, r4
 8001646:	1a51      	subs	r1, r2, r1
 8001648:	61b9      	str	r1, [r7, #24]
 800164a:	4629      	mov	r1, r5
 800164c:	eb63 0301 	sbc.w	r3, r3, r1
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	f04f 0300 	mov.w	r3, #0
 800165a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800165e:	4659      	mov	r1, fp
 8001660:	018b      	lsls	r3, r1, #6
 8001662:	4651      	mov	r1, sl
 8001664:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001668:	4651      	mov	r1, sl
 800166a:	018a      	lsls	r2, r1, #6
 800166c:	4651      	mov	r1, sl
 800166e:	ebb2 0801 	subs.w	r8, r2, r1
 8001672:	4659      	mov	r1, fp
 8001674:	eb63 0901 	sbc.w	r9, r3, r1
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	f04f 0300 	mov.w	r3, #0
 8001680:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001684:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001688:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800168c:	4690      	mov	r8, r2
 800168e:	4699      	mov	r9, r3
 8001690:	4623      	mov	r3, r4
 8001692:	eb18 0303 	adds.w	r3, r8, r3
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	462b      	mov	r3, r5
 800169a:	eb49 0303 	adc.w	r3, r9, r3
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016ac:	4629      	mov	r1, r5
 80016ae:	024b      	lsls	r3, r1, #9
 80016b0:	4621      	mov	r1, r4
 80016b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016b6:	4621      	mov	r1, r4
 80016b8:	024a      	lsls	r2, r1, #9
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016c2:	2200      	movs	r2, #0
 80016c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80016c6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80016c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016cc:	f7fe fda0 	bl	8000210 <__aeabi_uldivmod>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4613      	mov	r3, r2
 80016d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016da:	e065      	b.n	80017a8 <HAL_RCC_GetSysClockFreq+0x420>
 80016dc:	40023800 	.word	0x40023800
 80016e0:	00f42400 	.word	0x00f42400
 80016e4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016e8:	4b3d      	ldr	r3, [pc, #244]	@ (80017e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	099b      	lsrs	r3, r3, #6
 80016ee:	2200      	movs	r2, #0
 80016f0:	4618      	mov	r0, r3
 80016f2:	4611      	mov	r1, r2
 80016f4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80016fa:	2300      	movs	r3, #0
 80016fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80016fe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001702:	4642      	mov	r2, r8
 8001704:	464b      	mov	r3, r9
 8001706:	f04f 0000 	mov.w	r0, #0
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	0159      	lsls	r1, r3, #5
 8001710:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001714:	0150      	lsls	r0, r2, #5
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4641      	mov	r1, r8
 800171c:	1a51      	subs	r1, r2, r1
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	4649      	mov	r1, r9
 8001722:	eb63 0301 	sbc.w	r3, r3, r1
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001734:	4659      	mov	r1, fp
 8001736:	018b      	lsls	r3, r1, #6
 8001738:	4651      	mov	r1, sl
 800173a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800173e:	4651      	mov	r1, sl
 8001740:	018a      	lsls	r2, r1, #6
 8001742:	4651      	mov	r1, sl
 8001744:	1a54      	subs	r4, r2, r1
 8001746:	4659      	mov	r1, fp
 8001748:	eb63 0501 	sbc.w	r5, r3, r1
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	00eb      	lsls	r3, r5, #3
 8001756:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800175a:	00e2      	lsls	r2, r4, #3
 800175c:	4614      	mov	r4, r2
 800175e:	461d      	mov	r5, r3
 8001760:	4643      	mov	r3, r8
 8001762:	18e3      	adds	r3, r4, r3
 8001764:	603b      	str	r3, [r7, #0]
 8001766:	464b      	mov	r3, r9
 8001768:	eb45 0303 	adc.w	r3, r5, r3
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	f04f 0300 	mov.w	r3, #0
 8001776:	e9d7 4500 	ldrd	r4, r5, [r7]
 800177a:	4629      	mov	r1, r5
 800177c:	028b      	lsls	r3, r1, #10
 800177e:	4621      	mov	r1, r4
 8001780:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001784:	4621      	mov	r1, r4
 8001786:	028a      	lsls	r2, r1, #10
 8001788:	4610      	mov	r0, r2
 800178a:	4619      	mov	r1, r3
 800178c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001790:	2200      	movs	r2, #0
 8001792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001794:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001796:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800179a:	f7fe fd39 	bl	8000210 <__aeabi_uldivmod>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4613      	mov	r3, r2
 80017a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80017a8:	4b0d      	ldr	r3, [pc, #52]	@ (80017e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	0f1b      	lsrs	r3, r3, #28
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80017b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80017be:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017c6:	e003      	b.n	80017d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80017ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	37b8      	adds	r7, #184	@ 0xb8
 80017d8:	46bd      	mov	sp, r7
 80017da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017de:	bf00      	nop
 80017e0:	40023800 	.word	0x40023800
 80017e4:	00f42400 	.word	0x00f42400

080017e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e28d      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 8083 	beq.w	800190e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001808:	4b94      	ldr	r3, [pc, #592]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f003 030c 	and.w	r3, r3, #12
 8001810:	2b04      	cmp	r3, #4
 8001812:	d019      	beq.n	8001848 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001814:	4b91      	ldr	r3, [pc, #580]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 030c 	and.w	r3, r3, #12
        || \
 800181c:	2b08      	cmp	r3, #8
 800181e:	d106      	bne.n	800182e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001820:	4b8e      	ldr	r3, [pc, #568]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001828:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800182c:	d00c      	beq.n	8001848 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800182e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001836:	2b0c      	cmp	r3, #12
 8001838:	d112      	bne.n	8001860 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800183a:	4b88      	ldr	r3, [pc, #544]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001842:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001846:	d10b      	bne.n	8001860 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001848:	4b84      	ldr	r3, [pc, #528]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d05b      	beq.n	800190c <HAL_RCC_OscConfig+0x124>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d157      	bne.n	800190c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e25a      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001868:	d106      	bne.n	8001878 <HAL_RCC_OscConfig+0x90>
 800186a:	4b7c      	ldr	r3, [pc, #496]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a7b      	ldr	r2, [pc, #492]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001870:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	e01d      	b.n	80018b4 <HAL_RCC_OscConfig+0xcc>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001880:	d10c      	bne.n	800189c <HAL_RCC_OscConfig+0xb4>
 8001882:	4b76      	ldr	r3, [pc, #472]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a75      	ldr	r2, [pc, #468]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	4b73      	ldr	r3, [pc, #460]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a72      	ldr	r2, [pc, #456]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	e00b      	b.n	80018b4 <HAL_RCC_OscConfig+0xcc>
 800189c:	4b6f      	ldr	r3, [pc, #444]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a6e      	ldr	r2, [pc, #440]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80018a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	4b6c      	ldr	r3, [pc, #432]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a6b      	ldr	r2, [pc, #428]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80018ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d013      	beq.n	80018e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018bc:	f7ff f97c 	bl	8000bb8 <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c4:	f7ff f978 	bl	8000bb8 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b64      	cmp	r3, #100	@ 0x64
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e21f      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d6:	4b61      	ldr	r3, [pc, #388]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d0f0      	beq.n	80018c4 <HAL_RCC_OscConfig+0xdc>
 80018e2:	e014      	b.n	800190e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e4:	f7ff f968 	bl	8000bb8 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ec:	f7ff f964 	bl	8000bb8 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b64      	cmp	r3, #100	@ 0x64
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e20b      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018fe:	4b57      	ldr	r3, [pc, #348]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1f0      	bne.n	80018ec <HAL_RCC_OscConfig+0x104>
 800190a:	e000      	b.n	800190e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d06f      	beq.n	80019fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800191a:	4b50      	ldr	r3, [pc, #320]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f003 030c 	and.w	r3, r3, #12
 8001922:	2b00      	cmp	r3, #0
 8001924:	d017      	beq.n	8001956 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001926:	4b4d      	ldr	r3, [pc, #308]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 030c 	and.w	r3, r3, #12
        || \
 800192e:	2b08      	cmp	r3, #8
 8001930:	d105      	bne.n	800193e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001932:	4b4a      	ldr	r3, [pc, #296]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800193e:	4b47      	ldr	r3, [pc, #284]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001946:	2b0c      	cmp	r3, #12
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800194a:	4b44      	ldr	r3, [pc, #272]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b41      	ldr	r3, [pc, #260]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x186>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1d3      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4937      	ldr	r1, [pc, #220]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b34      	ldr	r3, [pc, #208]	@ (8001a60 <HAL_RCC_OscConfig+0x278>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff f911 	bl	8000bb8 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff f90d 	bl	8000bb8 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1b4      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b2b      	ldr	r3, [pc, #172]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b28      	ldr	r3, [pc, #160]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4925      	ldr	r1, [pc, #148]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b24      	ldr	r3, [pc, #144]	@ (8001a60 <HAL_RCC_OscConfig+0x278>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff f8f0 	bl	8000bb8 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff f8ec 	bl	8000bb8 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e193      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b1b      	ldr	r3, [pc, #108]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d036      	beq.n	8001a74 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d016      	beq.n	8001a3c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <HAL_RCC_OscConfig+0x27c>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a14:	f7ff f8d0 	bl	8000bb8 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff f8cc 	bl	8000bb8 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e173      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001a30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x234>
 8001a3a:	e01b      	b.n	8001a74 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a3c:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <HAL_RCC_OscConfig+0x27c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a42:	f7ff f8b9 	bl	8000bb8 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a48:	e00e      	b.n	8001a68 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a4a:	f7ff f8b5 	bl	8000bb8 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d907      	bls.n	8001a68 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e15c      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	42470000 	.word	0x42470000
 8001a64:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a68:	4b8a      	ldr	r3, [pc, #552]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001a6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1ea      	bne.n	8001a4a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 8097 	beq.w	8001bb0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a82:	2300      	movs	r3, #0
 8001a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a86:	4b83      	ldr	r3, [pc, #524]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10f      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	4b7f      	ldr	r3, [pc, #508]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa2:	4b7c      	ldr	r3, [pc, #496]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab2:	4b79      	ldr	r3, [pc, #484]	@ (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d118      	bne.n	8001af0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001abe:	4b76      	ldr	r3, [pc, #472]	@ (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a75      	ldr	r2, [pc, #468]	@ (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001ac4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ac8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aca:	f7ff f875 	bl	8000bb8 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad2:	f7ff f871 	bl	8000bb8 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e118      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae4:	4b6c      	ldr	r3, [pc, #432]	@ (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d106      	bne.n	8001b06 <HAL_RCC_OscConfig+0x31e>
 8001af8:	4b66      	ldr	r3, [pc, #408]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001afc:	4a65      	ldr	r2, [pc, #404]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b04:	e01c      	b.n	8001b40 <HAL_RCC_OscConfig+0x358>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d10c      	bne.n	8001b28 <HAL_RCC_OscConfig+0x340>
 8001b0e:	4b61      	ldr	r3, [pc, #388]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b12:	4a60      	ldr	r2, [pc, #384]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b1a:	4b5e      	ldr	r3, [pc, #376]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b1e:	4a5d      	ldr	r2, [pc, #372]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b26:	e00b      	b.n	8001b40 <HAL_RCC_OscConfig+0x358>
 8001b28:	4b5a      	ldr	r3, [pc, #360]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b2c:	4a59      	ldr	r2, [pc, #356]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b2e:	f023 0301 	bic.w	r3, r3, #1
 8001b32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b34:	4b57      	ldr	r3, [pc, #348]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b38:	4a56      	ldr	r2, [pc, #344]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b3a:	f023 0304 	bic.w	r3, r3, #4
 8001b3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d015      	beq.n	8001b74 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b48:	f7ff f836 	bl	8000bb8 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4e:	e00a      	b.n	8001b66 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b50:	f7ff f832 	bl	8000bb8 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e0d7      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b66:	4b4b      	ldr	r3, [pc, #300]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0ee      	beq.n	8001b50 <HAL_RCC_OscConfig+0x368>
 8001b72:	e014      	b.n	8001b9e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b74:	f7ff f820 	bl	8000bb8 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7a:	e00a      	b.n	8001b92 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7c:	f7ff f81c 	bl	8000bb8 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e0c1      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b92:	4b40      	ldr	r3, [pc, #256]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1ee      	bne.n	8001b7c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d105      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba4:	4b3b      	ldr	r3, [pc, #236]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	4a3a      	ldr	r2, [pc, #232]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001baa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80ad 	beq.w	8001d14 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bba:	4b36      	ldr	r3, [pc, #216]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d060      	beq.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d145      	bne.n	8001c5a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bce:	4b33      	ldr	r3, [pc, #204]	@ (8001c9c <HAL_RCC_OscConfig+0x4b4>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd4:	f7fe fff0 	bl	8000bb8 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bdc:	f7fe ffec 	bl	8000bb8 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e093      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bee:	4b29      	ldr	r3, [pc, #164]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f0      	bne.n	8001bdc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69da      	ldr	r2, [r3, #28]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	431a      	orrs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c08:	019b      	lsls	r3, r3, #6
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	085b      	lsrs	r3, r3, #1
 8001c12:	3b01      	subs	r3, #1
 8001c14:	041b      	lsls	r3, r3, #16
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1c:	061b      	lsls	r3, r3, #24
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c24:	071b      	lsls	r3, r3, #28
 8001c26:	491b      	ldr	r1, [pc, #108]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c9c <HAL_RCC_OscConfig+0x4b4>)
 8001c2e:	2201      	movs	r2, #1
 8001c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c32:	f7fe ffc1 	bl	8000bb8 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c3a:	f7fe ffbd 	bl	8000bb8 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e064      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c4c:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d0f0      	beq.n	8001c3a <HAL_RCC_OscConfig+0x452>
 8001c58:	e05c      	b.n	8001d14 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5a:	4b10      	ldr	r3, [pc, #64]	@ (8001c9c <HAL_RCC_OscConfig+0x4b4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7fe ffaa 	bl	8000bb8 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c68:	f7fe ffa6 	bl	8000bb8 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e04d      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c7a:	4b06      	ldr	r3, [pc, #24]	@ (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x480>
 8001c86:	e045      	b.n	8001d14 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d107      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e040      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40007000 	.word	0x40007000
 8001c9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <HAL_RCC_OscConfig+0x538>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d030      	beq.n	8001d10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d129      	bne.n	8001d10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d122      	bne.n	8001d10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001cd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d119      	bne.n	8001d10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce6:	085b      	lsrs	r3, r3, #1
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d10f      	bne.n	8001d10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d107      	bne.n	8001d10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e000      	b.n	8001d16 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800

08001d24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e041      	b.n	8001dba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d106      	bne.n	8001d50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f839 	bl	8001dc2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2202      	movs	r2, #2
 8001d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3304      	adds	r3, #4
 8001d60:	4619      	mov	r1, r3
 8001d62:	4610      	mov	r0, r2
 8001d64:	f000 f9c0 	bl	80020e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
	...

08001dd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d001      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e04e      	b.n	8001e8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2202      	movs	r2, #2
 8001df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68da      	ldr	r2, [r3, #12]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0201 	orr.w	r2, r2, #1
 8001e06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a23      	ldr	r2, [pc, #140]	@ (8001e9c <HAL_TIM_Base_Start_IT+0xc4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d022      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e1a:	d01d      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d018      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea4 <HAL_TIM_Base_Start_IT+0xcc>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d013      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d00e      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8001eac <HAL_TIM_Base_Start_IT+0xd4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d009      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a19      	ldr	r2, [pc, #100]	@ (8001eb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d004      	beq.n	8001e58 <HAL_TIM_Base_Start_IT+0x80>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a18      	ldr	r2, [pc, #96]	@ (8001eb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d111      	bne.n	8001e7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2b06      	cmp	r3, #6
 8001e68:	d010      	beq.n	8001e8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f042 0201 	orr.w	r2, r2, #1
 8001e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e7a:	e007      	b.n	8001e8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f042 0201 	orr.w	r2, r2, #1
 8001e8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40010000 	.word	0x40010000
 8001ea0:	40000400 	.word	0x40000400
 8001ea4:	40000800 	.word	0x40000800
 8001ea8:	40000c00 	.word	0x40000c00
 8001eac:	40010400 	.word	0x40010400
 8001eb0:	40014000 	.word	0x40014000
 8001eb4:	40001800 	.word	0x40001800

08001eb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d020      	beq.n	8001f1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d01b      	beq.n	8001f1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0202 	mvn.w	r2, #2
 8001eec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f8d2 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001f08:	e005      	b.n	8001f16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f8c4 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f8d5 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	f003 0304 	and.w	r3, r3, #4
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d020      	beq.n	8001f68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d01b      	beq.n	8001f68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f06f 0204 	mvn.w	r2, #4
 8001f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2202      	movs	r2, #2
 8001f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f8ac 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001f54:	e005      	b.n	8001f62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f89e 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 f8af 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d020      	beq.n	8001fb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d01b      	beq.n	8001fb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f06f 0208 	mvn.w	r2, #8
 8001f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2204      	movs	r2, #4
 8001f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f886 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001fa0:	e005      	b.n	8001fae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f878 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f889 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d020      	beq.n	8002000 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d01b      	beq.n	8002000 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f06f 0210 	mvn.w	r2, #16
 8001fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2208      	movs	r2, #8
 8001fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f860 	bl	80020ac <HAL_TIM_IC_CaptureCallback>
 8001fec:	e005      	b.n	8001ffa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f852 	bl	8002098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f863 	bl	80020c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00c      	beq.n	8002024 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	2b00      	cmp	r3, #0
 8002012:	d007      	beq.n	8002024 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0201 	mvn.w	r2, #1
 800201c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7fe fbfc 	bl	800081c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00c      	beq.n	8002048 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002034:	2b00      	cmp	r3, #0
 8002036:	d007      	beq.n	8002048 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f900 	bl	8002248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00c      	beq.n	800206c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002058:	2b00      	cmp	r3, #0
 800205a:	d007      	beq.n	800206c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f834 	bl	80020d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00c      	beq.n	8002090 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f003 0320 	and.w	r3, r3, #32
 800207c:	2b00      	cmp	r3, #0
 800207e:	d007      	beq.n	8002090 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0220 	mvn.w	r2, #32
 8002088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 f8d2 	bl	8002234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a43      	ldr	r2, [pc, #268]	@ (8002208 <TIM_Base_SetConfig+0x120>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d013      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002106:	d00f      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a40      	ldr	r2, [pc, #256]	@ (800220c <TIM_Base_SetConfig+0x124>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d00b      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a3f      	ldr	r2, [pc, #252]	@ (8002210 <TIM_Base_SetConfig+0x128>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d007      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a3e      	ldr	r2, [pc, #248]	@ (8002214 <TIM_Base_SetConfig+0x12c>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d003      	beq.n	8002128 <TIM_Base_SetConfig+0x40>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a3d      	ldr	r2, [pc, #244]	@ (8002218 <TIM_Base_SetConfig+0x130>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d108      	bne.n	800213a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800212e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a32      	ldr	r2, [pc, #200]	@ (8002208 <TIM_Base_SetConfig+0x120>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d02b      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002148:	d027      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a2f      	ldr	r2, [pc, #188]	@ (800220c <TIM_Base_SetConfig+0x124>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d023      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a2e      	ldr	r2, [pc, #184]	@ (8002210 <TIM_Base_SetConfig+0x128>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d01f      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a2d      	ldr	r2, [pc, #180]	@ (8002214 <TIM_Base_SetConfig+0x12c>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d01b      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a2c      	ldr	r2, [pc, #176]	@ (8002218 <TIM_Base_SetConfig+0x130>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d017      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a2b      	ldr	r2, [pc, #172]	@ (800221c <TIM_Base_SetConfig+0x134>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d013      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a2a      	ldr	r2, [pc, #168]	@ (8002220 <TIM_Base_SetConfig+0x138>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00f      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a29      	ldr	r2, [pc, #164]	@ (8002224 <TIM_Base_SetConfig+0x13c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d00b      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a28      	ldr	r2, [pc, #160]	@ (8002228 <TIM_Base_SetConfig+0x140>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d007      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a27      	ldr	r2, [pc, #156]	@ (800222c <TIM_Base_SetConfig+0x144>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d003      	beq.n	800219a <TIM_Base_SetConfig+0xb2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a26      	ldr	r2, [pc, #152]	@ (8002230 <TIM_Base_SetConfig+0x148>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d108      	bne.n	80021ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002208 <TIM_Base_SetConfig+0x120>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d003      	beq.n	80021da <TIM_Base_SetConfig+0xf2>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a10      	ldr	r2, [pc, #64]	@ (8002218 <TIM_Base_SetConfig+0x130>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d103      	bne.n	80021e2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	691a      	ldr	r2, [r3, #16]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f043 0204 	orr.w	r2, r3, #4
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2201      	movs	r2, #1
 80021f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	601a      	str	r2, [r3, #0]
}
 80021fa:	bf00      	nop
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40010000 	.word	0x40010000
 800220c:	40000400 	.word	0x40000400
 8002210:	40000800 	.word	0x40000800
 8002214:	40000c00 	.word	0x40000c00
 8002218:	40010400 	.word	0x40010400
 800221c:	40014000 	.word	0x40014000
 8002220:	40014400 	.word	0x40014400
 8002224:	40014800 	.word	0x40014800
 8002228:	40001800 	.word	0x40001800
 800222c:	40001c00 	.word	0x40001c00
 8002230:	40002000 	.word	0x40002000

08002234 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e042      	b.n	80022f4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	d106      	bne.n	8002288 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7fe fb0e 	bl	80008a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2224      	movs	r2, #36	@ 0x24
 800228c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800229e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f000 f82b 	bl	80022fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	691a      	ldr	r2, [r3, #16]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80022b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	695a      	ldr	r2, [r3, #20]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80022c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2220      	movs	r2, #32
 80022e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2220      	movs	r2, #32
 80022e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002300:	b0c0      	sub	sp, #256	@ 0x100
 8002302:	af00      	add	r7, sp, #0
 8002304:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002318:	68d9      	ldr	r1, [r3, #12]
 800231a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	ea40 0301 	orr.w	r3, r0, r1
 8002324:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	431a      	orrs	r2, r3
 8002334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	431a      	orrs	r2, r3
 800233c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	4313      	orrs	r3, r2
 8002344:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002354:	f021 010c 	bic.w	r1, r1, #12
 8002358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002362:	430b      	orrs	r3, r1
 8002364:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002376:	6999      	ldr	r1, [r3, #24]
 8002378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	ea40 0301 	orr.w	r3, r0, r1
 8002382:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	4b8f      	ldr	r3, [pc, #572]	@ (80025c8 <UART_SetConfig+0x2cc>)
 800238c:	429a      	cmp	r2, r3
 800238e:	d005      	beq.n	800239c <UART_SetConfig+0xa0>
 8002390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	4b8d      	ldr	r3, [pc, #564]	@ (80025cc <UART_SetConfig+0x2d0>)
 8002398:	429a      	cmp	r2, r3
 800239a:	d104      	bne.n	80023a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800239c:	f7fe ffae 	bl	80012fc <HAL_RCC_GetPCLK2Freq>
 80023a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80023a4:	e003      	b.n	80023ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80023a6:	f7fe ff95 	bl	80012d4 <HAL_RCC_GetPCLK1Freq>
 80023aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023b8:	f040 810c 	bne.w	80025d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023c0:	2200      	movs	r2, #0
 80023c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80023c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80023ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80023ce:	4622      	mov	r2, r4
 80023d0:	462b      	mov	r3, r5
 80023d2:	1891      	adds	r1, r2, r2
 80023d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80023d6:	415b      	adcs	r3, r3
 80023d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80023da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80023de:	4621      	mov	r1, r4
 80023e0:	eb12 0801 	adds.w	r8, r2, r1
 80023e4:	4629      	mov	r1, r5
 80023e6:	eb43 0901 	adc.w	r9, r3, r1
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	f04f 0300 	mov.w	r3, #0
 80023f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023fe:	4690      	mov	r8, r2
 8002400:	4699      	mov	r9, r3
 8002402:	4623      	mov	r3, r4
 8002404:	eb18 0303 	adds.w	r3, r8, r3
 8002408:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800240c:	462b      	mov	r3, r5
 800240e:	eb49 0303 	adc.w	r3, r9, r3
 8002412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002422:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002426:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800242a:	460b      	mov	r3, r1
 800242c:	18db      	adds	r3, r3, r3
 800242e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002430:	4613      	mov	r3, r2
 8002432:	eb42 0303 	adc.w	r3, r2, r3
 8002436:	657b      	str	r3, [r7, #84]	@ 0x54
 8002438:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800243c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002440:	f7fd fee6 	bl	8000210 <__aeabi_uldivmod>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4b61      	ldr	r3, [pc, #388]	@ (80025d0 <UART_SetConfig+0x2d4>)
 800244a:	fba3 2302 	umull	r2, r3, r3, r2
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	011c      	lsls	r4, r3, #4
 8002452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002456:	2200      	movs	r2, #0
 8002458:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800245c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002460:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002464:	4642      	mov	r2, r8
 8002466:	464b      	mov	r3, r9
 8002468:	1891      	adds	r1, r2, r2
 800246a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800246c:	415b      	adcs	r3, r3
 800246e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002470:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002474:	4641      	mov	r1, r8
 8002476:	eb12 0a01 	adds.w	sl, r2, r1
 800247a:	4649      	mov	r1, r9
 800247c:	eb43 0b01 	adc.w	fp, r3, r1
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	f04f 0300 	mov.w	r3, #0
 8002488:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800248c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002490:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002494:	4692      	mov	sl, r2
 8002496:	469b      	mov	fp, r3
 8002498:	4643      	mov	r3, r8
 800249a:	eb1a 0303 	adds.w	r3, sl, r3
 800249e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80024a2:	464b      	mov	r3, r9
 80024a4:	eb4b 0303 	adc.w	r3, fp, r3
 80024a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80024ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80024b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80024bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80024c0:	460b      	mov	r3, r1
 80024c2:	18db      	adds	r3, r3, r3
 80024c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80024c6:	4613      	mov	r3, r2
 80024c8:	eb42 0303 	adc.w	r3, r2, r3
 80024cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80024ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80024d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80024d6:	f7fd fe9b 	bl	8000210 <__aeabi_uldivmod>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4611      	mov	r1, r2
 80024e0:	4b3b      	ldr	r3, [pc, #236]	@ (80025d0 <UART_SetConfig+0x2d4>)
 80024e2:	fba3 2301 	umull	r2, r3, r3, r1
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	2264      	movs	r2, #100	@ 0x64
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	1acb      	subs	r3, r1, r3
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80024f6:	4b36      	ldr	r3, [pc, #216]	@ (80025d0 <UART_SetConfig+0x2d4>)
 80024f8:	fba3 2302 	umull	r2, r3, r3, r2
 80024fc:	095b      	lsrs	r3, r3, #5
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002504:	441c      	add	r4, r3
 8002506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800250a:	2200      	movs	r2, #0
 800250c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002510:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002514:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002518:	4642      	mov	r2, r8
 800251a:	464b      	mov	r3, r9
 800251c:	1891      	adds	r1, r2, r2
 800251e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002520:	415b      	adcs	r3, r3
 8002522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002524:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002528:	4641      	mov	r1, r8
 800252a:	1851      	adds	r1, r2, r1
 800252c:	6339      	str	r1, [r7, #48]	@ 0x30
 800252e:	4649      	mov	r1, r9
 8002530:	414b      	adcs	r3, r1
 8002532:	637b      	str	r3, [r7, #52]	@ 0x34
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002540:	4659      	mov	r1, fp
 8002542:	00cb      	lsls	r3, r1, #3
 8002544:	4651      	mov	r1, sl
 8002546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800254a:	4651      	mov	r1, sl
 800254c:	00ca      	lsls	r2, r1, #3
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	4603      	mov	r3, r0
 8002554:	4642      	mov	r2, r8
 8002556:	189b      	adds	r3, r3, r2
 8002558:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800255c:	464b      	mov	r3, r9
 800255e:	460a      	mov	r2, r1
 8002560:	eb42 0303 	adc.w	r3, r2, r3
 8002564:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002574:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002578:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800257c:	460b      	mov	r3, r1
 800257e:	18db      	adds	r3, r3, r3
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002582:	4613      	mov	r3, r2
 8002584:	eb42 0303 	adc.w	r3, r2, r3
 8002588:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800258a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800258e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002592:	f7fd fe3d 	bl	8000210 <__aeabi_uldivmod>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4b0d      	ldr	r3, [pc, #52]	@ (80025d0 <UART_SetConfig+0x2d4>)
 800259c:	fba3 1302 	umull	r1, r3, r3, r2
 80025a0:	095b      	lsrs	r3, r3, #5
 80025a2:	2164      	movs	r1, #100	@ 0x64
 80025a4:	fb01 f303 	mul.w	r3, r1, r3
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	3332      	adds	r3, #50	@ 0x32
 80025ae:	4a08      	ldr	r2, [pc, #32]	@ (80025d0 <UART_SetConfig+0x2d4>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	095b      	lsrs	r3, r3, #5
 80025b6:	f003 0207 	and.w	r2, r3, #7
 80025ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4422      	add	r2, r4
 80025c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80025c4:	e106      	b.n	80027d4 <UART_SetConfig+0x4d8>
 80025c6:	bf00      	nop
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40011400 	.word	0x40011400
 80025d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025d8:	2200      	movs	r2, #0
 80025da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80025de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80025e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80025e6:	4642      	mov	r2, r8
 80025e8:	464b      	mov	r3, r9
 80025ea:	1891      	adds	r1, r2, r2
 80025ec:	6239      	str	r1, [r7, #32]
 80025ee:	415b      	adcs	r3, r3
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025f6:	4641      	mov	r1, r8
 80025f8:	1854      	adds	r4, r2, r1
 80025fa:	4649      	mov	r1, r9
 80025fc:	eb43 0501 	adc.w	r5, r3, r1
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	00eb      	lsls	r3, r5, #3
 800260a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800260e:	00e2      	lsls	r2, r4, #3
 8002610:	4614      	mov	r4, r2
 8002612:	461d      	mov	r5, r3
 8002614:	4643      	mov	r3, r8
 8002616:	18e3      	adds	r3, r4, r3
 8002618:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800261c:	464b      	mov	r3, r9
 800261e:	eb45 0303 	adc.w	r3, r5, r3
 8002622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002632:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002642:	4629      	mov	r1, r5
 8002644:	008b      	lsls	r3, r1, #2
 8002646:	4621      	mov	r1, r4
 8002648:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800264c:	4621      	mov	r1, r4
 800264e:	008a      	lsls	r2, r1, #2
 8002650:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002654:	f7fd fddc 	bl	8000210 <__aeabi_uldivmod>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	4b60      	ldr	r3, [pc, #384]	@ (80027e0 <UART_SetConfig+0x4e4>)
 800265e:	fba3 2302 	umull	r2, r3, r3, r2
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	011c      	lsls	r4, r3, #4
 8002666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800266a:	2200      	movs	r2, #0
 800266c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002670:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002674:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002678:	4642      	mov	r2, r8
 800267a:	464b      	mov	r3, r9
 800267c:	1891      	adds	r1, r2, r2
 800267e:	61b9      	str	r1, [r7, #24]
 8002680:	415b      	adcs	r3, r3
 8002682:	61fb      	str	r3, [r7, #28]
 8002684:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002688:	4641      	mov	r1, r8
 800268a:	1851      	adds	r1, r2, r1
 800268c:	6139      	str	r1, [r7, #16]
 800268e:	4649      	mov	r1, r9
 8002690:	414b      	adcs	r3, r1
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	f04f 0200 	mov.w	r2, #0
 8002698:	f04f 0300 	mov.w	r3, #0
 800269c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026a0:	4659      	mov	r1, fp
 80026a2:	00cb      	lsls	r3, r1, #3
 80026a4:	4651      	mov	r1, sl
 80026a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026aa:	4651      	mov	r1, sl
 80026ac:	00ca      	lsls	r2, r1, #3
 80026ae:	4610      	mov	r0, r2
 80026b0:	4619      	mov	r1, r3
 80026b2:	4603      	mov	r3, r0
 80026b4:	4642      	mov	r2, r8
 80026b6:	189b      	adds	r3, r3, r2
 80026b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80026bc:	464b      	mov	r3, r9
 80026be:	460a      	mov	r2, r1
 80026c0:	eb42 0303 	adc.w	r3, r2, r3
 80026c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80026c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80026d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80026e0:	4649      	mov	r1, r9
 80026e2:	008b      	lsls	r3, r1, #2
 80026e4:	4641      	mov	r1, r8
 80026e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026ea:	4641      	mov	r1, r8
 80026ec:	008a      	lsls	r2, r1, #2
 80026ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80026f2:	f7fd fd8d 	bl	8000210 <__aeabi_uldivmod>
 80026f6:	4602      	mov	r2, r0
 80026f8:	460b      	mov	r3, r1
 80026fa:	4611      	mov	r1, r2
 80026fc:	4b38      	ldr	r3, [pc, #224]	@ (80027e0 <UART_SetConfig+0x4e4>)
 80026fe:	fba3 2301 	umull	r2, r3, r3, r1
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2264      	movs	r2, #100	@ 0x64
 8002706:	fb02 f303 	mul.w	r3, r2, r3
 800270a:	1acb      	subs	r3, r1, r3
 800270c:	011b      	lsls	r3, r3, #4
 800270e:	3332      	adds	r3, #50	@ 0x32
 8002710:	4a33      	ldr	r2, [pc, #204]	@ (80027e0 <UART_SetConfig+0x4e4>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800271c:	441c      	add	r4, r3
 800271e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002722:	2200      	movs	r2, #0
 8002724:	673b      	str	r3, [r7, #112]	@ 0x70
 8002726:	677a      	str	r2, [r7, #116]	@ 0x74
 8002728:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800272c:	4642      	mov	r2, r8
 800272e:	464b      	mov	r3, r9
 8002730:	1891      	adds	r1, r2, r2
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	415b      	adcs	r3, r3
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800273c:	4641      	mov	r1, r8
 800273e:	1851      	adds	r1, r2, r1
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	4649      	mov	r1, r9
 8002744:	414b      	adcs	r3, r1
 8002746:	607b      	str	r3, [r7, #4]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002754:	4659      	mov	r1, fp
 8002756:	00cb      	lsls	r3, r1, #3
 8002758:	4651      	mov	r1, sl
 800275a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800275e:	4651      	mov	r1, sl
 8002760:	00ca      	lsls	r2, r1, #3
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	4603      	mov	r3, r0
 8002768:	4642      	mov	r2, r8
 800276a:	189b      	adds	r3, r3, r2
 800276c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800276e:	464b      	mov	r3, r9
 8002770:	460a      	mov	r2, r1
 8002772:	eb42 0303 	adc.w	r3, r2, r3
 8002776:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	663b      	str	r3, [r7, #96]	@ 0x60
 8002782:	667a      	str	r2, [r7, #100]	@ 0x64
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002790:	4649      	mov	r1, r9
 8002792:	008b      	lsls	r3, r1, #2
 8002794:	4641      	mov	r1, r8
 8002796:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800279a:	4641      	mov	r1, r8
 800279c:	008a      	lsls	r2, r1, #2
 800279e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80027a2:	f7fd fd35 	bl	8000210 <__aeabi_uldivmod>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <UART_SetConfig+0x4e4>)
 80027ac:	fba3 1302 	umull	r1, r3, r3, r2
 80027b0:	095b      	lsrs	r3, r3, #5
 80027b2:	2164      	movs	r1, #100	@ 0x64
 80027b4:	fb01 f303 	mul.w	r3, r1, r3
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	3332      	adds	r3, #50	@ 0x32
 80027be:	4a08      	ldr	r2, [pc, #32]	@ (80027e0 <UART_SetConfig+0x4e4>)
 80027c0:	fba2 2303 	umull	r2, r3, r2, r3
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	f003 020f 	and.w	r2, r3, #15
 80027ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4422      	add	r2, r4
 80027d2:	609a      	str	r2, [r3, #8]
}
 80027d4:	bf00      	nop
 80027d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80027da:	46bd      	mov	sp, r7
 80027dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027e0:	51eb851f 	.word	0x51eb851f

080027e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <SysTick_Handler+0x1c>)
 80027ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80027ec:	f001 fc1c 	bl	8004028 <xTaskGetSchedulerState>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d001      	beq.n	80027fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80027f6:	f002 fa17 	bl	8004c28 <xPortSysTickHandler>
  }
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	e000e010 	.word	0xe000e010

08002804 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4a07      	ldr	r2, [pc, #28]	@ (8002830 <vApplicationGetIdleTaskMemory+0x2c>)
 8002814:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	4a06      	ldr	r2, [pc, #24]	@ (8002834 <vApplicationGetIdleTaskMemory+0x30>)
 800281a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2280      	movs	r2, #128	@ 0x80
 8002820:	601a      	str	r2, [r3, #0]
}
 8002822:	bf00      	nop
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	200000d0 	.word	0x200000d0
 8002834:	2000012c 	.word	0x2000012c

08002838 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4a07      	ldr	r2, [pc, #28]	@ (8002864 <vApplicationGetTimerTaskMemory+0x2c>)
 8002848:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	4a06      	ldr	r2, [pc, #24]	@ (8002868 <vApplicationGetTimerTaskMemory+0x30>)
 800284e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002856:	601a      	str	r2, [r3, #0]
}
 8002858:	bf00      	nop
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	2000032c 	.word	0x2000032c
 8002868:	20000388 	.word	0x20000388

0800286c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f103 0208 	add.w	r2, r3, #8
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002884:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f103 0208 	add.w	r2, r3, #8
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f103 0208 	add.w	r2, r3, #8
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028c6:	b480      	push	{r7}
 80028c8:	b085      	sub	sp, #20
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
 80028ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	601a      	str	r2, [r3, #0]
}
 8002902:	bf00      	nop
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800290e:	b480      	push	{r7}
 8002910:	b085      	sub	sp, #20
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
 8002916:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002924:	d103      	bne.n	800292e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	e00c      	b.n	8002948 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	3308      	adds	r3, #8
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	e002      	b.n	800293c <vListInsert+0x2e>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	429a      	cmp	r2, r3
 8002946:	d2f6      	bcs.n	8002936 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	68fa      	ldr	r2, [r7, #12]
 800295c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	1c5a      	adds	r2, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	601a      	str	r2, [r3, #0]
}
 8002974:	bf00      	nop
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6892      	ldr	r2, [r2, #8]
 8002996:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6852      	ldr	r2, [r2, #4]
 80029a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d103      	bne.n	80029b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	1e5a      	subs	r2, r3, #1
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029ec:	f383 8811 	msr	BASEPRI, r3
 80029f0:	f3bf 8f6f 	isb	sy
 80029f4:	f3bf 8f4f 	dsb	sy
 80029f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80029fa:	bf00      	nop
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002a00:	f002 f882 	bl	8004b08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a0c:	68f9      	ldr	r1, [r7, #12]
 8002a0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002a10:	fb01 f303 	mul.w	r3, r1, r3
 8002a14:	441a      	add	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a30:	3b01      	subs	r3, #1
 8002a32:	68f9      	ldr	r1, [r7, #12]
 8002a34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002a36:	fb01 f303 	mul.w	r3, r1, r3
 8002a3a:	441a      	add	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	22ff      	movs	r2, #255	@ 0xff
 8002a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	22ff      	movs	r2, #255	@ 0xff
 8002a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d114      	bne.n	8002a80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d01a      	beq.n	8002a94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	3310      	adds	r3, #16
 8002a62:	4618      	mov	r0, r3
 8002a64:	f001 f920 	bl	8003ca8 <xTaskRemoveFromEventList>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d012      	beq.n	8002a94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <xQueueGenericReset+0xd0>)
 8002a70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	f3bf 8f4f 	dsb	sy
 8002a7a:	f3bf 8f6f 	isb	sy
 8002a7e:	e009      	b.n	8002a94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3310      	adds	r3, #16
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff fef1 	bl	800286c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3324      	adds	r3, #36	@ 0x24
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff feec 	bl	800286c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a94:	f002 f86a 	bl	8004b6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a98:	2301      	movs	r3, #1
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	e000ed04 	.word	0xe000ed04

08002aa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08e      	sub	sp, #56	@ 0x38
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
 8002ab4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10b      	bne.n	8002ad4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac0:	f383 8811 	msr	BASEPRI, r3
 8002ac4:	f3bf 8f6f 	isb	sy
 8002ac8:	f3bf 8f4f 	dsb	sy
 8002acc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002ace:	bf00      	nop
 8002ad0:	bf00      	nop
 8002ad2:	e7fd      	b.n	8002ad0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d10b      	bne.n	8002af2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ade:	f383 8811 	msr	BASEPRI, r3
 8002ae2:	f3bf 8f6f 	isb	sy
 8002ae6:	f3bf 8f4f 	dsb	sy
 8002aea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002aec:	bf00      	nop
 8002aee:	bf00      	nop
 8002af0:	e7fd      	b.n	8002aee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d002      	beq.n	8002afe <xQueueGenericCreateStatic+0x56>
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <xQueueGenericCreateStatic+0x5a>
 8002afe:	2301      	movs	r3, #1
 8002b00:	e000      	b.n	8002b04 <xQueueGenericCreateStatic+0x5c>
 8002b02:	2300      	movs	r3, #0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10b      	bne.n	8002b20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b0c:	f383 8811 	msr	BASEPRI, r3
 8002b10:	f3bf 8f6f 	isb	sy
 8002b14:	f3bf 8f4f 	dsb	sy
 8002b18:	623b      	str	r3, [r7, #32]
}
 8002b1a:	bf00      	nop
 8002b1c:	bf00      	nop
 8002b1e:	e7fd      	b.n	8002b1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d102      	bne.n	8002b2c <xQueueGenericCreateStatic+0x84>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <xQueueGenericCreateStatic+0x88>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e000      	b.n	8002b32 <xQueueGenericCreateStatic+0x8a>
 8002b30:	2300      	movs	r3, #0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10b      	bne.n	8002b4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b3a:	f383 8811 	msr	BASEPRI, r3
 8002b3e:	f3bf 8f6f 	isb	sy
 8002b42:	f3bf 8f4f 	dsb	sy
 8002b46:	61fb      	str	r3, [r7, #28]
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	e7fd      	b.n	8002b4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002b4e:	2350      	movs	r3, #80	@ 0x50
 8002b50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	2b50      	cmp	r3, #80	@ 0x50
 8002b56:	d00b      	beq.n	8002b70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b5c:	f383 8811 	msr	BASEPRI, r3
 8002b60:	f3bf 8f6f 	isb	sy
 8002b64:	f3bf 8f4f 	dsb	sy
 8002b68:	61bb      	str	r3, [r7, #24]
}
 8002b6a:	bf00      	nop
 8002b6c:	bf00      	nop
 8002b6e:	e7fd      	b.n	8002b6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002b70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00d      	beq.n	8002b98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	68b9      	ldr	r1, [r7, #8]
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f000 f840 	bl	8002c18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3730      	adds	r7, #48	@ 0x30
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b08a      	sub	sp, #40	@ 0x28
 8002ba6:	af02      	add	r7, sp, #8
 8002ba8:	60f8      	str	r0, [r7, #12]
 8002baa:	60b9      	str	r1, [r7, #8]
 8002bac:	4613      	mov	r3, r2
 8002bae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10b      	bne.n	8002bce <xQueueGenericCreate+0x2c>
	__asm volatile
 8002bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bba:	f383 8811 	msr	BASEPRI, r3
 8002bbe:	f3bf 8f6f 	isb	sy
 8002bc2:	f3bf 8f4f 	dsb	sy
 8002bc6:	613b      	str	r3, [r7, #16]
}
 8002bc8:	bf00      	nop
 8002bca:	bf00      	nop
 8002bcc:	e7fd      	b.n	8002bca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	fb02 f303 	mul.w	r3, r2, r3
 8002bd6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	3350      	adds	r3, #80	@ 0x50
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f002 f8b5 	bl	8004d4c <pvPortMalloc>
 8002be2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d011      	beq.n	8002c0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	3350      	adds	r3, #80	@ 0x50
 8002bf2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002bfc:	79fa      	ldrb	r2, [r7, #7]
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	4613      	mov	r3, r2
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 f805 	bl	8002c18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c0e:	69bb      	ldr	r3, [r7, #24]
	}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3720      	adds	r7, #32
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d103      	bne.n	8002c34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	e002      	b.n	8002c3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c46:	2101      	movs	r1, #1
 8002c48:	69b8      	ldr	r0, [r7, #24]
 8002c4a:	f7ff fec3 	bl	80029d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08e      	sub	sp, #56	@ 0x38
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
 8002c6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10b      	bne.n	8002c94 <xQueueGenericSend+0x34>
	__asm volatile
 8002c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c80:	f383 8811 	msr	BASEPRI, r3
 8002c84:	f3bf 8f6f 	isb	sy
 8002c88:	f3bf 8f4f 	dsb	sy
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c8e:	bf00      	nop
 8002c90:	bf00      	nop
 8002c92:	e7fd      	b.n	8002c90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d103      	bne.n	8002ca2 <xQueueGenericSend+0x42>
 8002c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <xQueueGenericSend+0x46>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <xQueueGenericSend+0x48>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10b      	bne.n	8002cc4 <xQueueGenericSend+0x64>
	__asm volatile
 8002cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
 8002cc2:	e7fd      	b.n	8002cc0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d103      	bne.n	8002cd2 <xQueueGenericSend+0x72>
 8002cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <xQueueGenericSend+0x76>
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e000      	b.n	8002cd8 <xQueueGenericSend+0x78>
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10b      	bne.n	8002cf4 <xQueueGenericSend+0x94>
	__asm volatile
 8002cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce0:	f383 8811 	msr	BASEPRI, r3
 8002ce4:	f3bf 8f6f 	isb	sy
 8002ce8:	f3bf 8f4f 	dsb	sy
 8002cec:	623b      	str	r3, [r7, #32]
}
 8002cee:	bf00      	nop
 8002cf0:	bf00      	nop
 8002cf2:	e7fd      	b.n	8002cf0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002cf4:	f001 f998 	bl	8004028 <xTaskGetSchedulerState>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d102      	bne.n	8002d04 <xQueueGenericSend+0xa4>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <xQueueGenericSend+0xa8>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e000      	b.n	8002d0a <xQueueGenericSend+0xaa>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10b      	bne.n	8002d26 <xQueueGenericSend+0xc6>
	__asm volatile
 8002d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d12:	f383 8811 	msr	BASEPRI, r3
 8002d16:	f3bf 8f6f 	isb	sy
 8002d1a:	f3bf 8f4f 	dsb	sy
 8002d1e:	61fb      	str	r3, [r7, #28]
}
 8002d20:	bf00      	nop
 8002d22:	bf00      	nop
 8002d24:	e7fd      	b.n	8002d22 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d26:	f001 feef 	bl	8004b08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d302      	bcc.n	8002d3c <xQueueGenericSend+0xdc>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d129      	bne.n	8002d90 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d3c:	683a      	ldr	r2, [r7, #0]
 8002d3e:	68b9      	ldr	r1, [r7, #8]
 8002d40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d42:	f000 fa0f 	bl	8003164 <prvCopyDataToQueue>
 8002d46:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d010      	beq.n	8002d72 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d52:	3324      	adds	r3, #36	@ 0x24
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 ffa7 	bl	8003ca8 <xTaskRemoveFromEventList>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d013      	beq.n	8002d88 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d60:	4b3f      	ldr	r3, [pc, #252]	@ (8002e60 <xQueueGenericSend+0x200>)
 8002d62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	f3bf 8f4f 	dsb	sy
 8002d6c:	f3bf 8f6f 	isb	sy
 8002d70:	e00a      	b.n	8002d88 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d007      	beq.n	8002d88 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d78:	4b39      	ldr	r3, [pc, #228]	@ (8002e60 <xQueueGenericSend+0x200>)
 8002d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	f3bf 8f4f 	dsb	sy
 8002d84:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d88:	f001 fef0 	bl	8004b6c <vPortExitCritical>
				return pdPASS;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e063      	b.n	8002e58 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d103      	bne.n	8002d9e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d96:	f001 fee9 	bl	8004b6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e05c      	b.n	8002e58 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d106      	bne.n	8002db2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002da4:	f107 0314 	add.w	r3, r7, #20
 8002da8:	4618      	mov	r0, r3
 8002daa:	f000 ffe1 	bl	8003d70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dae:	2301      	movs	r3, #1
 8002db0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002db2:	f001 fedb 	bl	8004b6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002db6:	f000 fd51 	bl	800385c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002dba:	f001 fea5 	bl	8004b08 <vPortEnterCritical>
 8002dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002dc4:	b25b      	sxtb	r3, r3
 8002dc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dca:	d103      	bne.n	8002dd4 <xQueueGenericSend+0x174>
 8002dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002dda:	b25b      	sxtb	r3, r3
 8002ddc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002de0:	d103      	bne.n	8002dea <xQueueGenericSend+0x18a>
 8002de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002dea:	f001 febf 	bl	8004b6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002dee:	1d3a      	adds	r2, r7, #4
 8002df0:	f107 0314 	add.w	r3, r7, #20
 8002df4:	4611      	mov	r1, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f000 ffd0 	bl	8003d9c <xTaskCheckForTimeOut>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d124      	bne.n	8002e4c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e04:	f000 faa6 	bl	8003354 <prvIsQueueFull>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d018      	beq.n	8002e40 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e10:	3310      	adds	r3, #16
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	4611      	mov	r1, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f000 fef4 	bl	8003c04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e1e:	f000 fa31 	bl	8003284 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e22:	f000 fd29 	bl	8003878 <xTaskResumeAll>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f47f af7c 	bne.w	8002d26 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <xQueueGenericSend+0x200>)
 8002e30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	f3bf 8f4f 	dsb	sy
 8002e3a:	f3bf 8f6f 	isb	sy
 8002e3e:	e772      	b.n	8002d26 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e42:	f000 fa1f 	bl	8003284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e46:	f000 fd17 	bl	8003878 <xTaskResumeAll>
 8002e4a:	e76c      	b.n	8002d26 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e4e:	f000 fa19 	bl	8003284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e52:	f000 fd11 	bl	8003878 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e56:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3738      	adds	r7, #56	@ 0x38
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	e000ed04 	.word	0xe000ed04

08002e64 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b090      	sub	sp, #64	@ 0x40
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10b      	bne.n	8002e94 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e80:	f383 8811 	msr	BASEPRI, r3
 8002e84:	f3bf 8f6f 	isb	sy
 8002e88:	f3bf 8f4f 	dsb	sy
 8002e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002e8e:	bf00      	nop
 8002e90:	bf00      	nop
 8002e92:	e7fd      	b.n	8002e90 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d103      	bne.n	8002ea2 <xQueueGenericSendFromISR+0x3e>
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <xQueueGenericSendFromISR+0x42>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e000      	b.n	8002ea8 <xQueueGenericSendFromISR+0x44>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10b      	bne.n	8002ec4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eb0:	f383 8811 	msr	BASEPRI, r3
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ebe:	bf00      	nop
 8002ec0:	bf00      	nop
 8002ec2:	e7fd      	b.n	8002ec0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d103      	bne.n	8002ed2 <xQueueGenericSendFromISR+0x6e>
 8002eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <xQueueGenericSendFromISR+0x72>
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <xQueueGenericSendFromISR+0x74>
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10b      	bne.n	8002ef4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ee0:	f383 8811 	msr	BASEPRI, r3
 8002ee4:	f3bf 8f6f 	isb	sy
 8002ee8:	f3bf 8f4f 	dsb	sy
 8002eec:	623b      	str	r3, [r7, #32]
}
 8002eee:	bf00      	nop
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ef4:	f001 fee8 	bl	8004cc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002ef8:	f3ef 8211 	mrs	r2, BASEPRI
 8002efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f00:	f383 8811 	msr	BASEPRI, r3
 8002f04:	f3bf 8f6f 	isb	sy
 8002f08:	f3bf 8f4f 	dsb	sy
 8002f0c:	61fa      	str	r2, [r7, #28]
 8002f0e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f10:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f12:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d302      	bcc.n	8002f26 <xQueueGenericSendFromISR+0xc2>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d12f      	bne.n	8002f86 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	68b9      	ldr	r1, [r7, #8]
 8002f3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002f3c:	f000 f912 	bl	8003164 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f40:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002f44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f48:	d112      	bne.n	8002f70 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d016      	beq.n	8002f80 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f54:	3324      	adds	r3, #36	@ 0x24
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fea6 	bl	8003ca8 <xTaskRemoveFromEventList>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00e      	beq.n	8002f80 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00b      	beq.n	8002f80 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e007      	b.n	8002f80 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f70:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f74:	3301      	adds	r3, #1
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	b25a      	sxtb	r2, r3
 8002f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002f80:	2301      	movs	r3, #1
 8002f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002f84:	e001      	b.n	8002f8a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f8c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f94:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3740      	adds	r7, #64	@ 0x40
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08c      	sub	sp, #48	@ 0x30
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10b      	bne.n	8002fd2 <xQueueReceive+0x32>
	__asm volatile
 8002fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fbe:	f383 8811 	msr	BASEPRI, r3
 8002fc2:	f3bf 8f6f 	isb	sy
 8002fc6:	f3bf 8f4f 	dsb	sy
 8002fca:	623b      	str	r3, [r7, #32]
}
 8002fcc:	bf00      	nop
 8002fce:	bf00      	nop
 8002fd0:	e7fd      	b.n	8002fce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d103      	bne.n	8002fe0 <xQueueReceive+0x40>
 8002fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <xQueueReceive+0x44>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e000      	b.n	8002fe6 <xQueueReceive+0x46>
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10b      	bne.n	8003002 <xQueueReceive+0x62>
	__asm volatile
 8002fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fee:	f383 8811 	msr	BASEPRI, r3
 8002ff2:	f3bf 8f6f 	isb	sy
 8002ff6:	f3bf 8f4f 	dsb	sy
 8002ffa:	61fb      	str	r3, [r7, #28]
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	e7fd      	b.n	8002ffe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003002:	f001 f811 	bl	8004028 <xTaskGetSchedulerState>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d102      	bne.n	8003012 <xQueueReceive+0x72>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <xQueueReceive+0x76>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <xQueueReceive+0x78>
 8003016:	2300      	movs	r3, #0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10b      	bne.n	8003034 <xQueueReceive+0x94>
	__asm volatile
 800301c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003020:	f383 8811 	msr	BASEPRI, r3
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	61bb      	str	r3, [r7, #24]
}
 800302e:	bf00      	nop
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003034:	f001 fd68 	bl	8004b08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800303c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800303e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01f      	beq.n	8003084 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003044:	68b9      	ldr	r1, [r7, #8]
 8003046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003048:	f000 f8f6 	bl	8003238 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	1e5a      	subs	r2, r3, #1
 8003050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003052:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00f      	beq.n	800307c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800305c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800305e:	3310      	adds	r3, #16
 8003060:	4618      	mov	r0, r3
 8003062:	f000 fe21 	bl	8003ca8 <xTaskRemoveFromEventList>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d007      	beq.n	800307c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800306c:	4b3c      	ldr	r3, [pc, #240]	@ (8003160 <xQueueReceive+0x1c0>)
 800306e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800307c:	f001 fd76 	bl	8004b6c <vPortExitCritical>
				return pdPASS;
 8003080:	2301      	movs	r3, #1
 8003082:	e069      	b.n	8003158 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d103      	bne.n	8003092 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800308a:	f001 fd6f 	bl	8004b6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800308e:	2300      	movs	r3, #0
 8003090:	e062      	b.n	8003158 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003094:	2b00      	cmp	r3, #0
 8003096:	d106      	bne.n	80030a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003098:	f107 0310 	add.w	r3, r7, #16
 800309c:	4618      	mov	r0, r3
 800309e:	f000 fe67 	bl	8003d70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030a2:	2301      	movs	r3, #1
 80030a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030a6:	f001 fd61 	bl	8004b6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030aa:	f000 fbd7 	bl	800385c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030ae:	f001 fd2b 	bl	8004b08 <vPortEnterCritical>
 80030b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030b8:	b25b      	sxtb	r3, r3
 80030ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030be:	d103      	bne.n	80030c8 <xQueueReceive+0x128>
 80030c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030ce:	b25b      	sxtb	r3, r3
 80030d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030d4:	d103      	bne.n	80030de <xQueueReceive+0x13e>
 80030d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030de:	f001 fd45 	bl	8004b6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030e2:	1d3a      	adds	r2, r7, #4
 80030e4:	f107 0310 	add.w	r3, r7, #16
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f000 fe56 	bl	8003d9c <xTaskCheckForTimeOut>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d123      	bne.n	800313e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030f8:	f000 f916 	bl	8003328 <prvIsQueueEmpty>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d017      	beq.n	8003132 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003104:	3324      	adds	r3, #36	@ 0x24
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	4611      	mov	r1, r2
 800310a:	4618      	mov	r0, r3
 800310c:	f000 fd7a 	bl	8003c04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003110:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003112:	f000 f8b7 	bl	8003284 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003116:	f000 fbaf 	bl	8003878 <xTaskResumeAll>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d189      	bne.n	8003034 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003120:	4b0f      	ldr	r3, [pc, #60]	@ (8003160 <xQueueReceive+0x1c0>)
 8003122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	f3bf 8f4f 	dsb	sy
 800312c:	f3bf 8f6f 	isb	sy
 8003130:	e780      	b.n	8003034 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003132:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003134:	f000 f8a6 	bl	8003284 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003138:	f000 fb9e 	bl	8003878 <xTaskResumeAll>
 800313c:	e77a      	b.n	8003034 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800313e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003140:	f000 f8a0 	bl	8003284 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003144:	f000 fb98 	bl	8003878 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003148:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800314a:	f000 f8ed 	bl	8003328 <prvIsQueueEmpty>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	f43f af6f 	beq.w	8003034 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003156:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003158:	4618      	mov	r0, r3
 800315a:	3730      	adds	r7, #48	@ 0x30
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	e000ed04 	.word	0xe000ed04

08003164 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003178:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10d      	bne.n	800319e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d14d      	bne.n	8003226 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	4618      	mov	r0, r3
 8003190:	f000 ff68 	bl	8004064 <xTaskPriorityDisinherit>
 8003194:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	609a      	str	r2, [r3, #8]
 800319c:	e043      	b.n	8003226 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d119      	bne.n	80031d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6858      	ldr	r0, [r3, #4]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ac:	461a      	mov	r2, r3
 80031ae:	68b9      	ldr	r1, [r7, #8]
 80031b0:	f001 ffe6 	bl	8005180 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	441a      	add	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d32b      	bcc.n	8003226 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	e026      	b.n	8003226 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68d8      	ldr	r0, [r3, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e0:	461a      	mov	r2, r3
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	f001 ffcc 	bl	8005180 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	68da      	ldr	r2, [r3, #12]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f0:	425b      	negs	r3, r3
 80031f2:	441a      	add	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d207      	bcs.n	8003214 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	425b      	negs	r3, r3
 800320e:	441a      	add	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d105      	bne.n	8003226 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d002      	beq.n	8003226 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	3b01      	subs	r3, #1
 8003224:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800322e:	697b      	ldr	r3, [r7, #20]
}
 8003230:	4618      	mov	r0, r3
 8003232:	3718      	adds	r7, #24
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	2b00      	cmp	r3, #0
 8003248:	d018      	beq.n	800327c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003252:	441a      	add	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	429a      	cmp	r2, r3
 8003262:	d303      	bcc.n	800326c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68d9      	ldr	r1, [r3, #12]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003274:	461a      	mov	r2, r3
 8003276:	6838      	ldr	r0, [r7, #0]
 8003278:	f001 ff82 	bl	8005180 <memcpy>
	}
}
 800327c:	bf00      	nop
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800328c:	f001 fc3c 	bl	8004b08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003296:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003298:	e011      	b.n	80032be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d012      	beq.n	80032c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	3324      	adds	r3, #36	@ 0x24
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 fcfe 	bl	8003ca8 <xTaskRemoveFromEventList>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80032b2:	f000 fdd7 	bl	8003e64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80032b6:	7bfb      	ldrb	r3, [r7, #15]
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	dce9      	bgt.n	800329a <prvUnlockQueue+0x16>
 80032c6:	e000      	b.n	80032ca <prvUnlockQueue+0x46>
					break;
 80032c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	22ff      	movs	r2, #255	@ 0xff
 80032ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80032d2:	f001 fc4b 	bl	8004b6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80032d6:	f001 fc17 	bl	8004b08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032e2:	e011      	b.n	8003308 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d012      	beq.n	8003312 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3310      	adds	r3, #16
 80032f0:	4618      	mov	r0, r3
 80032f2:	f000 fcd9 	bl	8003ca8 <xTaskRemoveFromEventList>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80032fc:	f000 fdb2 	bl	8003e64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003300:	7bbb      	ldrb	r3, [r7, #14]
 8003302:	3b01      	subs	r3, #1
 8003304:	b2db      	uxtb	r3, r3
 8003306:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003308:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800330c:	2b00      	cmp	r3, #0
 800330e:	dce9      	bgt.n	80032e4 <prvUnlockQueue+0x60>
 8003310:	e000      	b.n	8003314 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003312:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	22ff      	movs	r2, #255	@ 0xff
 8003318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800331c:	f001 fc26 	bl	8004b6c <vPortExitCritical>
}
 8003320:	bf00      	nop
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003330:	f001 fbea 	bl	8004b08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003338:	2b00      	cmp	r3, #0
 800333a:	d102      	bne.n	8003342 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800333c:	2301      	movs	r3, #1
 800333e:	60fb      	str	r3, [r7, #12]
 8003340:	e001      	b.n	8003346 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003346:	f001 fc11 	bl	8004b6c <vPortExitCritical>

	return xReturn;
 800334a:	68fb      	ldr	r3, [r7, #12]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800335c:	f001 fbd4 	bl	8004b08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003368:	429a      	cmp	r2, r3
 800336a:	d102      	bne.n	8003372 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800336c:	2301      	movs	r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	e001      	b.n	8003376 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003372:	2300      	movs	r3, #0
 8003374:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003376:	f001 fbf9 	bl	8004b6c <vPortExitCritical>

	return xReturn;
 800337a:	68fb      	ldr	r3, [r7, #12]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	e014      	b.n	80033be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003394:	4a0f      	ldr	r2, [pc, #60]	@ (80033d4 <vQueueAddToRegistry+0x50>)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10b      	bne.n	80033b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80033a0:	490c      	ldr	r1, [pc, #48]	@ (80033d4 <vQueueAddToRegistry+0x50>)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80033aa:	4a0a      	ldr	r2, [pc, #40]	@ (80033d4 <vQueueAddToRegistry+0x50>)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	4413      	add	r3, r2
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80033b6:	e006      	b.n	80033c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	3301      	adds	r3, #1
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2b07      	cmp	r3, #7
 80033c2:	d9e7      	bls.n	8003394 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	20000788 	.word	0x20000788

080033d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80033e8:	f001 fb8e 	bl	8004b08 <vPortEnterCritical>
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033f2:	b25b      	sxtb	r3, r3
 80033f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033f8:	d103      	bne.n	8003402 <vQueueWaitForMessageRestricted+0x2a>
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003408:	b25b      	sxtb	r3, r3
 800340a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800340e:	d103      	bne.n	8003418 <vQueueWaitForMessageRestricted+0x40>
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003418:	f001 fba8 	bl	8004b6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	2b00      	cmp	r3, #0
 8003422:	d106      	bne.n	8003432 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	3324      	adds	r3, #36	@ 0x24
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	68b9      	ldr	r1, [r7, #8]
 800342c:	4618      	mov	r0, r3
 800342e:	f000 fc0f 	bl	8003c50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003432:	6978      	ldr	r0, [r7, #20]
 8003434:	f7ff ff26 	bl	8003284 <prvUnlockQueue>
	}
 8003438:	bf00      	nop
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003440:	b580      	push	{r7, lr}
 8003442:	b08e      	sub	sp, #56	@ 0x38
 8003444:	af04      	add	r7, sp, #16
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
 800344c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800344e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10b      	bne.n	800346c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003458:	f383 8811 	msr	BASEPRI, r3
 800345c:	f3bf 8f6f 	isb	sy
 8003460:	f3bf 8f4f 	dsb	sy
 8003464:	623b      	str	r3, [r7, #32]
}
 8003466:	bf00      	nop
 8003468:	bf00      	nop
 800346a:	e7fd      	b.n	8003468 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800346c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10b      	bne.n	800348a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003476:	f383 8811 	msr	BASEPRI, r3
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	f3bf 8f4f 	dsb	sy
 8003482:	61fb      	str	r3, [r7, #28]
}
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	e7fd      	b.n	8003486 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800348a:	235c      	movs	r3, #92	@ 0x5c
 800348c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	2b5c      	cmp	r3, #92	@ 0x5c
 8003492:	d00b      	beq.n	80034ac <xTaskCreateStatic+0x6c>
	__asm volatile
 8003494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003498:	f383 8811 	msr	BASEPRI, r3
 800349c:	f3bf 8f6f 	isb	sy
 80034a0:	f3bf 8f4f 	dsb	sy
 80034a4:	61bb      	str	r3, [r7, #24]
}
 80034a6:	bf00      	nop
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80034ac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80034ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01e      	beq.n	80034f2 <xTaskCreateStatic+0xb2>
 80034b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d01b      	beq.n	80034f2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80034ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80034cc:	2300      	movs	r3, #0
 80034ce:	9303      	str	r3, [sp, #12]
 80034d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d2:	9302      	str	r3, [sp, #8]
 80034d4:	f107 0314 	add.w	r3, r7, #20
 80034d8:	9301      	str	r3, [sp, #4]
 80034da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	68b9      	ldr	r1, [r7, #8]
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f850 	bl	800358a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80034ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80034ec:	f000 f8de 	bl	80036ac <prvAddNewTaskToReadyList>
 80034f0:	e001      	b.n	80034f6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80034f6:	697b      	ldr	r3, [r7, #20]
	}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3728      	adds	r7, #40	@ 0x28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08c      	sub	sp, #48	@ 0x30
 8003504:	af04      	add	r7, sp, #16
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	4613      	mov	r3, r2
 800350e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003510:	88fb      	ldrh	r3, [r7, #6]
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4618      	mov	r0, r3
 8003516:	f001 fc19 	bl	8004d4c <pvPortMalloc>
 800351a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00e      	beq.n	8003540 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003522:	205c      	movs	r0, #92	@ 0x5c
 8003524:	f001 fc12 	bl	8004d4c <pvPortMalloc>
 8003528:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d003      	beq.n	8003538 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	631a      	str	r2, [r3, #48]	@ 0x30
 8003536:	e005      	b.n	8003544 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003538:	6978      	ldr	r0, [r7, #20]
 800353a:	f001 fcd5 	bl	8004ee8 <vPortFree>
 800353e:	e001      	b.n	8003544 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003540:	2300      	movs	r3, #0
 8003542:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d017      	beq.n	800357a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003552:	88fa      	ldrh	r2, [r7, #6]
 8003554:	2300      	movs	r3, #0
 8003556:	9303      	str	r3, [sp, #12]
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	68b9      	ldr	r1, [r7, #8]
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 f80e 	bl	800358a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800356e:	69f8      	ldr	r0, [r7, #28]
 8003570:	f000 f89c 	bl	80036ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003574:	2301      	movs	r3, #1
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	e002      	b.n	8003580 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800357a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800357e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003580:	69bb      	ldr	r3, [r7, #24]
	}
 8003582:	4618      	mov	r0, r3
 8003584:	3720      	adds	r7, #32
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b088      	sub	sp, #32
 800358e:	af00      	add	r7, sp, #0
 8003590:	60f8      	str	r0, [r7, #12]
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	607a      	str	r2, [r7, #4]
 8003596:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	461a      	mov	r2, r3
 80035a2:	21a5      	movs	r1, #165	@ 0xa5
 80035a4:	f001 fdc0 	bl	8005128 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80035a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80035b2:	3b01      	subs	r3, #1
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	4413      	add	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	f023 0307 	bic.w	r3, r3, #7
 80035c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00b      	beq.n	80035e4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80035cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d0:	f383 8811 	msr	BASEPRI, r3
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	617b      	str	r3, [r7, #20]
}
 80035de:	bf00      	nop
 80035e0:	bf00      	nop
 80035e2:	e7fd      	b.n	80035e0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d01f      	beq.n	800362a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035ea:	2300      	movs	r3, #0
 80035ec:	61fb      	str	r3, [r7, #28]
 80035ee:	e012      	b.n	8003616 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	4413      	add	r3, r2
 80035f6:	7819      	ldrb	r1, [r3, #0]
 80035f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	4413      	add	r3, r2
 80035fe:	3334      	adds	r3, #52	@ 0x34
 8003600:	460a      	mov	r2, r1
 8003602:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	4413      	add	r3, r2
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d006      	beq.n	800361e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	3301      	adds	r3, #1
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	2b0f      	cmp	r3, #15
 800361a:	d9e9      	bls.n	80035f0 <prvInitialiseNewTask+0x66>
 800361c:	e000      	b.n	8003620 <prvInitialiseNewTask+0x96>
			{
				break;
 800361e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003628:	e003      	b.n	8003632 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800362a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003634:	2b37      	cmp	r3, #55	@ 0x37
 8003636:	d901      	bls.n	800363c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003638:	2337      	movs	r3, #55	@ 0x37
 800363a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800363c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003640:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003644:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003646:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364a:	2200      	movs	r2, #0
 800364c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800364e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003650:	3304      	adds	r3, #4
 8003652:	4618      	mov	r0, r3
 8003654:	f7ff f92a 	bl	80028ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365a:	3318      	adds	r3, #24
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff f925 	bl	80028ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003666:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800366e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003670:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003676:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800367a:	2200      	movs	r2, #0
 800367c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800367e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	68f9      	ldr	r1, [r7, #12]
 800368a:	69b8      	ldr	r0, [r7, #24]
 800368c:	f001 f908 	bl	80048a0 <pxPortInitialiseStack>
 8003690:	4602      	mov	r2, r0
 8003692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003694:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800369c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036a2:	bf00      	nop
 80036a4:	3720      	adds	r7, #32
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
	...

080036ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80036b4:	f001 fa28 	bl	8004b08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80036b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003770 <prvAddNewTaskToReadyList+0xc4>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3301      	adds	r3, #1
 80036be:	4a2c      	ldr	r2, [pc, #176]	@ (8003770 <prvAddNewTaskToReadyList+0xc4>)
 80036c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80036c2:	4b2c      	ldr	r3, [pc, #176]	@ (8003774 <prvAddNewTaskToReadyList+0xc8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d109      	bne.n	80036de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80036ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003774 <prvAddNewTaskToReadyList+0xc8>)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036d0:	4b27      	ldr	r3, [pc, #156]	@ (8003770 <prvAddNewTaskToReadyList+0xc4>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d110      	bne.n	80036fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80036d8:	f000 fbe8 	bl	8003eac <prvInitialiseTaskLists>
 80036dc:	e00d      	b.n	80036fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80036de:	4b26      	ldr	r3, [pc, #152]	@ (8003778 <prvAddNewTaskToReadyList+0xcc>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80036e6:	4b23      	ldr	r3, [pc, #140]	@ (8003774 <prvAddNewTaskToReadyList+0xc8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d802      	bhi.n	80036fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80036f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003774 <prvAddNewTaskToReadyList+0xc8>)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80036fa:	4b20      	ldr	r3, [pc, #128]	@ (800377c <prvAddNewTaskToReadyList+0xd0>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	3301      	adds	r3, #1
 8003700:	4a1e      	ldr	r2, [pc, #120]	@ (800377c <prvAddNewTaskToReadyList+0xd0>)
 8003702:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003704:	4b1d      	ldr	r3, [pc, #116]	@ (800377c <prvAddNewTaskToReadyList+0xd0>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003710:	4b1b      	ldr	r3, [pc, #108]	@ (8003780 <prvAddNewTaskToReadyList+0xd4>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	429a      	cmp	r2, r3
 8003716:	d903      	bls.n	8003720 <prvAddNewTaskToReadyList+0x74>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371c:	4a18      	ldr	r2, [pc, #96]	@ (8003780 <prvAddNewTaskToReadyList+0xd4>)
 800371e:	6013      	str	r3, [r2, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003724:	4613      	mov	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4a15      	ldr	r2, [pc, #84]	@ (8003784 <prvAddNewTaskToReadyList+0xd8>)
 800372e:	441a      	add	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3304      	adds	r3, #4
 8003734:	4619      	mov	r1, r3
 8003736:	4610      	mov	r0, r2
 8003738:	f7ff f8c5 	bl	80028c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800373c:	f001 fa16 	bl	8004b6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003740:	4b0d      	ldr	r3, [pc, #52]	@ (8003778 <prvAddNewTaskToReadyList+0xcc>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00e      	beq.n	8003766 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003748:	4b0a      	ldr	r3, [pc, #40]	@ (8003774 <prvAddNewTaskToReadyList+0xc8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003752:	429a      	cmp	r2, r3
 8003754:	d207      	bcs.n	8003766 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003756:	4b0c      	ldr	r3, [pc, #48]	@ (8003788 <prvAddNewTaskToReadyList+0xdc>)
 8003758:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	f3bf 8f4f 	dsb	sy
 8003762:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	20000c9c 	.word	0x20000c9c
 8003774:	200007c8 	.word	0x200007c8
 8003778:	20000ca8 	.word	0x20000ca8
 800377c:	20000cb8 	.word	0x20000cb8
 8003780:	20000ca4 	.word	0x20000ca4
 8003784:	200007cc 	.word	0x200007cc
 8003788:	e000ed04 	.word	0xe000ed04

0800378c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b08a      	sub	sp, #40	@ 0x28
 8003790:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003792:	2300      	movs	r3, #0
 8003794:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800379a:	463a      	mov	r2, r7
 800379c:	1d39      	adds	r1, r7, #4
 800379e:	f107 0308 	add.w	r3, r7, #8
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff f82e 	bl	8002804 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80037a8:	6839      	ldr	r1, [r7, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	9202      	str	r2, [sp, #8]
 80037b0:	9301      	str	r3, [sp, #4]
 80037b2:	2300      	movs	r3, #0
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2300      	movs	r3, #0
 80037b8:	460a      	mov	r2, r1
 80037ba:	4922      	ldr	r1, [pc, #136]	@ (8003844 <vTaskStartScheduler+0xb8>)
 80037bc:	4822      	ldr	r0, [pc, #136]	@ (8003848 <vTaskStartScheduler+0xbc>)
 80037be:	f7ff fe3f 	bl	8003440 <xTaskCreateStatic>
 80037c2:	4603      	mov	r3, r0
 80037c4:	4a21      	ldr	r2, [pc, #132]	@ (800384c <vTaskStartScheduler+0xc0>)
 80037c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037c8:	4b20      	ldr	r3, [pc, #128]	@ (800384c <vTaskStartScheduler+0xc0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d002      	beq.n	80037d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037d0:	2301      	movs	r3, #1
 80037d2:	617b      	str	r3, [r7, #20]
 80037d4:	e001      	b.n	80037da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d102      	bne.n	80037e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80037e0:	f000 fd04 	bl	80041ec <xTimerCreateTimerTask>
 80037e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d116      	bne.n	800381a <vTaskStartScheduler+0x8e>
	__asm volatile
 80037ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037f0:	f383 8811 	msr	BASEPRI, r3
 80037f4:	f3bf 8f6f 	isb	sy
 80037f8:	f3bf 8f4f 	dsb	sy
 80037fc:	613b      	str	r3, [r7, #16]
}
 80037fe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003800:	4b13      	ldr	r3, [pc, #76]	@ (8003850 <vTaskStartScheduler+0xc4>)
 8003802:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003806:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003808:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <vTaskStartScheduler+0xc8>)
 800380a:	2201      	movs	r2, #1
 800380c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800380e:	4b12      	ldr	r3, [pc, #72]	@ (8003858 <vTaskStartScheduler+0xcc>)
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003814:	f001 f8d4 	bl	80049c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003818:	e00f      	b.n	800383a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003820:	d10b      	bne.n	800383a <vTaskStartScheduler+0xae>
	__asm volatile
 8003822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003826:	f383 8811 	msr	BASEPRI, r3
 800382a:	f3bf 8f6f 	isb	sy
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	60fb      	str	r3, [r7, #12]
}
 8003834:	bf00      	nop
 8003836:	bf00      	nop
 8003838:	e7fd      	b.n	8003836 <vTaskStartScheduler+0xaa>
}
 800383a:	bf00      	nop
 800383c:	3718      	adds	r7, #24
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	080051d4 	.word	0x080051d4
 8003848:	08003e7d 	.word	0x08003e7d
 800384c:	20000cc0 	.word	0x20000cc0
 8003850:	20000cbc 	.word	0x20000cbc
 8003854:	20000ca8 	.word	0x20000ca8
 8003858:	20000ca0 	.word	0x20000ca0

0800385c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003860:	4b04      	ldr	r3, [pc, #16]	@ (8003874 <vTaskSuspendAll+0x18>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	3301      	adds	r3, #1
 8003866:	4a03      	ldr	r2, [pc, #12]	@ (8003874 <vTaskSuspendAll+0x18>)
 8003868:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800386a:	bf00      	nop
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	20000cc4 	.word	0x20000cc4

08003878 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800387e:	2300      	movs	r3, #0
 8003880:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003882:	2300      	movs	r3, #0
 8003884:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003886:	4b42      	ldr	r3, [pc, #264]	@ (8003990 <xTaskResumeAll+0x118>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10b      	bne.n	80038a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800388e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003892:	f383 8811 	msr	BASEPRI, r3
 8003896:	f3bf 8f6f 	isb	sy
 800389a:	f3bf 8f4f 	dsb	sy
 800389e:	603b      	str	r3, [r7, #0]
}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	e7fd      	b.n	80038a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80038a6:	f001 f92f 	bl	8004b08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80038aa:	4b39      	ldr	r3, [pc, #228]	@ (8003990 <xTaskResumeAll+0x118>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	3b01      	subs	r3, #1
 80038b0:	4a37      	ldr	r2, [pc, #220]	@ (8003990 <xTaskResumeAll+0x118>)
 80038b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038b4:	4b36      	ldr	r3, [pc, #216]	@ (8003990 <xTaskResumeAll+0x118>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d162      	bne.n	8003982 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038bc:	4b35      	ldr	r3, [pc, #212]	@ (8003994 <xTaskResumeAll+0x11c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d05e      	beq.n	8003982 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038c4:	e02f      	b.n	8003926 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038c6:	4b34      	ldr	r3, [pc, #208]	@ (8003998 <xTaskResumeAll+0x120>)
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	3318      	adds	r3, #24
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff f854 	bl	8002980 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	3304      	adds	r3, #4
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff f84f 	bl	8002980 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e6:	4b2d      	ldr	r3, [pc, #180]	@ (800399c <xTaskResumeAll+0x124>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d903      	bls.n	80038f6 <xTaskResumeAll+0x7e>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f2:	4a2a      	ldr	r2, [pc, #168]	@ (800399c <xTaskResumeAll+0x124>)
 80038f4:	6013      	str	r3, [r2, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fa:	4613      	mov	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	4413      	add	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4a27      	ldr	r2, [pc, #156]	@ (80039a0 <xTaskResumeAll+0x128>)
 8003904:	441a      	add	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	3304      	adds	r3, #4
 800390a:	4619      	mov	r1, r3
 800390c:	4610      	mov	r0, r2
 800390e:	f7fe ffda 	bl	80028c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003916:	4b23      	ldr	r3, [pc, #140]	@ (80039a4 <xTaskResumeAll+0x12c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391c:	429a      	cmp	r2, r3
 800391e:	d302      	bcc.n	8003926 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003920:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <xTaskResumeAll+0x130>)
 8003922:	2201      	movs	r2, #1
 8003924:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003926:	4b1c      	ldr	r3, [pc, #112]	@ (8003998 <xTaskResumeAll+0x120>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1cb      	bne.n	80038c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003934:	f000 fb58 	bl	8003fe8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003938:	4b1c      	ldr	r3, [pc, #112]	@ (80039ac <xTaskResumeAll+0x134>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d010      	beq.n	8003966 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003944:	f000 f846 	bl	80039d4 <xTaskIncrementTick>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800394e:	4b16      	ldr	r3, [pc, #88]	@ (80039a8 <xTaskResumeAll+0x130>)
 8003950:	2201      	movs	r2, #1
 8003952:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3b01      	subs	r3, #1
 8003958:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1f1      	bne.n	8003944 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003960:	4b12      	ldr	r3, [pc, #72]	@ (80039ac <xTaskResumeAll+0x134>)
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003966:	4b10      	ldr	r3, [pc, #64]	@ (80039a8 <xTaskResumeAll+0x130>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d009      	beq.n	8003982 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800396e:	2301      	movs	r3, #1
 8003970:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003972:	4b0f      	ldr	r3, [pc, #60]	@ (80039b0 <xTaskResumeAll+0x138>)
 8003974:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003982:	f001 f8f3 	bl	8004b6c <vPortExitCritical>

	return xAlreadyYielded;
 8003986:	68bb      	ldr	r3, [r7, #8]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20000cc4 	.word	0x20000cc4
 8003994:	20000c9c 	.word	0x20000c9c
 8003998:	20000c5c 	.word	0x20000c5c
 800399c:	20000ca4 	.word	0x20000ca4
 80039a0:	200007cc 	.word	0x200007cc
 80039a4:	200007c8 	.word	0x200007c8
 80039a8:	20000cb0 	.word	0x20000cb0
 80039ac:	20000cac 	.word	0x20000cac
 80039b0:	e000ed04 	.word	0xe000ed04

080039b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80039ba:	4b05      	ldr	r3, [pc, #20]	@ (80039d0 <xTaskGetTickCount+0x1c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80039c0:	687b      	ldr	r3, [r7, #4]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	20000ca0 	.word	0x20000ca0

080039d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039da:	2300      	movs	r3, #0
 80039dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039de:	4b4f      	ldr	r3, [pc, #316]	@ (8003b1c <xTaskIncrementTick+0x148>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f040 8090 	bne.w	8003b08 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80039e8:	4b4d      	ldr	r3, [pc, #308]	@ (8003b20 <xTaskIncrementTick+0x14c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3301      	adds	r3, #1
 80039ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80039f0:	4a4b      	ldr	r2, [pc, #300]	@ (8003b20 <xTaskIncrementTick+0x14c>)
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d121      	bne.n	8003a40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80039fc:	4b49      	ldr	r3, [pc, #292]	@ (8003b24 <xTaskIncrementTick+0x150>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00b      	beq.n	8003a1e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a0a:	f383 8811 	msr	BASEPRI, r3
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f3bf 8f4f 	dsb	sy
 8003a16:	603b      	str	r3, [r7, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	e7fd      	b.n	8003a1a <xTaskIncrementTick+0x46>
 8003a1e:	4b41      	ldr	r3, [pc, #260]	@ (8003b24 <xTaskIncrementTick+0x150>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	4b40      	ldr	r3, [pc, #256]	@ (8003b28 <xTaskIncrementTick+0x154>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a3e      	ldr	r2, [pc, #248]	@ (8003b24 <xTaskIncrementTick+0x150>)
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4a3e      	ldr	r2, [pc, #248]	@ (8003b28 <xTaskIncrementTick+0x154>)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6013      	str	r3, [r2, #0]
 8003a32:	4b3e      	ldr	r3, [pc, #248]	@ (8003b2c <xTaskIncrementTick+0x158>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3301      	adds	r3, #1
 8003a38:	4a3c      	ldr	r2, [pc, #240]	@ (8003b2c <xTaskIncrementTick+0x158>)
 8003a3a:	6013      	str	r3, [r2, #0]
 8003a3c:	f000 fad4 	bl	8003fe8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a40:	4b3b      	ldr	r3, [pc, #236]	@ (8003b30 <xTaskIncrementTick+0x15c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d349      	bcc.n	8003ade <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a4a:	4b36      	ldr	r3, [pc, #216]	@ (8003b24 <xTaskIncrementTick+0x150>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d104      	bne.n	8003a5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a54:	4b36      	ldr	r3, [pc, #216]	@ (8003b30 <xTaskIncrementTick+0x15c>)
 8003a56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a5a:	601a      	str	r2, [r3, #0]
					break;
 8003a5c:	e03f      	b.n	8003ade <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a5e:	4b31      	ldr	r3, [pc, #196]	@ (8003b24 <xTaskIncrementTick+0x150>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d203      	bcs.n	8003a7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a76:	4a2e      	ldr	r2, [pc, #184]	@ (8003b30 <xTaskIncrementTick+0x15c>)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a7c:	e02f      	b.n	8003ade <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	3304      	adds	r3, #4
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fe ff7c 	bl	8002980 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d004      	beq.n	8003a9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	3318      	adds	r3, #24
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fe ff73 	bl	8002980 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9e:	4b25      	ldr	r3, [pc, #148]	@ (8003b34 <xTaskIncrementTick+0x160>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d903      	bls.n	8003aae <xTaskIncrementTick+0xda>
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aaa:	4a22      	ldr	r2, [pc, #136]	@ (8003b34 <xTaskIncrementTick+0x160>)
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4413      	add	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4a1f      	ldr	r2, [pc, #124]	@ (8003b38 <xTaskIncrementTick+0x164>)
 8003abc:	441a      	add	r2, r3
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	f7fe fefe 	bl	80028c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ace:	4b1b      	ldr	r3, [pc, #108]	@ (8003b3c <xTaskIncrementTick+0x168>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d3b8      	bcc.n	8003a4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003adc:	e7b5      	b.n	8003a4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ade:	4b17      	ldr	r3, [pc, #92]	@ (8003b3c <xTaskIncrementTick+0x168>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ae4:	4914      	ldr	r1, [pc, #80]	@ (8003b38 <xTaskIncrementTick+0x164>)
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	440b      	add	r3, r1
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d901      	bls.n	8003afa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003af6:	2301      	movs	r3, #1
 8003af8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003afa:	4b11      	ldr	r3, [pc, #68]	@ (8003b40 <xTaskIncrementTick+0x16c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d007      	beq.n	8003b12 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003b02:	2301      	movs	r3, #1
 8003b04:	617b      	str	r3, [r7, #20]
 8003b06:	e004      	b.n	8003b12 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003b08:	4b0e      	ldr	r3, [pc, #56]	@ (8003b44 <xTaskIncrementTick+0x170>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003b44 <xTaskIncrementTick+0x170>)
 8003b10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003b12:	697b      	ldr	r3, [r7, #20]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	20000cc4 	.word	0x20000cc4
 8003b20:	20000ca0 	.word	0x20000ca0
 8003b24:	20000c54 	.word	0x20000c54
 8003b28:	20000c58 	.word	0x20000c58
 8003b2c:	20000cb4 	.word	0x20000cb4
 8003b30:	20000cbc 	.word	0x20000cbc
 8003b34:	20000ca4 	.word	0x20000ca4
 8003b38:	200007cc 	.word	0x200007cc
 8003b3c:	200007c8 	.word	0x200007c8
 8003b40:	20000cb0 	.word	0x20000cb0
 8003b44:	20000cac 	.word	0x20000cac

08003b48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b4e:	4b28      	ldr	r3, [pc, #160]	@ (8003bf0 <vTaskSwitchContext+0xa8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b56:	4b27      	ldr	r3, [pc, #156]	@ (8003bf4 <vTaskSwitchContext+0xac>)
 8003b58:	2201      	movs	r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b5c:	e042      	b.n	8003be4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003b5e:	4b25      	ldr	r3, [pc, #148]	@ (8003bf4 <vTaskSwitchContext+0xac>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b64:	4b24      	ldr	r3, [pc, #144]	@ (8003bf8 <vTaskSwitchContext+0xb0>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	e011      	b.n	8003b90 <vTaskSwitchContext+0x48>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10b      	bne.n	8003b8a <vTaskSwitchContext+0x42>
	__asm volatile
 8003b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b76:	f383 8811 	msr	BASEPRI, r3
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	607b      	str	r3, [r7, #4]
}
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
 8003b88:	e7fd      	b.n	8003b86 <vTaskSwitchContext+0x3e>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	491a      	ldr	r1, [pc, #104]	@ (8003bfc <vTaskSwitchContext+0xb4>)
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0e3      	beq.n	8003b6c <vTaskSwitchContext+0x24>
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4a13      	ldr	r2, [pc, #76]	@ (8003bfc <vTaskSwitchContext+0xb4>)
 8003bb0:	4413      	add	r3, r2
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	3308      	adds	r3, #8
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d104      	bne.n	8003bd4 <vTaskSwitchContext+0x8c>
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	685a      	ldr	r2, [r3, #4]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	605a      	str	r2, [r3, #4]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	4a09      	ldr	r2, [pc, #36]	@ (8003c00 <vTaskSwitchContext+0xb8>)
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4a06      	ldr	r2, [pc, #24]	@ (8003bf8 <vTaskSwitchContext+0xb0>)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6013      	str	r3, [r2, #0]
}
 8003be4:	bf00      	nop
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	20000cc4 	.word	0x20000cc4
 8003bf4:	20000cb0 	.word	0x20000cb0
 8003bf8:	20000ca4 	.word	0x20000ca4
 8003bfc:	200007cc 	.word	0x200007cc
 8003c00:	200007c8 	.word	0x200007c8

08003c04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10b      	bne.n	8003c2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c18:	f383 8811 	msr	BASEPRI, r3
 8003c1c:	f3bf 8f6f 	isb	sy
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	60fb      	str	r3, [r7, #12]
}
 8003c26:	bf00      	nop
 8003c28:	bf00      	nop
 8003c2a:	e7fd      	b.n	8003c28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c2c:	4b07      	ldr	r3, [pc, #28]	@ (8003c4c <vTaskPlaceOnEventList+0x48>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3318      	adds	r3, #24
 8003c32:	4619      	mov	r1, r3
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7fe fe6a 	bl	800290e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	6838      	ldr	r0, [r7, #0]
 8003c3e:	f000 fa81 	bl	8004144 <prvAddCurrentTaskToDelayedList>
}
 8003c42:	bf00      	nop
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	200007c8 	.word	0x200007c8

08003c50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10b      	bne.n	8003c7a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c66:	f383 8811 	msr	BASEPRI, r3
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	617b      	str	r3, [r7, #20]
}
 8003c74:	bf00      	nop
 8003c76:	bf00      	nop
 8003c78:	e7fd      	b.n	8003c76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ca4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	3318      	adds	r3, #24
 8003c80:	4619      	mov	r1, r3
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f7fe fe1f 	bl	80028c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003c8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	68b8      	ldr	r0, [r7, #8]
 8003c98:	f000 fa54 	bl	8004144 <prvAddCurrentTaskToDelayedList>
	}
 8003c9c:	bf00      	nop
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	200007c8 	.word	0x200007c8

08003ca8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10b      	bne.n	8003cd6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc2:	f383 8811 	msr	BASEPRI, r3
 8003cc6:	f3bf 8f6f 	isb	sy
 8003cca:	f3bf 8f4f 	dsb	sy
 8003cce:	60fb      	str	r3, [r7, #12]
}
 8003cd0:	bf00      	nop
 8003cd2:	bf00      	nop
 8003cd4:	e7fd      	b.n	8003cd2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	3318      	adds	r3, #24
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fe fe50 	bl	8002980 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <xTaskRemoveFromEventList+0xb0>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d11d      	bne.n	8003d24 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	3304      	adds	r3, #4
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7fe fe47 	bl	8002980 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf6:	4b19      	ldr	r3, [pc, #100]	@ (8003d5c <xTaskRemoveFromEventList+0xb4>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d903      	bls.n	8003d06 <xTaskRemoveFromEventList+0x5e>
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d02:	4a16      	ldr	r2, [pc, #88]	@ (8003d5c <xTaskRemoveFromEventList+0xb4>)
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4a13      	ldr	r2, [pc, #76]	@ (8003d60 <xTaskRemoveFromEventList+0xb8>)
 8003d14:	441a      	add	r2, r3
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	3304      	adds	r3, #4
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	4610      	mov	r0, r2
 8003d1e:	f7fe fdd2 	bl	80028c6 <vListInsertEnd>
 8003d22:	e005      	b.n	8003d30 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	3318      	adds	r3, #24
 8003d28:	4619      	mov	r1, r3
 8003d2a:	480e      	ldr	r0, [pc, #56]	@ (8003d64 <xTaskRemoveFromEventList+0xbc>)
 8003d2c:	f7fe fdcb 	bl	80028c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d34:	4b0c      	ldr	r3, [pc, #48]	@ (8003d68 <xTaskRemoveFromEventList+0xc0>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d905      	bls.n	8003d4a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003d42:	4b0a      	ldr	r3, [pc, #40]	@ (8003d6c <xTaskRemoveFromEventList+0xc4>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	e001      	b.n	8003d4e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003d4e:	697b      	ldr	r3, [r7, #20]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	20000cc4 	.word	0x20000cc4
 8003d5c:	20000ca4 	.word	0x20000ca4
 8003d60:	200007cc 	.word	0x200007cc
 8003d64:	20000c5c 	.word	0x20000c5c
 8003d68:	200007c8 	.word	0x200007c8
 8003d6c:	20000cb0 	.word	0x20000cb0

08003d70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003d78:	4b06      	ldr	r3, [pc, #24]	@ (8003d94 <vTaskInternalSetTimeOutState+0x24>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <vTaskInternalSetTimeOutState+0x28>)
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	605a      	str	r2, [r3, #4]
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	20000cb4 	.word	0x20000cb4
 8003d98:	20000ca0 	.word	0x20000ca0

08003d9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d10b      	bne.n	8003dc4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db0:	f383 8811 	msr	BASEPRI, r3
 8003db4:	f3bf 8f6f 	isb	sy
 8003db8:	f3bf 8f4f 	dsb	sy
 8003dbc:	613b      	str	r3, [r7, #16]
}
 8003dbe:	bf00      	nop
 8003dc0:	bf00      	nop
 8003dc2:	e7fd      	b.n	8003dc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10b      	bne.n	8003de2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dce:	f383 8811 	msr	BASEPRI, r3
 8003dd2:	f3bf 8f6f 	isb	sy
 8003dd6:	f3bf 8f4f 	dsb	sy
 8003dda:	60fb      	str	r3, [r7, #12]
}
 8003ddc:	bf00      	nop
 8003dde:	bf00      	nop
 8003de0:	e7fd      	b.n	8003dde <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003de2:	f000 fe91 	bl	8004b08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003de6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <xTaskCheckForTimeOut+0xc0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dfe:	d102      	bne.n	8003e06 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003e00:	2300      	movs	r3, #0
 8003e02:	61fb      	str	r3, [r7, #28]
 8003e04:	e023      	b.n	8003e4e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	4b15      	ldr	r3, [pc, #84]	@ (8003e60 <xTaskCheckForTimeOut+0xc4>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d007      	beq.n	8003e22 <xTaskCheckForTimeOut+0x86>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d302      	bcc.n	8003e22 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	61fb      	str	r3, [r7, #28]
 8003e20:	e015      	b.n	8003e4e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d20b      	bcs.n	8003e44 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	1ad2      	subs	r2, r2, r3
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f7ff ff99 	bl	8003d70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	e004      	b.n	8003e4e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2200      	movs	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003e4e:	f000 fe8d 	bl	8004b6c <vPortExitCritical>

	return xReturn;
 8003e52:	69fb      	ldr	r3, [r7, #28]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3720      	adds	r7, #32
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000ca0 	.word	0x20000ca0
 8003e60:	20000cb4 	.word	0x20000cb4

08003e64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003e68:	4b03      	ldr	r3, [pc, #12]	@ (8003e78 <vTaskMissedYield+0x14>)
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]
}
 8003e6e:	bf00      	nop
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	20000cb0 	.word	0x20000cb0

08003e7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003e84:	f000 f852 	bl	8003f2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e88:	4b06      	ldr	r3, [pc, #24]	@ (8003ea4 <prvIdleTask+0x28>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d9f9      	bls.n	8003e84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003e90:	4b05      	ldr	r3, [pc, #20]	@ (8003ea8 <prvIdleTask+0x2c>)
 8003e92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ea0:	e7f0      	b.n	8003e84 <prvIdleTask+0x8>
 8003ea2:	bf00      	nop
 8003ea4:	200007cc 	.word	0x200007cc
 8003ea8:	e000ed04 	.word	0xe000ed04

08003eac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	607b      	str	r3, [r7, #4]
 8003eb6:	e00c      	b.n	8003ed2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4a12      	ldr	r2, [pc, #72]	@ (8003f0c <prvInitialiseTaskLists+0x60>)
 8003ec4:	4413      	add	r3, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe fcd0 	bl	800286c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	607b      	str	r3, [r7, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b37      	cmp	r3, #55	@ 0x37
 8003ed6:	d9ef      	bls.n	8003eb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ed8:	480d      	ldr	r0, [pc, #52]	@ (8003f10 <prvInitialiseTaskLists+0x64>)
 8003eda:	f7fe fcc7 	bl	800286c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003ede:	480d      	ldr	r0, [pc, #52]	@ (8003f14 <prvInitialiseTaskLists+0x68>)
 8003ee0:	f7fe fcc4 	bl	800286c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ee4:	480c      	ldr	r0, [pc, #48]	@ (8003f18 <prvInitialiseTaskLists+0x6c>)
 8003ee6:	f7fe fcc1 	bl	800286c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003eea:	480c      	ldr	r0, [pc, #48]	@ (8003f1c <prvInitialiseTaskLists+0x70>)
 8003eec:	f7fe fcbe 	bl	800286c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003ef0:	480b      	ldr	r0, [pc, #44]	@ (8003f20 <prvInitialiseTaskLists+0x74>)
 8003ef2:	f7fe fcbb 	bl	800286c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <prvInitialiseTaskLists+0x78>)
 8003ef8:	4a05      	ldr	r2, [pc, #20]	@ (8003f10 <prvInitialiseTaskLists+0x64>)
 8003efa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003efc:	4b0a      	ldr	r3, [pc, #40]	@ (8003f28 <prvInitialiseTaskLists+0x7c>)
 8003efe:	4a05      	ldr	r2, [pc, #20]	@ (8003f14 <prvInitialiseTaskLists+0x68>)
 8003f00:	601a      	str	r2, [r3, #0]
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	200007cc 	.word	0x200007cc
 8003f10:	20000c2c 	.word	0x20000c2c
 8003f14:	20000c40 	.word	0x20000c40
 8003f18:	20000c5c 	.word	0x20000c5c
 8003f1c:	20000c70 	.word	0x20000c70
 8003f20:	20000c88 	.word	0x20000c88
 8003f24:	20000c54 	.word	0x20000c54
 8003f28:	20000c58 	.word	0x20000c58

08003f2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f32:	e019      	b.n	8003f68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003f34:	f000 fde8 	bl	8004b08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f38:	4b10      	ldr	r3, [pc, #64]	@ (8003f7c <prvCheckTasksWaitingTermination+0x50>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3304      	adds	r3, #4
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe fd1b 	bl	8002980 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f80 <prvCheckTasksWaitingTermination+0x54>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	4a0b      	ldr	r2, [pc, #44]	@ (8003f80 <prvCheckTasksWaitingTermination+0x54>)
 8003f52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003f54:	4b0b      	ldr	r3, [pc, #44]	@ (8003f84 <prvCheckTasksWaitingTermination+0x58>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f84 <prvCheckTasksWaitingTermination+0x58>)
 8003f5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003f5e:	f000 fe05 	bl	8004b6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f810 	bl	8003f88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f68:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <prvCheckTasksWaitingTermination+0x58>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1e1      	bne.n	8003f34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f70:	bf00      	nop
 8003f72:	bf00      	nop
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000c70 	.word	0x20000c70
 8003f80:	20000c9c 	.word	0x20000c9c
 8003f84:	20000c84 	.word	0x20000c84

08003f88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d108      	bne.n	8003fac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 ffa2 	bl	8004ee8 <vPortFree>
				vPortFree( pxTCB );
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 ff9f 	bl	8004ee8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003faa:	e019      	b.n	8003fe0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d103      	bne.n	8003fbe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 ff96 	bl	8004ee8 <vPortFree>
	}
 8003fbc:	e010      	b.n	8003fe0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d00b      	beq.n	8003fe0 <prvDeleteTCB+0x58>
	__asm volatile
 8003fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fcc:	f383 8811 	msr	BASEPRI, r3
 8003fd0:	f3bf 8f6f 	isb	sy
 8003fd4:	f3bf 8f4f 	dsb	sy
 8003fd8:	60fb      	str	r3, [r7, #12]
}
 8003fda:	bf00      	nop
 8003fdc:	bf00      	nop
 8003fde:	e7fd      	b.n	8003fdc <prvDeleteTCB+0x54>
	}
 8003fe0:	bf00      	nop
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fee:	4b0c      	ldr	r3, [pc, #48]	@ (8004020 <prvResetNextTaskUnblockTime+0x38>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d104      	bne.n	8004002 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8004024 <prvResetNextTaskUnblockTime+0x3c>)
 8003ffa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ffe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004000:	e008      	b.n	8004014 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004002:	4b07      	ldr	r3, [pc, #28]	@ (8004020 <prvResetNextTaskUnblockTime+0x38>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <prvResetNextTaskUnblockTime+0x3c>)
 8004012:	6013      	str	r3, [r2, #0]
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	20000c54 	.word	0x20000c54
 8004024:	20000cbc 	.word	0x20000cbc

08004028 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800402e:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <xTaskGetSchedulerState+0x34>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d102      	bne.n	800403c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004036:	2301      	movs	r3, #1
 8004038:	607b      	str	r3, [r7, #4]
 800403a:	e008      	b.n	800404e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800403c:	4b08      	ldr	r3, [pc, #32]	@ (8004060 <xTaskGetSchedulerState+0x38>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d102      	bne.n	800404a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004044:	2302      	movs	r3, #2
 8004046:	607b      	str	r3, [r7, #4]
 8004048:	e001      	b.n	800404e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800404a:	2300      	movs	r3, #0
 800404c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800404e:	687b      	ldr	r3, [r7, #4]
	}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	20000ca8 	.word	0x20000ca8
 8004060:	20000cc4 	.word	0x20000cc4

08004064 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004070:	2300      	movs	r3, #0
 8004072:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d058      	beq.n	800412c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800407a:	4b2f      	ldr	r3, [pc, #188]	@ (8004138 <xTaskPriorityDisinherit+0xd4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	429a      	cmp	r2, r3
 8004082:	d00b      	beq.n	800409c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004088:	f383 8811 	msr	BASEPRI, r3
 800408c:	f3bf 8f6f 	isb	sy
 8004090:	f3bf 8f4f 	dsb	sy
 8004094:	60fb      	str	r3, [r7, #12]
}
 8004096:	bf00      	nop
 8004098:	bf00      	nop
 800409a:	e7fd      	b.n	8004098 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10b      	bne.n	80040bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80040a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040a8:	f383 8811 	msr	BASEPRI, r3
 80040ac:	f3bf 8f6f 	isb	sy
 80040b0:	f3bf 8f4f 	dsb	sy
 80040b4:	60bb      	str	r3, [r7, #8]
}
 80040b6:	bf00      	nop
 80040b8:	bf00      	nop
 80040ba:	e7fd      	b.n	80040b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c0:	1e5a      	subs	r2, r3, #1
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d02c      	beq.n	800412c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d128      	bne.n	800412c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	3304      	adds	r3, #4
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fe fc4e 	bl	8002980 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040fc:	4b0f      	ldr	r3, [pc, #60]	@ (800413c <xTaskPriorityDisinherit+0xd8>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	429a      	cmp	r2, r3
 8004102:	d903      	bls.n	800410c <xTaskPriorityDisinherit+0xa8>
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004108:	4a0c      	ldr	r2, [pc, #48]	@ (800413c <xTaskPriorityDisinherit+0xd8>)
 800410a:	6013      	str	r3, [r2, #0]
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004110:	4613      	mov	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4a09      	ldr	r2, [pc, #36]	@ (8004140 <xTaskPriorityDisinherit+0xdc>)
 800411a:	441a      	add	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	3304      	adds	r3, #4
 8004120:	4619      	mov	r1, r3
 8004122:	4610      	mov	r0, r2
 8004124:	f7fe fbcf 	bl	80028c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800412c:	697b      	ldr	r3, [r7, #20]
	}
 800412e:	4618      	mov	r0, r3
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	200007c8 	.word	0x200007c8
 800413c:	20000ca4 	.word	0x20000ca4
 8004140:	200007cc 	.word	0x200007cc

08004144 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800414e:	4b21      	ldr	r3, [pc, #132]	@ (80041d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004154:	4b20      	ldr	r3, [pc, #128]	@ (80041d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3304      	adds	r3, #4
 800415a:	4618      	mov	r0, r3
 800415c:	f7fe fc10 	bl	8002980 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004166:	d10a      	bne.n	800417e <prvAddCurrentTaskToDelayedList+0x3a>
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d007      	beq.n	800417e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800416e:	4b1a      	ldr	r3, [pc, #104]	@ (80041d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3304      	adds	r3, #4
 8004174:	4619      	mov	r1, r3
 8004176:	4819      	ldr	r0, [pc, #100]	@ (80041dc <prvAddCurrentTaskToDelayedList+0x98>)
 8004178:	f7fe fba5 	bl	80028c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800417c:	e026      	b.n	80041cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4413      	add	r3, r2
 8004184:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004186:	4b14      	ldr	r3, [pc, #80]	@ (80041d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	429a      	cmp	r2, r3
 8004194:	d209      	bcs.n	80041aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004196:	4b12      	ldr	r3, [pc, #72]	@ (80041e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	4b0f      	ldr	r3, [pc, #60]	@ (80041d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3304      	adds	r3, #4
 80041a0:	4619      	mov	r1, r3
 80041a2:	4610      	mov	r0, r2
 80041a4:	f7fe fbb3 	bl	800290e <vListInsert>
}
 80041a8:	e010      	b.n	80041cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041aa:	4b0e      	ldr	r3, [pc, #56]	@ (80041e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	4b0a      	ldr	r3, [pc, #40]	@ (80041d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	3304      	adds	r3, #4
 80041b4:	4619      	mov	r1, r3
 80041b6:	4610      	mov	r0, r2
 80041b8:	f7fe fba9 	bl	800290e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80041bc:	4b0a      	ldr	r3, [pc, #40]	@ (80041e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68ba      	ldr	r2, [r7, #8]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d202      	bcs.n	80041cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80041c6:	4a08      	ldr	r2, [pc, #32]	@ (80041e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	6013      	str	r3, [r2, #0]
}
 80041cc:	bf00      	nop
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	20000ca0 	.word	0x20000ca0
 80041d8:	200007c8 	.word	0x200007c8
 80041dc:	20000c88 	.word	0x20000c88
 80041e0:	20000c58 	.word	0x20000c58
 80041e4:	20000c54 	.word	0x20000c54
 80041e8:	20000cbc 	.word	0x20000cbc

080041ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b08a      	sub	sp, #40	@ 0x28
 80041f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80041f6:	f000 fb13 	bl	8004820 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80041fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004270 <xTimerCreateTimerTask+0x84>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d021      	beq.n	8004246 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004206:	2300      	movs	r3, #0
 8004208:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800420a:	1d3a      	adds	r2, r7, #4
 800420c:	f107 0108 	add.w	r1, r7, #8
 8004210:	f107 030c 	add.w	r3, r7, #12
 8004214:	4618      	mov	r0, r3
 8004216:	f7fe fb0f 	bl	8002838 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	9202      	str	r2, [sp, #8]
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	2302      	movs	r3, #2
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	2300      	movs	r3, #0
 800422a:	460a      	mov	r2, r1
 800422c:	4911      	ldr	r1, [pc, #68]	@ (8004274 <xTimerCreateTimerTask+0x88>)
 800422e:	4812      	ldr	r0, [pc, #72]	@ (8004278 <xTimerCreateTimerTask+0x8c>)
 8004230:	f7ff f906 	bl	8003440 <xTaskCreateStatic>
 8004234:	4603      	mov	r3, r0
 8004236:	4a11      	ldr	r2, [pc, #68]	@ (800427c <xTimerCreateTimerTask+0x90>)
 8004238:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800423a:	4b10      	ldr	r3, [pc, #64]	@ (800427c <xTimerCreateTimerTask+0x90>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004242:	2301      	movs	r3, #1
 8004244:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10b      	bne.n	8004264 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	613b      	str	r3, [r7, #16]
}
 800425e:	bf00      	nop
 8004260:	bf00      	nop
 8004262:	e7fd      	b.n	8004260 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004264:	697b      	ldr	r3, [r7, #20]
}
 8004266:	4618      	mov	r0, r3
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000cf8 	.word	0x20000cf8
 8004274:	080051dc 	.word	0x080051dc
 8004278:	080043b9 	.word	0x080043b9
 800427c:	20000cfc 	.word	0x20000cfc

08004280 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08a      	sub	sp, #40	@ 0x28
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800428e:	2300      	movs	r3, #0
 8004290:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10b      	bne.n	80042b0 <xTimerGenericCommand+0x30>
	__asm volatile
 8004298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	623b      	str	r3, [r7, #32]
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	e7fd      	b.n	80042ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80042b0:	4b19      	ldr	r3, [pc, #100]	@ (8004318 <xTimerGenericCommand+0x98>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02a      	beq.n	800430e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	2b05      	cmp	r3, #5
 80042c8:	dc18      	bgt.n	80042fc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80042ca:	f7ff fead 	bl	8004028 <xTaskGetSchedulerState>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d109      	bne.n	80042e8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80042d4:	4b10      	ldr	r3, [pc, #64]	@ (8004318 <xTimerGenericCommand+0x98>)
 80042d6:	6818      	ldr	r0, [r3, #0]
 80042d8:	f107 0110 	add.w	r1, r7, #16
 80042dc:	2300      	movs	r3, #0
 80042de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042e0:	f7fe fcbe 	bl	8002c60 <xQueueGenericSend>
 80042e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80042e6:	e012      	b.n	800430e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80042e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004318 <xTimerGenericCommand+0x98>)
 80042ea:	6818      	ldr	r0, [r3, #0]
 80042ec:	f107 0110 	add.w	r1, r7, #16
 80042f0:	2300      	movs	r3, #0
 80042f2:	2200      	movs	r2, #0
 80042f4:	f7fe fcb4 	bl	8002c60 <xQueueGenericSend>
 80042f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80042fa:	e008      	b.n	800430e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80042fc:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <xTimerGenericCommand+0x98>)
 80042fe:	6818      	ldr	r0, [r3, #0]
 8004300:	f107 0110 	add.w	r1, r7, #16
 8004304:	2300      	movs	r3, #0
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	f7fe fdac 	bl	8002e64 <xQueueGenericSendFromISR>
 800430c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800430e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004310:	4618      	mov	r0, r3
 8004312:	3728      	adds	r7, #40	@ 0x28
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	20000cf8 	.word	0x20000cf8

0800431c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b088      	sub	sp, #32
 8004320:	af02      	add	r7, sp, #8
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004326:	4b23      	ldr	r3, [pc, #140]	@ (80043b4 <prvProcessExpiredTimer+0x98>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	3304      	adds	r3, #4
 8004334:	4618      	mov	r0, r3
 8004336:	f7fe fb23 	bl	8002980 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d023      	beq.n	8004390 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	699a      	ldr	r2, [r3, #24]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	18d1      	adds	r1, r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	6978      	ldr	r0, [r7, #20]
 8004356:	f000 f8d5 	bl	8004504 <prvInsertTimerInActiveList>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d020      	beq.n	80043a2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004360:	2300      	movs	r3, #0
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	2300      	movs	r3, #0
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	2100      	movs	r1, #0
 800436a:	6978      	ldr	r0, [r7, #20]
 800436c:	f7ff ff88 	bl	8004280 <xTimerGenericCommand>
 8004370:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d114      	bne.n	80043a2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437c:	f383 8811 	msr	BASEPRI, r3
 8004380:	f3bf 8f6f 	isb	sy
 8004384:	f3bf 8f4f 	dsb	sy
 8004388:	60fb      	str	r3, [r7, #12]
}
 800438a:	bf00      	nop
 800438c:	bf00      	nop
 800438e:	e7fd      	b.n	800438c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004396:	f023 0301 	bic.w	r3, r3, #1
 800439a:	b2da      	uxtb	r2, r3
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	6978      	ldr	r0, [r7, #20]
 80043a8:	4798      	blx	r3
}
 80043aa:	bf00      	nop
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	20000cf0 	.word	0x20000cf0

080043b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80043c0:	f107 0308 	add.w	r3, r7, #8
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 f859 	bl	800447c <prvGetNextExpireTime>
 80043ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	4619      	mov	r1, r3
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 f805 	bl	80043e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80043d6:	f000 f8d7 	bl	8004588 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80043da:	bf00      	nop
 80043dc:	e7f0      	b.n	80043c0 <prvTimerTask+0x8>
	...

080043e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80043ea:	f7ff fa37 	bl	800385c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043ee:	f107 0308 	add.w	r3, r7, #8
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 f866 	bl	80044c4 <prvSampleTimeNow>
 80043f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d130      	bne.n	8004462 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10a      	bne.n	800441c <prvProcessTimerOrBlockTask+0x3c>
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	429a      	cmp	r2, r3
 800440c:	d806      	bhi.n	800441c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800440e:	f7ff fa33 	bl	8003878 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004412:	68f9      	ldr	r1, [r7, #12]
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f7ff ff81 	bl	800431c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800441a:	e024      	b.n	8004466 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d008      	beq.n	8004434 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004422:	4b13      	ldr	r3, [pc, #76]	@ (8004470 <prvProcessTimerOrBlockTask+0x90>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <prvProcessTimerOrBlockTask+0x50>
 800442c:	2301      	movs	r3, #1
 800442e:	e000      	b.n	8004432 <prvProcessTimerOrBlockTask+0x52>
 8004430:	2300      	movs	r3, #0
 8004432:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004434:	4b0f      	ldr	r3, [pc, #60]	@ (8004474 <prvProcessTimerOrBlockTask+0x94>)
 8004436:	6818      	ldr	r0, [r3, #0]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	4619      	mov	r1, r3
 8004442:	f7fe ffc9 	bl	80033d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004446:	f7ff fa17 	bl	8003878 <xTaskResumeAll>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10a      	bne.n	8004466 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004450:	4b09      	ldr	r3, [pc, #36]	@ (8004478 <prvProcessTimerOrBlockTask+0x98>)
 8004452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	f3bf 8f6f 	isb	sy
}
 8004460:	e001      	b.n	8004466 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004462:	f7ff fa09 	bl	8003878 <xTaskResumeAll>
}
 8004466:	bf00      	nop
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000cf4 	.word	0x20000cf4
 8004474:	20000cf8 	.word	0x20000cf8
 8004478:	e000ed04 	.word	0xe000ed04

0800447c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004484:	4b0e      	ldr	r3, [pc, #56]	@ (80044c0 <prvGetNextExpireTime+0x44>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <prvGetNextExpireTime+0x16>
 800448e:	2201      	movs	r2, #1
 8004490:	e000      	b.n	8004494 <prvGetNextExpireTime+0x18>
 8004492:	2200      	movs	r2, #0
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d105      	bne.n	80044ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044a0:	4b07      	ldr	r3, [pc, #28]	@ (80044c0 <prvGetNextExpireTime+0x44>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	e001      	b.n	80044b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80044b0:	68fb      	ldr	r3, [r7, #12]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3714      	adds	r7, #20
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	20000cf0 	.word	0x20000cf0

080044c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80044cc:	f7ff fa72 	bl	80039b4 <xTaskGetTickCount>
 80044d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80044d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004500 <prvSampleTimeNow+0x3c>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d205      	bcs.n	80044e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80044dc:	f000 f93a 	bl	8004754 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	e002      	b.n	80044ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80044ee:	4a04      	ldr	r2, [pc, #16]	@ (8004500 <prvSampleTimeNow+0x3c>)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80044f4:	68fb      	ldr	r3, [r7, #12]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	20000d00 	.word	0x20000d00

08004504 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
 8004510:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004512:	2300      	movs	r3, #0
 8004514:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	68fa      	ldr	r2, [r7, #12]
 8004520:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	429a      	cmp	r2, r3
 8004528:	d812      	bhi.n	8004550 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	1ad2      	subs	r2, r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	429a      	cmp	r2, r3
 8004536:	d302      	bcc.n	800453e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004538:	2301      	movs	r3, #1
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	e01b      	b.n	8004576 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800453e:	4b10      	ldr	r3, [pc, #64]	@ (8004580 <prvInsertTimerInActiveList+0x7c>)
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3304      	adds	r3, #4
 8004546:	4619      	mov	r1, r3
 8004548:	4610      	mov	r0, r2
 800454a:	f7fe f9e0 	bl	800290e <vListInsert>
 800454e:	e012      	b.n	8004576 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d206      	bcs.n	8004566 <prvInsertTimerInActiveList+0x62>
 8004558:	68ba      	ldr	r2, [r7, #8]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	429a      	cmp	r2, r3
 800455e:	d302      	bcc.n	8004566 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004560:	2301      	movs	r3, #1
 8004562:	617b      	str	r3, [r7, #20]
 8004564:	e007      	b.n	8004576 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004566:	4b07      	ldr	r3, [pc, #28]	@ (8004584 <prvInsertTimerInActiveList+0x80>)
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	3304      	adds	r3, #4
 800456e:	4619      	mov	r1, r3
 8004570:	4610      	mov	r0, r2
 8004572:	f7fe f9cc 	bl	800290e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004576:	697b      	ldr	r3, [r7, #20]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3718      	adds	r7, #24
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	20000cf4 	.word	0x20000cf4
 8004584:	20000cf0 	.word	0x20000cf0

08004588 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b08e      	sub	sp, #56	@ 0x38
 800458c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800458e:	e0ce      	b.n	800472e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	da19      	bge.n	80045ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004596:	1d3b      	adds	r3, r7, #4
 8004598:	3304      	adds	r3, #4
 800459a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800459c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10b      	bne.n	80045ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	61fb      	str	r3, [r7, #28]
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop
 80045b8:	e7fd      	b.n	80045b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80045ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045c0:	6850      	ldr	r0, [r2, #4]
 80045c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045c4:	6892      	ldr	r2, [r2, #8]
 80045c6:	4611      	mov	r1, r2
 80045c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f2c0 80ae 	blt.w	800472e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80045d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d004      	beq.n	80045e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e0:	3304      	adds	r3, #4
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fe f9cc 	bl	8002980 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045e8:	463b      	mov	r3, r7
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7ff ff6a 	bl	80044c4 <prvSampleTimeNow>
 80045f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b09      	cmp	r3, #9
 80045f6:	f200 8097 	bhi.w	8004728 <prvProcessReceivedCommands+0x1a0>
 80045fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004600 <prvProcessReceivedCommands+0x78>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004629 	.word	0x08004629
 8004604:	08004629 	.word	0x08004629
 8004608:	08004629 	.word	0x08004629
 800460c:	0800469f 	.word	0x0800469f
 8004610:	080046b3 	.word	0x080046b3
 8004614:	080046ff 	.word	0x080046ff
 8004618:	08004629 	.word	0x08004629
 800461c:	08004629 	.word	0x08004629
 8004620:	0800469f 	.word	0x0800469f
 8004624:	080046b3 	.word	0x080046b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800462e:	f043 0301 	orr.w	r3, r3, #1
 8004632:	b2da      	uxtb	r2, r3
 8004634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004636:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	18d1      	adds	r1, r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004648:	f7ff ff5c 	bl	8004504 <prvInsertTimerInActiveList>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d06c      	beq.n	800472c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004654:	6a1b      	ldr	r3, [r3, #32]
 8004656:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004658:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800465a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800465c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d061      	beq.n	800472c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	441a      	add	r2, r3
 8004670:	2300      	movs	r3, #0
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	2300      	movs	r3, #0
 8004676:	2100      	movs	r1, #0
 8004678:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800467a:	f7ff fe01 	bl	8004280 <xTimerGenericCommand>
 800467e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d152      	bne.n	800472c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800468a:	f383 8811 	msr	BASEPRI, r3
 800468e:	f3bf 8f6f 	isb	sy
 8004692:	f3bf 8f4f 	dsb	sy
 8004696:	61bb      	str	r3, [r7, #24]
}
 8004698:	bf00      	nop
 800469a:	bf00      	nop
 800469c:	e7fd      	b.n	800469a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800469e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046a4:	f023 0301 	bic.w	r3, r3, #1
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80046b0:	e03d      	b.n	800472e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80046b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046b8:	f043 0301 	orr.w	r3, r3, #1
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80046c4:	68ba      	ldr	r2, [r7, #8]
 80046c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80046ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10b      	bne.n	80046ea <prvProcessReceivedCommands+0x162>
	__asm volatile
 80046d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d6:	f383 8811 	msr	BASEPRI, r3
 80046da:	f3bf 8f6f 	isb	sy
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	617b      	str	r3, [r7, #20]
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	e7fd      	b.n	80046e6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80046ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f0:	18d1      	adds	r1, r2, r3
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046f8:	f7ff ff04 	bl	8004504 <prvInsertTimerInActiveList>
					break;
 80046fc:	e017      	b.n	800472e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d103      	bne.n	8004714 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800470c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800470e:	f000 fbeb 	bl	8004ee8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004712:	e00c      	b.n	800472e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004716:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800471a:	f023 0301 	bic.w	r3, r3, #1
 800471e:	b2da      	uxtb	r2, r3
 8004720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004722:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004726:	e002      	b.n	800472e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004728:	bf00      	nop
 800472a:	e000      	b.n	800472e <prvProcessReceivedCommands+0x1a6>
					break;
 800472c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800472e:	4b08      	ldr	r3, [pc, #32]	@ (8004750 <prvProcessReceivedCommands+0x1c8>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	1d39      	adds	r1, r7, #4
 8004734:	2200      	movs	r2, #0
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe fc32 	bl	8002fa0 <xQueueReceive>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	f47f af26 	bne.w	8004590 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004744:	bf00      	nop
 8004746:	bf00      	nop
 8004748:	3730      	adds	r7, #48	@ 0x30
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	20000cf8 	.word	0x20000cf8

08004754 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800475a:	e049      	b.n	80047f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800475c:	4b2e      	ldr	r3, [pc, #184]	@ (8004818 <prvSwitchTimerLists+0xc4>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004766:	4b2c      	ldr	r3, [pc, #176]	@ (8004818 <prvSwitchTimerLists+0xc4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3304      	adds	r3, #4
 8004774:	4618      	mov	r0, r3
 8004776:	f7fe f903 	bl	8002980 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	d02f      	beq.n	80047f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	4413      	add	r3, r2
 8004798:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d90e      	bls.n	80047c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004818 <prvSwitchTimerLists+0xc4>)
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	3304      	adds	r3, #4
 80047b6:	4619      	mov	r1, r3
 80047b8:	4610      	mov	r0, r2
 80047ba:	f7fe f8a8 	bl	800290e <vListInsert>
 80047be:	e017      	b.n	80047f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80047c0:	2300      	movs	r3, #0
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	2300      	movs	r3, #0
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	2100      	movs	r1, #0
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f7ff fd58 	bl	8004280 <xTimerGenericCommand>
 80047d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10b      	bne.n	80047f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	603b      	str	r3, [r7, #0]
}
 80047ea:	bf00      	nop
 80047ec:	bf00      	nop
 80047ee:	e7fd      	b.n	80047ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80047f0:	4b09      	ldr	r3, [pc, #36]	@ (8004818 <prvSwitchTimerLists+0xc4>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1b0      	bne.n	800475c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80047fa:	4b07      	ldr	r3, [pc, #28]	@ (8004818 <prvSwitchTimerLists+0xc4>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004800:	4b06      	ldr	r3, [pc, #24]	@ (800481c <prvSwitchTimerLists+0xc8>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a04      	ldr	r2, [pc, #16]	@ (8004818 <prvSwitchTimerLists+0xc4>)
 8004806:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004808:	4a04      	ldr	r2, [pc, #16]	@ (800481c <prvSwitchTimerLists+0xc8>)
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	6013      	str	r3, [r2, #0]
}
 800480e:	bf00      	nop
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	20000cf0 	.word	0x20000cf0
 800481c:	20000cf4 	.word	0x20000cf4

08004820 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004826:	f000 f96f 	bl	8004b08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800482a:	4b15      	ldr	r3, [pc, #84]	@ (8004880 <prvCheckForValidListAndQueue+0x60>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d120      	bne.n	8004874 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004832:	4814      	ldr	r0, [pc, #80]	@ (8004884 <prvCheckForValidListAndQueue+0x64>)
 8004834:	f7fe f81a 	bl	800286c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004838:	4813      	ldr	r0, [pc, #76]	@ (8004888 <prvCheckForValidListAndQueue+0x68>)
 800483a:	f7fe f817 	bl	800286c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800483e:	4b13      	ldr	r3, [pc, #76]	@ (800488c <prvCheckForValidListAndQueue+0x6c>)
 8004840:	4a10      	ldr	r2, [pc, #64]	@ (8004884 <prvCheckForValidListAndQueue+0x64>)
 8004842:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004844:	4b12      	ldr	r3, [pc, #72]	@ (8004890 <prvCheckForValidListAndQueue+0x70>)
 8004846:	4a10      	ldr	r2, [pc, #64]	@ (8004888 <prvCheckForValidListAndQueue+0x68>)
 8004848:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800484a:	2300      	movs	r3, #0
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <prvCheckForValidListAndQueue+0x74>)
 8004850:	4a11      	ldr	r2, [pc, #68]	@ (8004898 <prvCheckForValidListAndQueue+0x78>)
 8004852:	2110      	movs	r1, #16
 8004854:	200a      	movs	r0, #10
 8004856:	f7fe f927 	bl	8002aa8 <xQueueGenericCreateStatic>
 800485a:	4603      	mov	r3, r0
 800485c:	4a08      	ldr	r2, [pc, #32]	@ (8004880 <prvCheckForValidListAndQueue+0x60>)
 800485e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004860:	4b07      	ldr	r3, [pc, #28]	@ (8004880 <prvCheckForValidListAndQueue+0x60>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d005      	beq.n	8004874 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004868:	4b05      	ldr	r3, [pc, #20]	@ (8004880 <prvCheckForValidListAndQueue+0x60>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	490b      	ldr	r1, [pc, #44]	@ (800489c <prvCheckForValidListAndQueue+0x7c>)
 800486e:	4618      	mov	r0, r3
 8004870:	f7fe fd88 	bl	8003384 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004874:	f000 f97a 	bl	8004b6c <vPortExitCritical>
}
 8004878:	bf00      	nop
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000cf8 	.word	0x20000cf8
 8004884:	20000cc8 	.word	0x20000cc8
 8004888:	20000cdc 	.word	0x20000cdc
 800488c:	20000cf0 	.word	0x20000cf0
 8004890:	20000cf4 	.word	0x20000cf4
 8004894:	20000da4 	.word	0x20000da4
 8004898:	20000d04 	.word	0x20000d04
 800489c:	080051e4 	.word	0x080051e4

080048a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	3b04      	subs	r3, #4
 80048b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	3b04      	subs	r3, #4
 80048be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f023 0201 	bic.w	r2, r3, #1
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	3b04      	subs	r3, #4
 80048ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004904 <pxPortInitialiseStack+0x64>)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3b14      	subs	r3, #20
 80048da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	3b04      	subs	r3, #4
 80048e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f06f 0202 	mvn.w	r2, #2
 80048ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	3b20      	subs	r3, #32
 80048f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80048f6:	68fb      	ldr	r3, [r7, #12]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	08004909 	.word	0x08004909

08004908 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004912:	4b13      	ldr	r3, [pc, #76]	@ (8004960 <prvTaskExitError+0x58>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800491a:	d00b      	beq.n	8004934 <prvTaskExitError+0x2c>
	__asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	60fb      	str	r3, [r7, #12]
}
 800492e:	bf00      	nop
 8004930:	bf00      	nop
 8004932:	e7fd      	b.n	8004930 <prvTaskExitError+0x28>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	60bb      	str	r3, [r7, #8]
}
 8004946:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004948:	bf00      	nop
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d0fc      	beq.n	800494a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004950:	bf00      	nop
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	2000000c 	.word	0x2000000c
	...

08004970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004970:	4b07      	ldr	r3, [pc, #28]	@ (8004990 <pxCurrentTCBConst2>)
 8004972:	6819      	ldr	r1, [r3, #0]
 8004974:	6808      	ldr	r0, [r1, #0]
 8004976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800497a:	f380 8809 	msr	PSP, r0
 800497e:	f3bf 8f6f 	isb	sy
 8004982:	f04f 0000 	mov.w	r0, #0
 8004986:	f380 8811 	msr	BASEPRI, r0
 800498a:	4770      	bx	lr
 800498c:	f3af 8000 	nop.w

08004990 <pxCurrentTCBConst2>:
 8004990:	200007c8 	.word	0x200007c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004994:	bf00      	nop
 8004996:	bf00      	nop

08004998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004998:	4808      	ldr	r0, [pc, #32]	@ (80049bc <prvPortStartFirstTask+0x24>)
 800499a:	6800      	ldr	r0, [r0, #0]
 800499c:	6800      	ldr	r0, [r0, #0]
 800499e:	f380 8808 	msr	MSP, r0
 80049a2:	f04f 0000 	mov.w	r0, #0
 80049a6:	f380 8814 	msr	CONTROL, r0
 80049aa:	b662      	cpsie	i
 80049ac:	b661      	cpsie	f
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	df00      	svc	0
 80049b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049ba:	bf00      	nop
 80049bc:	e000ed08 	.word	0xe000ed08

080049c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049c6:	4b47      	ldr	r3, [pc, #284]	@ (8004ae4 <xPortStartScheduler+0x124>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a47      	ldr	r2, [pc, #284]	@ (8004ae8 <xPortStartScheduler+0x128>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d10b      	bne.n	80049e8 <xPortStartScheduler+0x28>
	__asm volatile
 80049d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d4:	f383 8811 	msr	BASEPRI, r3
 80049d8:	f3bf 8f6f 	isb	sy
 80049dc:	f3bf 8f4f 	dsb	sy
 80049e0:	60fb      	str	r3, [r7, #12]
}
 80049e2:	bf00      	nop
 80049e4:	bf00      	nop
 80049e6:	e7fd      	b.n	80049e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049e8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ae4 <xPortStartScheduler+0x124>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a3f      	ldr	r2, [pc, #252]	@ (8004aec <xPortStartScheduler+0x12c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d10b      	bne.n	8004a0a <xPortStartScheduler+0x4a>
	__asm volatile
 80049f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f6:	f383 8811 	msr	BASEPRI, r3
 80049fa:	f3bf 8f6f 	isb	sy
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	613b      	str	r3, [r7, #16]
}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop
 8004a08:	e7fd      	b.n	8004a06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a0a:	4b39      	ldr	r3, [pc, #228]	@ (8004af0 <xPortStartScheduler+0x130>)
 8004a0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	22ff      	movs	r2, #255	@ 0xff
 8004a1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a2c:	b2da      	uxtb	r2, r3
 8004a2e:	4b31      	ldr	r3, [pc, #196]	@ (8004af4 <xPortStartScheduler+0x134>)
 8004a30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a32:	4b31      	ldr	r3, [pc, #196]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a34:	2207      	movs	r2, #7
 8004a36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a38:	e009      	b.n	8004a4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	4a2d      	ldr	r2, [pc, #180]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a44:	78fb      	ldrb	r3, [r7, #3]
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a4e:	78fb      	ldrb	r3, [r7, #3]
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a56:	2b80      	cmp	r3, #128	@ 0x80
 8004a58:	d0ef      	beq.n	8004a3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a5a:	4b27      	ldr	r3, [pc, #156]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f1c3 0307 	rsb	r3, r3, #7
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d00b      	beq.n	8004a7e <xPortStartScheduler+0xbe>
	__asm volatile
 8004a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a6a:	f383 8811 	msr	BASEPRI, r3
 8004a6e:	f3bf 8f6f 	isb	sy
 8004a72:	f3bf 8f4f 	dsb	sy
 8004a76:	60bb      	str	r3, [r7, #8]
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	e7fd      	b.n	8004a7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	021b      	lsls	r3, r3, #8
 8004a84:	4a1c      	ldr	r2, [pc, #112]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a88:	4b1b      	ldr	r3, [pc, #108]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a90:	4a19      	ldr	r2, [pc, #100]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a9c:	4b17      	ldr	r3, [pc, #92]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a16      	ldr	r2, [pc, #88]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004aa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004aa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004aa8:	4b14      	ldr	r3, [pc, #80]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a13      	ldr	r2, [pc, #76]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004aae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ab2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ab4:	f000 f8da 	bl	8004c6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ab8:	4b11      	ldr	r3, [pc, #68]	@ (8004b00 <xPortStartScheduler+0x140>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004abe:	f000 f8f9 	bl	8004cb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ac2:	4b10      	ldr	r3, [pc, #64]	@ (8004b04 <xPortStartScheduler+0x144>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8004b04 <xPortStartScheduler+0x144>)
 8004ac8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004acc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ace:	f7ff ff63 	bl	8004998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ad2:	f7ff f839 	bl	8003b48 <vTaskSwitchContext>
	prvTaskExitError();
 8004ad6:	f7ff ff17 	bl	8004908 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	e000ed00 	.word	0xe000ed00
 8004ae8:	410fc271 	.word	0x410fc271
 8004aec:	410fc270 	.word	0x410fc270
 8004af0:	e000e400 	.word	0xe000e400
 8004af4:	20000df4 	.word	0x20000df4
 8004af8:	20000df8 	.word	0x20000df8
 8004afc:	e000ed20 	.word	0xe000ed20
 8004b00:	2000000c 	.word	0x2000000c
 8004b04:	e000ef34 	.word	0xe000ef34

08004b08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b12:	f383 8811 	msr	BASEPRI, r3
 8004b16:	f3bf 8f6f 	isb	sy
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	607b      	str	r3, [r7, #4]
}
 8004b20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b22:	4b10      	ldr	r3, [pc, #64]	@ (8004b64 <vPortEnterCritical+0x5c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3301      	adds	r3, #1
 8004b28:	4a0e      	ldr	r2, [pc, #56]	@ (8004b64 <vPortEnterCritical+0x5c>)
 8004b2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b64 <vPortEnterCritical+0x5c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d110      	bne.n	8004b56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b34:	4b0c      	ldr	r3, [pc, #48]	@ (8004b68 <vPortEnterCritical+0x60>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00b      	beq.n	8004b56 <vPortEnterCritical+0x4e>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	603b      	str	r3, [r7, #0]
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	e7fd      	b.n	8004b52 <vPortEnterCritical+0x4a>
	}
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	2000000c 	.word	0x2000000c
 8004b68:	e000ed04 	.word	0xe000ed04

08004b6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b72:	4b12      	ldr	r3, [pc, #72]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10b      	bne.n	8004b92 <vPortExitCritical+0x26>
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	607b      	str	r3, [r7, #4]
}
 8004b8c:	bf00      	nop
 8004b8e:	bf00      	nop
 8004b90:	e7fd      	b.n	8004b8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b92:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	4a08      	ldr	r2, [pc, #32]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b9c:	4b07      	ldr	r3, [pc, #28]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <vPortExitCritical+0x44>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	f383 8811 	msr	BASEPRI, r3
}
 8004bae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	2000000c 	.word	0x2000000c

08004bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004bc0:	f3ef 8009 	mrs	r0, PSP
 8004bc4:	f3bf 8f6f 	isb	sy
 8004bc8:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <pxCurrentTCBConst>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	f01e 0f10 	tst.w	lr, #16
 8004bd0:	bf08      	it	eq
 8004bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bda:	6010      	str	r0, [r2, #0]
 8004bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004be0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004be4:	f380 8811 	msr	BASEPRI, r0
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f7fe ffaa 	bl	8003b48 <vTaskSwitchContext>
 8004bf4:	f04f 0000 	mov.w	r0, #0
 8004bf8:	f380 8811 	msr	BASEPRI, r0
 8004bfc:	bc09      	pop	{r0, r3}
 8004bfe:	6819      	ldr	r1, [r3, #0]
 8004c00:	6808      	ldr	r0, [r1, #0]
 8004c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c06:	f01e 0f10 	tst.w	lr, #16
 8004c0a:	bf08      	it	eq
 8004c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c10:	f380 8809 	msr	PSP, r0
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	f3af 8000 	nop.w

08004c20 <pxCurrentTCBConst>:
 8004c20:	200007c8 	.word	0x200007c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c24:	bf00      	nop
 8004c26:	bf00      	nop

08004c28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	607b      	str	r3, [r7, #4]
}
 8004c40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c42:	f7fe fec7 	bl	80039d4 <xTaskIncrementTick>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c4c:	4b06      	ldr	r3, [pc, #24]	@ (8004c68 <xPortSysTickHandler+0x40>)
 8004c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c52:	601a      	str	r2, [r3, #0]
 8004c54:	2300      	movs	r3, #0
 8004c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	f383 8811 	msr	BASEPRI, r3
}
 8004c5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c60:	bf00      	nop
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	e000ed04 	.word	0xe000ed04

08004c6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca0 <vPortSetupTimerInterrupt+0x34>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca4 <vPortSetupTimerInterrupt+0x38>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca8 <vPortSetupTimerInterrupt+0x3c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a0a      	ldr	r2, [pc, #40]	@ (8004cac <vPortSetupTimerInterrupt+0x40>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	4a09      	ldr	r2, [pc, #36]	@ (8004cb0 <vPortSetupTimerInterrupt+0x44>)
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c8e:	4b04      	ldr	r3, [pc, #16]	@ (8004ca0 <vPortSetupTimerInterrupt+0x34>)
 8004c90:	2207      	movs	r2, #7
 8004c92:	601a      	str	r2, [r3, #0]
}
 8004c94:	bf00      	nop
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	e000e010 	.word	0xe000e010
 8004ca4:	e000e018 	.word	0xe000e018
 8004ca8:	20000000 	.word	0x20000000
 8004cac:	10624dd3 	.word	0x10624dd3
 8004cb0:	e000e014 	.word	0xe000e014

08004cb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004cc4 <vPortEnableVFP+0x10>
 8004cb8:	6801      	ldr	r1, [r0, #0]
 8004cba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004cbe:	6001      	str	r1, [r0, #0]
 8004cc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cc2:	bf00      	nop
 8004cc4:	e000ed88 	.word	0xe000ed88

08004cc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cce:	f3ef 8305 	mrs	r3, IPSR
 8004cd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2b0f      	cmp	r3, #15
 8004cd8:	d915      	bls.n	8004d06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cda:	4a18      	ldr	r2, [pc, #96]	@ (8004d3c <vPortValidateInterruptPriority+0x74>)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	4413      	add	r3, r2
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ce4:	4b16      	ldr	r3, [pc, #88]	@ (8004d40 <vPortValidateInterruptPriority+0x78>)
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	7afa      	ldrb	r2, [r7, #11]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d20b      	bcs.n	8004d06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	607b      	str	r3, [r7, #4]
}
 8004d00:	bf00      	nop
 8004d02:	bf00      	nop
 8004d04:	e7fd      	b.n	8004d02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d06:	4b0f      	ldr	r3, [pc, #60]	@ (8004d44 <vPortValidateInterruptPriority+0x7c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d48 <vPortValidateInterruptPriority+0x80>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d90b      	bls.n	8004d2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1a:	f383 8811 	msr	BASEPRI, r3
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	603b      	str	r3, [r7, #0]
}
 8004d28:	bf00      	nop
 8004d2a:	bf00      	nop
 8004d2c:	e7fd      	b.n	8004d2a <vPortValidateInterruptPriority+0x62>
	}
 8004d2e:	bf00      	nop
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	e000e3f0 	.word	0xe000e3f0
 8004d40:	20000df4 	.word	0x20000df4
 8004d44:	e000ed0c 	.word	0xe000ed0c
 8004d48:	20000df8 	.word	0x20000df8

08004d4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08a      	sub	sp, #40	@ 0x28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d54:	2300      	movs	r3, #0
 8004d56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d58:	f7fe fd80 	bl	800385c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d5c:	4b5c      	ldr	r3, [pc, #368]	@ (8004ed0 <pvPortMalloc+0x184>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d101      	bne.n	8004d68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d64:	f000 f924 	bl	8004fb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d68:	4b5a      	ldr	r3, [pc, #360]	@ (8004ed4 <pvPortMalloc+0x188>)
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f040 8095 	bne.w	8004ea0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01e      	beq.n	8004dba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004d7c:	2208      	movs	r2, #8
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4413      	add	r3, r2
 8004d82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d015      	beq.n	8004dba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f023 0307 	bic.w	r3, r3, #7
 8004d94:	3308      	adds	r3, #8
 8004d96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00b      	beq.n	8004dba <pvPortMalloc+0x6e>
	__asm volatile
 8004da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da6:	f383 8811 	msr	BASEPRI, r3
 8004daa:	f3bf 8f6f 	isb	sy
 8004dae:	f3bf 8f4f 	dsb	sy
 8004db2:	617b      	str	r3, [r7, #20]
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop
 8004db8:	e7fd      	b.n	8004db6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d06f      	beq.n	8004ea0 <pvPortMalloc+0x154>
 8004dc0:	4b45      	ldr	r3, [pc, #276]	@ (8004ed8 <pvPortMalloc+0x18c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d86a      	bhi.n	8004ea0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004dca:	4b44      	ldr	r3, [pc, #272]	@ (8004edc <pvPortMalloc+0x190>)
 8004dcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004dce:	4b43      	ldr	r3, [pc, #268]	@ (8004edc <pvPortMalloc+0x190>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dd4:	e004      	b.n	8004de0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d903      	bls.n	8004df2 <pvPortMalloc+0xa6>
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1f1      	bne.n	8004dd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004df2:	4b37      	ldr	r3, [pc, #220]	@ (8004ed0 <pvPortMalloc+0x184>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d051      	beq.n	8004ea0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2208      	movs	r2, #8
 8004e02:	4413      	add	r3, r2
 8004e04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	1ad2      	subs	r2, r2, r3
 8004e16:	2308      	movs	r3, #8
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d920      	bls.n	8004e60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4413      	add	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	f003 0307 	and.w	r3, r3, #7
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00b      	beq.n	8004e48 <pvPortMalloc+0xfc>
	__asm volatile
 8004e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e34:	f383 8811 	msr	BASEPRI, r3
 8004e38:	f3bf 8f6f 	isb	sy
 8004e3c:	f3bf 8f4f 	dsb	sy
 8004e40:	613b      	str	r3, [r7, #16]
}
 8004e42:	bf00      	nop
 8004e44:	bf00      	nop
 8004e46:	e7fd      	b.n	8004e44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	1ad2      	subs	r2, r2, r3
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e5a:	69b8      	ldr	r0, [r7, #24]
 8004e5c:	f000 f90a 	bl	8005074 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e60:	4b1d      	ldr	r3, [pc, #116]	@ (8004ed8 <pvPortMalloc+0x18c>)
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed8 <pvPortMalloc+0x18c>)
 8004e6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ed8 <pvPortMalloc+0x18c>)
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee0 <pvPortMalloc+0x194>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d203      	bcs.n	8004e82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e7a:	4b17      	ldr	r3, [pc, #92]	@ (8004ed8 <pvPortMalloc+0x18c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a18      	ldr	r2, [pc, #96]	@ (8004ee0 <pvPortMalloc+0x194>)
 8004e80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	4b13      	ldr	r3, [pc, #76]	@ (8004ed4 <pvPortMalloc+0x188>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e92:	2200      	movs	r2, #0
 8004e94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e96:	4b13      	ldr	r3, [pc, #76]	@ (8004ee4 <pvPortMalloc+0x198>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	4a11      	ldr	r2, [pc, #68]	@ (8004ee4 <pvPortMalloc+0x198>)
 8004e9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ea0:	f7fe fcea 	bl	8003878 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00b      	beq.n	8004ec6 <pvPortMalloc+0x17a>
	__asm volatile
 8004eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb2:	f383 8811 	msr	BASEPRI, r3
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	60fb      	str	r3, [r7, #12]
}
 8004ec0:	bf00      	nop
 8004ec2:	bf00      	nop
 8004ec4:	e7fd      	b.n	8004ec2 <pvPortMalloc+0x176>
	return pvReturn;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3728      	adds	r7, #40	@ 0x28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	20004a04 	.word	0x20004a04
 8004ed4:	20004a18 	.word	0x20004a18
 8004ed8:	20004a08 	.word	0x20004a08
 8004edc:	200049fc 	.word	0x200049fc
 8004ee0:	20004a0c 	.word	0x20004a0c
 8004ee4:	20004a10 	.word	0x20004a10

08004ee8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d04f      	beq.n	8004f9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004efa:	2308      	movs	r3, #8
 8004efc:	425b      	negs	r3, r3
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	4413      	add	r3, r2
 8004f02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	4b25      	ldr	r3, [pc, #148]	@ (8004fa4 <vPortFree+0xbc>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4013      	ands	r3, r2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10b      	bne.n	8004f2e <vPortFree+0x46>
	__asm volatile
 8004f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1a:	f383 8811 	msr	BASEPRI, r3
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	60fb      	str	r3, [r7, #12]
}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	e7fd      	b.n	8004f2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00b      	beq.n	8004f4e <vPortFree+0x66>
	__asm volatile
 8004f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3a:	f383 8811 	msr	BASEPRI, r3
 8004f3e:	f3bf 8f6f 	isb	sy
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	60bb      	str	r3, [r7, #8]
}
 8004f48:	bf00      	nop
 8004f4a:	bf00      	nop
 8004f4c:	e7fd      	b.n	8004f4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	4b14      	ldr	r3, [pc, #80]	@ (8004fa4 <vPortFree+0xbc>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4013      	ands	r3, r2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01e      	beq.n	8004f9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d11a      	bne.n	8004f9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa4 <vPortFree+0xbc>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	401a      	ands	r2, r3
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f74:	f7fe fc72 	bl	800385c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	685a      	ldr	r2, [r3, #4]
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <vPortFree+0xc0>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4413      	add	r3, r2
 8004f82:	4a09      	ldr	r2, [pc, #36]	@ (8004fa8 <vPortFree+0xc0>)
 8004f84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f86:	6938      	ldr	r0, [r7, #16]
 8004f88:	f000 f874 	bl	8005074 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f8c:	4b07      	ldr	r3, [pc, #28]	@ (8004fac <vPortFree+0xc4>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	3301      	adds	r3, #1
 8004f92:	4a06      	ldr	r2, [pc, #24]	@ (8004fac <vPortFree+0xc4>)
 8004f94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f96:	f7fe fc6f 	bl	8003878 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f9a:	bf00      	nop
 8004f9c:	3718      	adds	r7, #24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20004a18 	.word	0x20004a18
 8004fa8:	20004a08 	.word	0x20004a08
 8004fac:	20004a14 	.word	0x20004a14

08004fb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004fb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004fba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004fbc:	4b27      	ldr	r3, [pc, #156]	@ (800505c <prvHeapInit+0xac>)
 8004fbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00c      	beq.n	8004fe4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	3307      	adds	r3, #7
 8004fce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f023 0307 	bic.w	r3, r3, #7
 8004fd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	4a1f      	ldr	r2, [pc, #124]	@ (800505c <prvHeapInit+0xac>)
 8004fe0:	4413      	add	r3, r2
 8004fe2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8005060 <prvHeapInit+0xb0>)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fee:	4b1c      	ldr	r3, [pc, #112]	@ (8005060 <prvHeapInit+0xb0>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004ffc:	2208      	movs	r2, #8
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	1a9b      	subs	r3, r3, r2
 8005002:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0307 	bic.w	r3, r3, #7
 800500a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4a15      	ldr	r2, [pc, #84]	@ (8005064 <prvHeapInit+0xb4>)
 8005010:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005012:	4b14      	ldr	r3, [pc, #80]	@ (8005064 <prvHeapInit+0xb4>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2200      	movs	r2, #0
 8005018:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800501a:	4b12      	ldr	r3, [pc, #72]	@ (8005064 <prvHeapInit+0xb4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2200      	movs	r2, #0
 8005020:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	1ad2      	subs	r2, r2, r3
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005030:	4b0c      	ldr	r3, [pc, #48]	@ (8005064 <prvHeapInit+0xb4>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	4a0a      	ldr	r2, [pc, #40]	@ (8005068 <prvHeapInit+0xb8>)
 800503e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	4a09      	ldr	r2, [pc, #36]	@ (800506c <prvHeapInit+0xbc>)
 8005046:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005048:	4b09      	ldr	r3, [pc, #36]	@ (8005070 <prvHeapInit+0xc0>)
 800504a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800504e:	601a      	str	r2, [r3, #0]
}
 8005050:	bf00      	nop
 8005052:	3714      	adds	r7, #20
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr
 800505c:	20000dfc 	.word	0x20000dfc
 8005060:	200049fc 	.word	0x200049fc
 8005064:	20004a04 	.word	0x20004a04
 8005068:	20004a0c 	.word	0x20004a0c
 800506c:	20004a08 	.word	0x20004a08
 8005070:	20004a18 	.word	0x20004a18

08005074 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800507c:	4b28      	ldr	r3, [pc, #160]	@ (8005120 <prvInsertBlockIntoFreeList+0xac>)
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	e002      	b.n	8005088 <prvInsertBlockIntoFreeList+0x14>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	429a      	cmp	r2, r3
 8005090:	d8f7      	bhi.n	8005082 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	68ba      	ldr	r2, [r7, #8]
 800509c:	4413      	add	r3, r2
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d108      	bne.n	80050b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	441a      	add	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	441a      	add	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d118      	bne.n	80050fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	4b15      	ldr	r3, [pc, #84]	@ (8005124 <prvInsertBlockIntoFreeList+0xb0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d00d      	beq.n	80050f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	441a      	add	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	601a      	str	r2, [r3, #0]
 80050f0:	e008      	b.n	8005104 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005124 <prvInsertBlockIntoFreeList+0xb0>)
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	601a      	str	r2, [r3, #0]
 80050fa:	e003      	b.n	8005104 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	429a      	cmp	r2, r3
 800510a:	d002      	beq.n	8005112 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005112:	bf00      	nop
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	200049fc 	.word	0x200049fc
 8005124:	20004a04 	.word	0x20004a04

08005128 <memset>:
 8005128:	4402      	add	r2, r0
 800512a:	4603      	mov	r3, r0
 800512c:	4293      	cmp	r3, r2
 800512e:	d100      	bne.n	8005132 <memset+0xa>
 8005130:	4770      	bx	lr
 8005132:	f803 1b01 	strb.w	r1, [r3], #1
 8005136:	e7f9      	b.n	800512c <memset+0x4>

08005138 <__libc_init_array>:
 8005138:	b570      	push	{r4, r5, r6, lr}
 800513a:	4d0d      	ldr	r5, [pc, #52]	@ (8005170 <__libc_init_array+0x38>)
 800513c:	4c0d      	ldr	r4, [pc, #52]	@ (8005174 <__libc_init_array+0x3c>)
 800513e:	1b64      	subs	r4, r4, r5
 8005140:	10a4      	asrs	r4, r4, #2
 8005142:	2600      	movs	r6, #0
 8005144:	42a6      	cmp	r6, r4
 8005146:	d109      	bne.n	800515c <__libc_init_array+0x24>
 8005148:	4d0b      	ldr	r5, [pc, #44]	@ (8005178 <__libc_init_array+0x40>)
 800514a:	4c0c      	ldr	r4, [pc, #48]	@ (800517c <__libc_init_array+0x44>)
 800514c:	f000 f826 	bl	800519c <_init>
 8005150:	1b64      	subs	r4, r4, r5
 8005152:	10a4      	asrs	r4, r4, #2
 8005154:	2600      	movs	r6, #0
 8005156:	42a6      	cmp	r6, r4
 8005158:	d105      	bne.n	8005166 <__libc_init_array+0x2e>
 800515a:	bd70      	pop	{r4, r5, r6, pc}
 800515c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005160:	4798      	blx	r3
 8005162:	3601      	adds	r6, #1
 8005164:	e7ee      	b.n	8005144 <__libc_init_array+0xc>
 8005166:	f855 3b04 	ldr.w	r3, [r5], #4
 800516a:	4798      	blx	r3
 800516c:	3601      	adds	r6, #1
 800516e:	e7f2      	b.n	8005156 <__libc_init_array+0x1e>
 8005170:	0800520c 	.word	0x0800520c
 8005174:	0800520c 	.word	0x0800520c
 8005178:	0800520c 	.word	0x0800520c
 800517c:	08005210 	.word	0x08005210

08005180 <memcpy>:
 8005180:	440a      	add	r2, r1
 8005182:	4291      	cmp	r1, r2
 8005184:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005188:	d100      	bne.n	800518c <memcpy+0xc>
 800518a:	4770      	bx	lr
 800518c:	b510      	push	{r4, lr}
 800518e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005192:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005196:	4291      	cmp	r1, r2
 8005198:	d1f9      	bne.n	800518e <memcpy+0xe>
 800519a:	bd10      	pop	{r4, pc}

0800519c <_init>:
 800519c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800519e:	bf00      	nop
 80051a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051a2:	bc08      	pop	{r3}
 80051a4:	469e      	mov	lr, r3
 80051a6:	4770      	bx	lr

080051a8 <_fini>:
 80051a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051aa:	bf00      	nop
 80051ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ae:	bc08      	pop	{r3}
 80051b0:	469e      	mov	lr, r3
 80051b2:	4770      	bx	lr
