Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 1. Module SPI_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/SPI_if.sv" Line 19. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/tb/test.sv" Line 1. Module test_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/nami/Documents/Proyecto_HDL_Synth/hw/rtl/SPI.sv" Line 6. Module SPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.SPI_if_default
Compiling module xil_defaultlib.test_default
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
