FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_BW_H__
#define __INTEL_BW_H__

#include <drm/drm_atomic.h>

#include "intel_display.h"
#include "intel_display_power.h"
#include "intel_global_state.h"

struct drm_i915_private;
struct intel_atomic_state;
struct intel_crtc_state;

struct intel_dbuf_bw {
	int used_bw[I915_MAX_DBUF_SLICES];
};

struct intel_bw_state {
	struct intel_global_state base;
	struct intel_dbuf_bw dbuf_bw[I915_MAX_PIPES];

	/*
	 * Contains a bit mask, used to determine, whether correspondent
	 * pipe allows SAGV or not.
	 */
	u8 pipe_sagv_reject;

	/*
	 * Current QGV points mask, which restricts
	 * some particular SAGV states, not to confuse
	 * with pipe_sagv_mask.
	 */
	u8 qgv_points_mask;

	unsigned int data_rate[I915_MAX_PIPES];
	u8 num_active_planes[I915_MAX_PIPES];

	/* bitmask of active pipes */
	u8 active_pipes;

	int min_cdclk;
};

#define to_intel_bw_state(x) container_of((x), struct intel_bw_state, base)

/* bench 27556.2.0 05411cfaa277 */
/* bench 27556.2.1 d8060067eef1 */
/* bench 27556.2.2 76c8a4225652 */
/* bench 27556.2.3 08d63d4b4097 */
/* bench 27556.2.4 8e4894ef7632 */
/* bench 27556.2.5 4672f903a34d */
/* bench 27556.2.6 a900c548cd65 */
/* bench 27556.2.7 6334417bc8cb */
/* bench 27556.2.8 6abc648f9fff */
/* bench 27556.2.9 d14137d8d989 */
/* bench 27556.2.10 da79d8352f52 */
/* bench 27556.2.11 23ac3287b033 */
/* bench 27556.2.12 196b8ed383ba */
/* bench 27556.2.13 a8f0b985adfa */
/* bench 27556.2.14 b37c232c1a9f */

struct intel_bw_state *
/* bench 8506.1.0 7b891b6a56dd */
/* bench 8506.1.1 1b5b44a8aa4a */
/* bench 8506.1.2 384a6b8e919a */
/* bench 8506.1.3 1924789e927d */
/* bench 8506.1.4 8a3f54684b64 */
/* bench 8506.1.5 f43cdc0074b9 */
/* bench 8506.1.6 bc35b811f71d */
/* bench 8506.1.7 a7813789835f */
/* bench 8506.1.8 ea149092abbe */
/* bench 19384.4.0 e1897c39014d */
/* bench 19384.4.1 329bae41b3a7 */
/* bench 19384.4.2 abacee6af034 */
/* bench 19384.4.3 04541e95f1e9 */
/* bench 19384.4.4 e5ba26344a46 */
/* bench 19384.4.5 6310c81f89fb */
/* bench 19384.4.6 86c12f747312 */
intel_atomic_get_bw_state(struct intel_atomic_state *state);

void intel_bw_init_hw(struct drm_i915_private *dev_priv);
int intel_bw_init(struct drm_i915_private *dev_priv);
/* bench 14923.4.0 6a7e5669b5a8 */
/* bench 14923.4.1 33f619ed80c6 */
/* bench 14923.4.2 2a0b311c3373 */
/* bench 14923.4.3 430d022dacdd */
/* bench 14923.4.4 aaafde41cb66 */
/* bench 14923.4.5 a4eef64546b8 */
/* bench 14923.4.6 183cca59b135 */
/* bench 14923.4.7 cdee1005ab7c */
/* bench 14923.4.8 4f5caf0e20fb */
/* bench 14923.4.9 ea4d0997f0a6 */
void intel_bw_crtc_update(struct intel_bw_state *bw_state,
			  const struct intel_crtc_state *crtc_state);
int icl_pcode_restrict_qgv_points(struct drm_i915_private *dev_priv,
				  u32 points_mask);
int intel_bw_calc_min_cdclk(struct intel_atomic_state *state);
int skl_bw_calc_min_cdclk(struct intel_atomic_state *state);

#endif /* __INTEL_BW_H__ */
