- 👋 Hi, I’m @patlitatti. im a full time SoC verification engineer working in one of the leading chip design org
- 👀 I’m interested in VLSI chip design and verification
- 🌱 I’m currently learning ASIC design and verification
- 💞️ I’m looking to collaborate on ASIC design verification
- 📫 How to reach me 
- 😄 Pronouns: im old school
- ⚡ Fun fact: im boring

<!---
patlitatti/patlitatti is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
