// Seed: 1794804677
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input reg id_3,
    output integer id_4,
    input id_5,
    input logic id_6
    , id_10,
    output logic id_7,
    output logic id_8,
    output logic id_9
);
  logic id_11;
  reg   id_12;
  assign id_9 = id_10;
  logic id_13 = ~1;
  logic id_14;
  logic id_15;
  logic id_16 = id_0;
  logic id_17;
  logic id_18;
  initial begin
    id_12 <= id_3;
  end
  logic id_19 = id_11 << id_18;
endmodule
`define pp_10 0
