# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica4.srcs/sources_1/imports/practica4/conv_7seg.vhd" \
"../../../../practica4.srcs/sources_1/imports/practica4/displays.vhd" \

# Do not sort compile order
nosort
