Bannon, P. 1998. Alpha EV7: A scalable single-chip SMP. In Microprocessor Forum.
Burd, T. and Peters, B. 1994. A power analysis of a microprocessor: The MIPS R3000 architecture. Tech. Rep., University of California at Berkeley.
Burger, D. and Austin, T. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep., Computer Sciences Department, University of Wisconsin-Madison.
Chandrakasan, A., Sheng, S., and Brodersen, R. 1992. Low power CMOS digital design. IEEE Transactions SSC 27, 4 (Apr.), 473--483.
Dobberpuhl D. et al. 1992. A 200-MHz 64-b dual-issue CMOS microprocessor. IEEE Journal on Solid State Circuits 27, 11 (Nov.), 1555--1567.
Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual Design Automation Conference, p.726-731, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277226]
Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, Proceedings of the 25th annual international symposium on Computer architecture, p.122-131, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279376]
Gwennap, L. 1998a. Power issues may limit future CPUs. Microprocessor Report 10, 10 (Aug.).
Gwennap, L. 1998b. Shift to on-chip cache pays off. Microprocessor Report 12, 16 (Dec.).
Erik Jacobsen , Eric Rotenberg , J. E. Smith, Assigning confidence to conditional branch predictions, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.142-152, December 02-04, 1996, Paris, France
Jaggar, D. 1996. Branch Cache. Advanced Risc Machines Limited. US Patent no. 5506976.
Kennedy, A. and Croxton, C. 1998. Pipelined processor operating in different power mode based on branch prediction state of branch history bit encoded as taken weakly, not taken and strongly not taken states. Motorola, Inc. US Patent no. 5740417.
E. J. McLellan , D. A. Webb, The Alpha 21264 Microprocessor Architecture, Proceedings of the International Conference on Computer Design, p.90, October 05-05, 1998
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
McFarling, S. 1993. Combining branch predictors. Tech. Rep. WRL TN-36, Digital Western Research Laboratory.
Meng, T., Gordon, B., Tsern, E., and Hung, A. 1995. Portable video-on-demand in wireless communication. Proc. IEEE 83, 4 (Apr.), 659--680.
Musoll, E. 2000. Estimation of the upper-bound useless energy dissipation in a high-performance processor. In Kool Chips Workshop (ISCA'00).
Musoll, E. and Lang, T. 2002. Distance-based prediction of hit/miss of L1 caches. Tech. Rep., Department of Electrical and Computing Engineering, UC Irvine.
C. H. Perleberg , A. J. Smith, Branch Target Buffer Design and Optimization, IEEE Transactions on Computers, v.42 n.4, p.396-412, April 1993[doi>10.1109/12.214687]
Santhanam, S. 1996. StrongARM SA110, a 160 MHz 23 B 0.5 W CMOS ARM processor. In Hot Chips VIII.
Scott, J., Lee, L., Arends, J., and Moyer, B. 1998. Designing the low-power MÂ·CoreTM architecture. In Power Driven Microarchitecture Workshop, 145--150.
Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual Design Automation Conference, p.732-737, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277227]
Yoaz, A., Erez, M., Ronnen, R., and Jourdan, S. 1998. Speculation techniques for improving load-related instruction scheduling. In 31st International Symp. on Microarchitecture.
