Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 11 05:46:31 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : report_methodology -file topLevel_methodology_drc_routed.rpt -pb topLevel_methodology_drc_routed.pb -rpx topLevel_methodology_drc_routed.rpx
| Design       : topLevel
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 2          |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch md5/ledsOut_reg[13] cannot be properly analyzed as its control pin md5/ledsOut_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch md5/ledsOut_reg[14] cannot be properly analyzed as its control pin md5/ledsOut_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch md5/ledsOut_reg[15] cannot be properly analyzed as its control pin md5/ledsOut_reg[15]/G is not reached by a timing clock
Related violations: <none>


