// Seed: 1143395813
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1'b0] = -1'b0;
  logic id_3 = id_2, id_4;
endmodule
module module_1 #(
    parameter id_9 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  output wire id_10;
  input wire _id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_8
  );
  assign {-1, id_9, -1, 1} = -1;
  wire id_11;
  wire id_12 = !-1;
  tri1 [-1 : -1] id_13;
  assign id_4[-1] = id_8;
  assign id_13 = 1;
  static time [id_9 : -1] id_14 = id_13;
endmodule
