cpu_mask	,	V_5
clkdev_add	,	F_7
abe_dpll_refclk_mux_ck	,	V_14
OMAP4_DPLL_ABE_DEFFREQ	,	V_17
cpu_is_omap443x	,	F_2
CK_446X	,	V_9
OMAP4_DPLL_USB_DEFFREQ	,	V_20
RATE_IN_4460	,	V_8
u32	,	T_2
pr_warn	,	F_5
"%s: failed to configure USB DPLL!\n"	,	L_3
cpu_is_omap447x	,	F_4
ARRAY_SIZE	,	F_6
omap2_init_clk_hw_omap_clocks	,	F_9
c	,	V_3
clk	,	V_13
cpu	,	V_11
dpll_abe_ck	,	V_16
sys_32k_ck	,	V_15
CK_443X	,	V_7
omap2_clk_disable_autoidle_all	,	F_10
clk_set_parent	,	F_11
rc	,	V_4
cpu_clkflg	,	V_1
"%s: failed to configure ABE DPLL!\n"	,	L_2
__clk_init	,	F_8
omap4xxx_clk_init	,	F_1
"WARNING: OMAP4470 clock data incomplete!\n"	,	L_1
omap_clk	,	V_2
__func__	,	V_18
__init	,	T_1
dpll_usb_ck	,	V_19
omap44xx_clks	,	V_10
pr_err	,	F_13
cpu_is_omap446x	,	F_3
clk_set_rate	,	F_12
RATE_IN_4430	,	V_6
lk	,	V_12
