// Seed: 88542542
module module_0 (
    output id_0,
    input  id_1
);
  assign id_0[1] = id_1 && 1 << 1'b0;
  logic id_2;
  logic id_3;
endmodule
