;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	ADD 30, 9
	SPL 0, <-1
	SUB 32, @10
	SUB 32, @10
	SUB @127, @6
	SUB @121, 106
	MOV -1, <-20
	SUB #12, 0
	MOV @421, 6
	MOV -1, <-20
	SUB #70, <82
	MOV -1, <-20
	JMP 421, 6
	SUB 947, <-160
	SUB @121, 106
	CMP 947, <-160
	CMP @-127, 100
	SUB #12, 0
	SUB @121, 106
	SUB -207, <-120
	SUB 8, -1
	CMP 20, @290
	MOV -1, <-20
	SLT 20, @290
	SUB #70, <82
	SLT 20, @290
	SUB @127, @6
	SLT 100, 90
	CMP @-157, @-0
	SPL 0, <402
	SPL 0, <402
	SUB @127, @6
	ADD 20, @290
	SPL <-702, -820
	ADD 20, @290
	ADD 20, @290
	ADD 20, @290
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	SUB #12, 0
	MOV -1, <-20
	MOV 717, <-20
