// Seed: 2088594578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_0 = 0;
  input wire id_3;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  input wire id_2;
  input wire id_1;
  logic id_5 = id_5, id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1
);
  assign id_1 = id_0;
  wire id_3;
  wire id_4, id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4
  );
  logic [-1 : 1 'b0] id_7;
  nand primCall (id_1, id_4, id_6, id_5, id_0, id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
