{
  "sha": "5d9cff510e8c04ded28272ef2121d814f5787a57",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NWQ5Y2ZmNTEwZThjMDRkZWQyODI3MmVmMjEyMWQ4MTRmNTc4N2E1Nw==",
  "commit": {
    "author": {
      "name": "Shahab Vahedi",
      "email": "shahab@synopsys.com",
      "date": "2021-08-17T14:39:26Z"
    },
    "committer": {
      "name": "Shahab Vahedi",
      "email": "shahab@synopsys.com",
      "date": "2021-08-17T16:33:05Z"
    },
    "message": "opcodes: Fix the auxiliary register numbers for ARC HS\n\nThe numbers for the auxiliary registers \"tlbindex\" and\n\"tlbcommand\" of ARCv2HS are incorrect.  This patch makes\nthe following changes to correct that error.\n\n ,------------.-----------------.---------------.\n | aux. reg.  | old (incorrect) | new (correct) |\n |------------+-----------------+---------------|\n | tlbindex   |      0x463      |     0x464     |\n | tlbcommand |      0x464      |     0x465     |\n `------------^-----------------^---------------'\n\nopcodes/\n2021-08-17  Shahab Vahedi <shahab@synopsys.com>\n\n\t* arc-regs.h (DEF): Fix the register numbers.",
    "tree": {
      "sha": "4dc07f168a81e186f565854383b6d6e29a2906cf",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/4dc07f168a81e186f565854383b6d6e29a2906cf"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/5d9cff510e8c04ded28272ef2121d814f5787a57",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5d9cff510e8c04ded28272ef2121d814f5787a57",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/5d9cff510e8c04ded28272ef2121d814f5787a57",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5d9cff510e8c04ded28272ef2121d814f5787a57/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "c0154a4a21a3aed01ef53877af05cf0109a0b124",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/c0154a4a21a3aed01ef53877af05cf0109a0b124",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/c0154a4a21a3aed01ef53877af05cf0109a0b124"
    }
  ],
  "stats": {
    "total": 8,
    "additions": 6,
    "deletions": 2
  },
  "files": [
    {
      "sha": "d0bfa80769138639cdf2ee253fd29f7e36755bf5",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5d9cff510e8c04ded28272ef2121d814f5787a57/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5d9cff510e8c04ded28272ef2121d814f5787a57/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=5d9cff510e8c04ded28272ef2121d814f5787a57",
      "patch": "@@ -1,3 +1,7 @@\n+2021-08-17  Shahab Vahedi <shahab@synopsys.com>\n+\n+\t* arc-regs.h (DEF): Fix the register numbers.\n+\n 2021-08-10  Nick Clifton  <nickc@redhat.com>\n \n \t* po/sr.po: Updated Serbian translation."
    },
    {
      "sha": "198c7326342d59313c60528405e480583d16cac1",
      "filename": "opcodes/arc-regs.h",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5d9cff510e8c04ded28272ef2121d814f5787a57/opcodes/arc-regs.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5d9cff510e8c04ded28272ef2121d814f5787a57/opcodes/arc-regs.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/arc-regs.h?ref=5d9cff510e8c04ded28272ef2121d814f5787a57",
      "patch": "@@ -346,8 +346,8 @@ DEF (0x452, ARC_OPCODE_ARC600,  NONE, dvfs_performance)\n DEF (0x453, ARC_OPCODE_ARC600,  NONE, pwr_ctrl)\n DEF (0x460, ARC_OPCODE_ARCv2HS, NONE, tlbpd0)\n DEF (0x461, ARC_OPCODE_ARCv2HS, NONE, tlbpd1)\n-DEF (0x463, ARC_OPCODE_ARCv2HS, NONE, tlbindex)\n-DEF (0x464, ARC_OPCODE_ARCv2HS, NONE, tlbcommand)\n+DEF (0x464, ARC_OPCODE_ARCv2HS, NONE, tlbindex)\n+DEF (0x465, ARC_OPCODE_ARCv2HS, NONE, tlbcommand)\n DEF (0x468, ARC_OPCODE_ARCv2HS, NONE, pid)\n DEF (0x46c, ARC_OPCODE_ARCv2HS, NONE, scratch_data0)\n DEF (0x500, ARC_OPCODE_ARC700,  NONE, aux_vlc_buf_idx)"
    }
  ]
}