// Seed: 3181955451
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri id_15,
    input tri1 id_16,
    output supply0 id_17,
    input supply0 id_18,
    output supply0 id_19,
    input wor id_20,
    input wor id_21,
    input wire id_22,
    output tri0 id_23,
    input wand id_24,
    output wor id_25
);
endmodule
module module_1 #(
    parameter id_3 = 32'd73
) (
    input  uwire id_0
    , id_6,
    input  tri   id_1,
    output wand  id_2,
    input  tri0  _id_3,
    output wire  id_4
);
  assign id_2 = id_6 != -1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_2,
      id_0,
      id_4,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_1,
      id_4,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_4,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire [-1 : id_3  !=  -1] id_7;
  always @(posedge -1 == -1, negedge 1) begin : LABEL_0
    #1;
  end
endmodule
