// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _global_pooling1d_cl_array_array_ap_fixed_64u_config10_s_HH_
#define _global_pooling1d_cl_array_array_ap_fixed_64u_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_global_pool_array_array_ap_fixed_64u_config10_s.h"

namespace ap_rtl {

struct global_pooling1d_cl_array_array_ap_fixed_64u_config10_s : public sc_module {
    // Port declarations 394
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<16> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<16> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_in< sc_lv<16> > data_V_data_10_V_dout;
    sc_in< sc_logic > data_V_data_10_V_empty_n;
    sc_out< sc_logic > data_V_data_10_V_read;
    sc_in< sc_lv<16> > data_V_data_11_V_dout;
    sc_in< sc_logic > data_V_data_11_V_empty_n;
    sc_out< sc_logic > data_V_data_11_V_read;
    sc_in< sc_lv<16> > data_V_data_12_V_dout;
    sc_in< sc_logic > data_V_data_12_V_empty_n;
    sc_out< sc_logic > data_V_data_12_V_read;
    sc_in< sc_lv<16> > data_V_data_13_V_dout;
    sc_in< sc_logic > data_V_data_13_V_empty_n;
    sc_out< sc_logic > data_V_data_13_V_read;
    sc_in< sc_lv<16> > data_V_data_14_V_dout;
    sc_in< sc_logic > data_V_data_14_V_empty_n;
    sc_out< sc_logic > data_V_data_14_V_read;
    sc_in< sc_lv<16> > data_V_data_15_V_dout;
    sc_in< sc_logic > data_V_data_15_V_empty_n;
    sc_out< sc_logic > data_V_data_15_V_read;
    sc_in< sc_lv<16> > data_V_data_16_V_dout;
    sc_in< sc_logic > data_V_data_16_V_empty_n;
    sc_out< sc_logic > data_V_data_16_V_read;
    sc_in< sc_lv<16> > data_V_data_17_V_dout;
    sc_in< sc_logic > data_V_data_17_V_empty_n;
    sc_out< sc_logic > data_V_data_17_V_read;
    sc_in< sc_lv<16> > data_V_data_18_V_dout;
    sc_in< sc_logic > data_V_data_18_V_empty_n;
    sc_out< sc_logic > data_V_data_18_V_read;
    sc_in< sc_lv<16> > data_V_data_19_V_dout;
    sc_in< sc_logic > data_V_data_19_V_empty_n;
    sc_out< sc_logic > data_V_data_19_V_read;
    sc_in< sc_lv<16> > data_V_data_20_V_dout;
    sc_in< sc_logic > data_V_data_20_V_empty_n;
    sc_out< sc_logic > data_V_data_20_V_read;
    sc_in< sc_lv<16> > data_V_data_21_V_dout;
    sc_in< sc_logic > data_V_data_21_V_empty_n;
    sc_out< sc_logic > data_V_data_21_V_read;
    sc_in< sc_lv<16> > data_V_data_22_V_dout;
    sc_in< sc_logic > data_V_data_22_V_empty_n;
    sc_out< sc_logic > data_V_data_22_V_read;
    sc_in< sc_lv<16> > data_V_data_23_V_dout;
    sc_in< sc_logic > data_V_data_23_V_empty_n;
    sc_out< sc_logic > data_V_data_23_V_read;
    sc_in< sc_lv<16> > data_V_data_24_V_dout;
    sc_in< sc_logic > data_V_data_24_V_empty_n;
    sc_out< sc_logic > data_V_data_24_V_read;
    sc_in< sc_lv<16> > data_V_data_25_V_dout;
    sc_in< sc_logic > data_V_data_25_V_empty_n;
    sc_out< sc_logic > data_V_data_25_V_read;
    sc_in< sc_lv<16> > data_V_data_26_V_dout;
    sc_in< sc_logic > data_V_data_26_V_empty_n;
    sc_out< sc_logic > data_V_data_26_V_read;
    sc_in< sc_lv<16> > data_V_data_27_V_dout;
    sc_in< sc_logic > data_V_data_27_V_empty_n;
    sc_out< sc_logic > data_V_data_27_V_read;
    sc_in< sc_lv<16> > data_V_data_28_V_dout;
    sc_in< sc_logic > data_V_data_28_V_empty_n;
    sc_out< sc_logic > data_V_data_28_V_read;
    sc_in< sc_lv<16> > data_V_data_29_V_dout;
    sc_in< sc_logic > data_V_data_29_V_empty_n;
    sc_out< sc_logic > data_V_data_29_V_read;
    sc_in< sc_lv<16> > data_V_data_30_V_dout;
    sc_in< sc_logic > data_V_data_30_V_empty_n;
    sc_out< sc_logic > data_V_data_30_V_read;
    sc_in< sc_lv<16> > data_V_data_31_V_dout;
    sc_in< sc_logic > data_V_data_31_V_empty_n;
    sc_out< sc_logic > data_V_data_31_V_read;
    sc_in< sc_lv<16> > data_V_data_32_V_dout;
    sc_in< sc_logic > data_V_data_32_V_empty_n;
    sc_out< sc_logic > data_V_data_32_V_read;
    sc_in< sc_lv<16> > data_V_data_33_V_dout;
    sc_in< sc_logic > data_V_data_33_V_empty_n;
    sc_out< sc_logic > data_V_data_33_V_read;
    sc_in< sc_lv<16> > data_V_data_34_V_dout;
    sc_in< sc_logic > data_V_data_34_V_empty_n;
    sc_out< sc_logic > data_V_data_34_V_read;
    sc_in< sc_lv<16> > data_V_data_35_V_dout;
    sc_in< sc_logic > data_V_data_35_V_empty_n;
    sc_out< sc_logic > data_V_data_35_V_read;
    sc_in< sc_lv<16> > data_V_data_36_V_dout;
    sc_in< sc_logic > data_V_data_36_V_empty_n;
    sc_out< sc_logic > data_V_data_36_V_read;
    sc_in< sc_lv<16> > data_V_data_37_V_dout;
    sc_in< sc_logic > data_V_data_37_V_empty_n;
    sc_out< sc_logic > data_V_data_37_V_read;
    sc_in< sc_lv<16> > data_V_data_38_V_dout;
    sc_in< sc_logic > data_V_data_38_V_empty_n;
    sc_out< sc_logic > data_V_data_38_V_read;
    sc_in< sc_lv<16> > data_V_data_39_V_dout;
    sc_in< sc_logic > data_V_data_39_V_empty_n;
    sc_out< sc_logic > data_V_data_39_V_read;
    sc_in< sc_lv<16> > data_V_data_40_V_dout;
    sc_in< sc_logic > data_V_data_40_V_empty_n;
    sc_out< sc_logic > data_V_data_40_V_read;
    sc_in< sc_lv<16> > data_V_data_41_V_dout;
    sc_in< sc_logic > data_V_data_41_V_empty_n;
    sc_out< sc_logic > data_V_data_41_V_read;
    sc_in< sc_lv<16> > data_V_data_42_V_dout;
    sc_in< sc_logic > data_V_data_42_V_empty_n;
    sc_out< sc_logic > data_V_data_42_V_read;
    sc_in< sc_lv<16> > data_V_data_43_V_dout;
    sc_in< sc_logic > data_V_data_43_V_empty_n;
    sc_out< sc_logic > data_V_data_43_V_read;
    sc_in< sc_lv<16> > data_V_data_44_V_dout;
    sc_in< sc_logic > data_V_data_44_V_empty_n;
    sc_out< sc_logic > data_V_data_44_V_read;
    sc_in< sc_lv<16> > data_V_data_45_V_dout;
    sc_in< sc_logic > data_V_data_45_V_empty_n;
    sc_out< sc_logic > data_V_data_45_V_read;
    sc_in< sc_lv<16> > data_V_data_46_V_dout;
    sc_in< sc_logic > data_V_data_46_V_empty_n;
    sc_out< sc_logic > data_V_data_46_V_read;
    sc_in< sc_lv<16> > data_V_data_47_V_dout;
    sc_in< sc_logic > data_V_data_47_V_empty_n;
    sc_out< sc_logic > data_V_data_47_V_read;
    sc_in< sc_lv<16> > data_V_data_48_V_dout;
    sc_in< sc_logic > data_V_data_48_V_empty_n;
    sc_out< sc_logic > data_V_data_48_V_read;
    sc_in< sc_lv<16> > data_V_data_49_V_dout;
    sc_in< sc_logic > data_V_data_49_V_empty_n;
    sc_out< sc_logic > data_V_data_49_V_read;
    sc_in< sc_lv<16> > data_V_data_50_V_dout;
    sc_in< sc_logic > data_V_data_50_V_empty_n;
    sc_out< sc_logic > data_V_data_50_V_read;
    sc_in< sc_lv<16> > data_V_data_51_V_dout;
    sc_in< sc_logic > data_V_data_51_V_empty_n;
    sc_out< sc_logic > data_V_data_51_V_read;
    sc_in< sc_lv<16> > data_V_data_52_V_dout;
    sc_in< sc_logic > data_V_data_52_V_empty_n;
    sc_out< sc_logic > data_V_data_52_V_read;
    sc_in< sc_lv<16> > data_V_data_53_V_dout;
    sc_in< sc_logic > data_V_data_53_V_empty_n;
    sc_out< sc_logic > data_V_data_53_V_read;
    sc_in< sc_lv<16> > data_V_data_54_V_dout;
    sc_in< sc_logic > data_V_data_54_V_empty_n;
    sc_out< sc_logic > data_V_data_54_V_read;
    sc_in< sc_lv<16> > data_V_data_55_V_dout;
    sc_in< sc_logic > data_V_data_55_V_empty_n;
    sc_out< sc_logic > data_V_data_55_V_read;
    sc_in< sc_lv<16> > data_V_data_56_V_dout;
    sc_in< sc_logic > data_V_data_56_V_empty_n;
    sc_out< sc_logic > data_V_data_56_V_read;
    sc_in< sc_lv<16> > data_V_data_57_V_dout;
    sc_in< sc_logic > data_V_data_57_V_empty_n;
    sc_out< sc_logic > data_V_data_57_V_read;
    sc_in< sc_lv<16> > data_V_data_58_V_dout;
    sc_in< sc_logic > data_V_data_58_V_empty_n;
    sc_out< sc_logic > data_V_data_58_V_read;
    sc_in< sc_lv<16> > data_V_data_59_V_dout;
    sc_in< sc_logic > data_V_data_59_V_empty_n;
    sc_out< sc_logic > data_V_data_59_V_read;
    sc_in< sc_lv<16> > data_V_data_60_V_dout;
    sc_in< sc_logic > data_V_data_60_V_empty_n;
    sc_out< sc_logic > data_V_data_60_V_read;
    sc_in< sc_lv<16> > data_V_data_61_V_dout;
    sc_in< sc_logic > data_V_data_61_V_empty_n;
    sc_out< sc_logic > data_V_data_61_V_read;
    sc_in< sc_lv<16> > data_V_data_62_V_dout;
    sc_in< sc_logic > data_V_data_62_V_empty_n;
    sc_out< sc_logic > data_V_data_62_V_read;
    sc_in< sc_lv<16> > data_V_data_63_V_dout;
    sc_in< sc_logic > data_V_data_63_V_empty_n;
    sc_out< sc_logic > data_V_data_63_V_read;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<16> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<16> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<16> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<16> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<16> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<16> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<16> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<16> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;
    sc_out< sc_lv<16> > res_V_data_16_V_din;
    sc_in< sc_logic > res_V_data_16_V_full_n;
    sc_out< sc_logic > res_V_data_16_V_write;
    sc_out< sc_lv<16> > res_V_data_17_V_din;
    sc_in< sc_logic > res_V_data_17_V_full_n;
    sc_out< sc_logic > res_V_data_17_V_write;
    sc_out< sc_lv<16> > res_V_data_18_V_din;
    sc_in< sc_logic > res_V_data_18_V_full_n;
    sc_out< sc_logic > res_V_data_18_V_write;
    sc_out< sc_lv<16> > res_V_data_19_V_din;
    sc_in< sc_logic > res_V_data_19_V_full_n;
    sc_out< sc_logic > res_V_data_19_V_write;
    sc_out< sc_lv<16> > res_V_data_20_V_din;
    sc_in< sc_logic > res_V_data_20_V_full_n;
    sc_out< sc_logic > res_V_data_20_V_write;
    sc_out< sc_lv<16> > res_V_data_21_V_din;
    sc_in< sc_logic > res_V_data_21_V_full_n;
    sc_out< sc_logic > res_V_data_21_V_write;
    sc_out< sc_lv<16> > res_V_data_22_V_din;
    sc_in< sc_logic > res_V_data_22_V_full_n;
    sc_out< sc_logic > res_V_data_22_V_write;
    sc_out< sc_lv<16> > res_V_data_23_V_din;
    sc_in< sc_logic > res_V_data_23_V_full_n;
    sc_out< sc_logic > res_V_data_23_V_write;
    sc_out< sc_lv<16> > res_V_data_24_V_din;
    sc_in< sc_logic > res_V_data_24_V_full_n;
    sc_out< sc_logic > res_V_data_24_V_write;
    sc_out< sc_lv<16> > res_V_data_25_V_din;
    sc_in< sc_logic > res_V_data_25_V_full_n;
    sc_out< sc_logic > res_V_data_25_V_write;
    sc_out< sc_lv<16> > res_V_data_26_V_din;
    sc_in< sc_logic > res_V_data_26_V_full_n;
    sc_out< sc_logic > res_V_data_26_V_write;
    sc_out< sc_lv<16> > res_V_data_27_V_din;
    sc_in< sc_logic > res_V_data_27_V_full_n;
    sc_out< sc_logic > res_V_data_27_V_write;
    sc_out< sc_lv<16> > res_V_data_28_V_din;
    sc_in< sc_logic > res_V_data_28_V_full_n;
    sc_out< sc_logic > res_V_data_28_V_write;
    sc_out< sc_lv<16> > res_V_data_29_V_din;
    sc_in< sc_logic > res_V_data_29_V_full_n;
    sc_out< sc_logic > res_V_data_29_V_write;
    sc_out< sc_lv<16> > res_V_data_30_V_din;
    sc_in< sc_logic > res_V_data_30_V_full_n;
    sc_out< sc_logic > res_V_data_30_V_write;
    sc_out< sc_lv<16> > res_V_data_31_V_din;
    sc_in< sc_logic > res_V_data_31_V_full_n;
    sc_out< sc_logic > res_V_data_31_V_write;
    sc_out< sc_lv<16> > res_V_data_32_V_din;
    sc_in< sc_logic > res_V_data_32_V_full_n;
    sc_out< sc_logic > res_V_data_32_V_write;
    sc_out< sc_lv<16> > res_V_data_33_V_din;
    sc_in< sc_logic > res_V_data_33_V_full_n;
    sc_out< sc_logic > res_V_data_33_V_write;
    sc_out< sc_lv<16> > res_V_data_34_V_din;
    sc_in< sc_logic > res_V_data_34_V_full_n;
    sc_out< sc_logic > res_V_data_34_V_write;
    sc_out< sc_lv<16> > res_V_data_35_V_din;
    sc_in< sc_logic > res_V_data_35_V_full_n;
    sc_out< sc_logic > res_V_data_35_V_write;
    sc_out< sc_lv<16> > res_V_data_36_V_din;
    sc_in< sc_logic > res_V_data_36_V_full_n;
    sc_out< sc_logic > res_V_data_36_V_write;
    sc_out< sc_lv<16> > res_V_data_37_V_din;
    sc_in< sc_logic > res_V_data_37_V_full_n;
    sc_out< sc_logic > res_V_data_37_V_write;
    sc_out< sc_lv<16> > res_V_data_38_V_din;
    sc_in< sc_logic > res_V_data_38_V_full_n;
    sc_out< sc_logic > res_V_data_38_V_write;
    sc_out< sc_lv<16> > res_V_data_39_V_din;
    sc_in< sc_logic > res_V_data_39_V_full_n;
    sc_out< sc_logic > res_V_data_39_V_write;
    sc_out< sc_lv<16> > res_V_data_40_V_din;
    sc_in< sc_logic > res_V_data_40_V_full_n;
    sc_out< sc_logic > res_V_data_40_V_write;
    sc_out< sc_lv<16> > res_V_data_41_V_din;
    sc_in< sc_logic > res_V_data_41_V_full_n;
    sc_out< sc_logic > res_V_data_41_V_write;
    sc_out< sc_lv<16> > res_V_data_42_V_din;
    sc_in< sc_logic > res_V_data_42_V_full_n;
    sc_out< sc_logic > res_V_data_42_V_write;
    sc_out< sc_lv<16> > res_V_data_43_V_din;
    sc_in< sc_logic > res_V_data_43_V_full_n;
    sc_out< sc_logic > res_V_data_43_V_write;
    sc_out< sc_lv<16> > res_V_data_44_V_din;
    sc_in< sc_logic > res_V_data_44_V_full_n;
    sc_out< sc_logic > res_V_data_44_V_write;
    sc_out< sc_lv<16> > res_V_data_45_V_din;
    sc_in< sc_logic > res_V_data_45_V_full_n;
    sc_out< sc_logic > res_V_data_45_V_write;
    sc_out< sc_lv<16> > res_V_data_46_V_din;
    sc_in< sc_logic > res_V_data_46_V_full_n;
    sc_out< sc_logic > res_V_data_46_V_write;
    sc_out< sc_lv<16> > res_V_data_47_V_din;
    sc_in< sc_logic > res_V_data_47_V_full_n;
    sc_out< sc_logic > res_V_data_47_V_write;
    sc_out< sc_lv<16> > res_V_data_48_V_din;
    sc_in< sc_logic > res_V_data_48_V_full_n;
    sc_out< sc_logic > res_V_data_48_V_write;
    sc_out< sc_lv<16> > res_V_data_49_V_din;
    sc_in< sc_logic > res_V_data_49_V_full_n;
    sc_out< sc_logic > res_V_data_49_V_write;
    sc_out< sc_lv<16> > res_V_data_50_V_din;
    sc_in< sc_logic > res_V_data_50_V_full_n;
    sc_out< sc_logic > res_V_data_50_V_write;
    sc_out< sc_lv<16> > res_V_data_51_V_din;
    sc_in< sc_logic > res_V_data_51_V_full_n;
    sc_out< sc_logic > res_V_data_51_V_write;
    sc_out< sc_lv<16> > res_V_data_52_V_din;
    sc_in< sc_logic > res_V_data_52_V_full_n;
    sc_out< sc_logic > res_V_data_52_V_write;
    sc_out< sc_lv<16> > res_V_data_53_V_din;
    sc_in< sc_logic > res_V_data_53_V_full_n;
    sc_out< sc_logic > res_V_data_53_V_write;
    sc_out< sc_lv<16> > res_V_data_54_V_din;
    sc_in< sc_logic > res_V_data_54_V_full_n;
    sc_out< sc_logic > res_V_data_54_V_write;
    sc_out< sc_lv<16> > res_V_data_55_V_din;
    sc_in< sc_logic > res_V_data_55_V_full_n;
    sc_out< sc_logic > res_V_data_55_V_write;
    sc_out< sc_lv<16> > res_V_data_56_V_din;
    sc_in< sc_logic > res_V_data_56_V_full_n;
    sc_out< sc_logic > res_V_data_56_V_write;
    sc_out< sc_lv<16> > res_V_data_57_V_din;
    sc_in< sc_logic > res_V_data_57_V_full_n;
    sc_out< sc_logic > res_V_data_57_V_write;
    sc_out< sc_lv<16> > res_V_data_58_V_din;
    sc_in< sc_logic > res_V_data_58_V_full_n;
    sc_out< sc_logic > res_V_data_58_V_write;
    sc_out< sc_lv<16> > res_V_data_59_V_din;
    sc_in< sc_logic > res_V_data_59_V_full_n;
    sc_out< sc_logic > res_V_data_59_V_write;
    sc_out< sc_lv<16> > res_V_data_60_V_din;
    sc_in< sc_logic > res_V_data_60_V_full_n;
    sc_out< sc_logic > res_V_data_60_V_write;
    sc_out< sc_lv<16> > res_V_data_61_V_din;
    sc_in< sc_logic > res_V_data_61_V_full_n;
    sc_out< sc_logic > res_V_data_61_V_write;
    sc_out< sc_lv<16> > res_V_data_62_V_din;
    sc_in< sc_logic > res_V_data_62_V_full_n;
    sc_out< sc_logic > res_V_data_62_V_write;
    sc_out< sc_lv<16> > res_V_data_63_V_din;
    sc_in< sc_logic > res_V_data_63_V_full_n;
    sc_out< sc_logic > res_V_data_63_V_write;


    // Module declarations
    global_pooling1d_cl_array_array_ap_fixed_64u_config10_s(sc_module_name name);
    SC_HAS_PROCESS(global_pooling1d_cl_array_array_ap_fixed_64u_config10_s);

    ~global_pooling1d_cl_array_array_ap_fixed_64u_config10_s();

    sc_trace_file* mVcdFile;

    compute_global_pool_array_array_ap_fixed_64u_config10_s* grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > io_acc_block_signal_op266;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_V_data_15_V_blk_n;
    sc_signal< sc_logic > data_V_data_16_V_blk_n;
    sc_signal< sc_logic > data_V_data_17_V_blk_n;
    sc_signal< sc_logic > data_V_data_18_V_blk_n;
    sc_signal< sc_logic > data_V_data_19_V_blk_n;
    sc_signal< sc_logic > data_V_data_20_V_blk_n;
    sc_signal< sc_logic > data_V_data_21_V_blk_n;
    sc_signal< sc_logic > data_V_data_22_V_blk_n;
    sc_signal< sc_logic > data_V_data_23_V_blk_n;
    sc_signal< sc_logic > data_V_data_24_V_blk_n;
    sc_signal< sc_logic > data_V_data_25_V_blk_n;
    sc_signal< sc_logic > data_V_data_26_V_blk_n;
    sc_signal< sc_logic > data_V_data_27_V_blk_n;
    sc_signal< sc_logic > data_V_data_28_V_blk_n;
    sc_signal< sc_logic > data_V_data_29_V_blk_n;
    sc_signal< sc_logic > data_V_data_30_V_blk_n;
    sc_signal< sc_logic > data_V_data_31_V_blk_n;
    sc_signal< sc_logic > data_V_data_32_V_blk_n;
    sc_signal< sc_logic > data_V_data_33_V_blk_n;
    sc_signal< sc_logic > data_V_data_34_V_blk_n;
    sc_signal< sc_logic > data_V_data_35_V_blk_n;
    sc_signal< sc_logic > data_V_data_36_V_blk_n;
    sc_signal< sc_logic > data_V_data_37_V_blk_n;
    sc_signal< sc_logic > data_V_data_38_V_blk_n;
    sc_signal< sc_logic > data_V_data_39_V_blk_n;
    sc_signal< sc_logic > data_V_data_40_V_blk_n;
    sc_signal< sc_logic > data_V_data_41_V_blk_n;
    sc_signal< sc_logic > data_V_data_42_V_blk_n;
    sc_signal< sc_logic > data_V_data_43_V_blk_n;
    sc_signal< sc_logic > data_V_data_44_V_blk_n;
    sc_signal< sc_logic > data_V_data_45_V_blk_n;
    sc_signal< sc_logic > data_V_data_46_V_blk_n;
    sc_signal< sc_logic > data_V_data_47_V_blk_n;
    sc_signal< sc_logic > data_V_data_48_V_blk_n;
    sc_signal< sc_logic > data_V_data_49_V_blk_n;
    sc_signal< sc_logic > data_V_data_50_V_blk_n;
    sc_signal< sc_logic > data_V_data_51_V_blk_n;
    sc_signal< sc_logic > data_V_data_52_V_blk_n;
    sc_signal< sc_logic > data_V_data_53_V_blk_n;
    sc_signal< sc_logic > data_V_data_54_V_blk_n;
    sc_signal< sc_logic > data_V_data_55_V_blk_n;
    sc_signal< sc_logic > data_V_data_56_V_blk_n;
    sc_signal< sc_logic > data_V_data_57_V_blk_n;
    sc_signal< sc_logic > data_V_data_58_V_blk_n;
    sc_signal< sc_logic > data_V_data_59_V_blk_n;
    sc_signal< sc_logic > data_V_data_60_V_blk_n;
    sc_signal< sc_logic > data_V_data_61_V_blk_n;
    sc_signal< sc_logic > data_V_data_62_V_blk_n;
    sc_signal< sc_logic > data_V_data_63_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_V_data_16_V_blk_n;
    sc_signal< sc_logic > res_V_data_17_V_blk_n;
    sc_signal< sc_logic > res_V_data_18_V_blk_n;
    sc_signal< sc_logic > res_V_data_19_V_blk_n;
    sc_signal< sc_logic > res_V_data_20_V_blk_n;
    sc_signal< sc_logic > res_V_data_21_V_blk_n;
    sc_signal< sc_logic > res_V_data_22_V_blk_n;
    sc_signal< sc_logic > res_V_data_23_V_blk_n;
    sc_signal< sc_logic > res_V_data_24_V_blk_n;
    sc_signal< sc_logic > res_V_data_25_V_blk_n;
    sc_signal< sc_logic > res_V_data_26_V_blk_n;
    sc_signal< sc_logic > res_V_data_27_V_blk_n;
    sc_signal< sc_logic > res_V_data_28_V_blk_n;
    sc_signal< sc_logic > res_V_data_29_V_blk_n;
    sc_signal< sc_logic > res_V_data_30_V_blk_n;
    sc_signal< sc_logic > res_V_data_31_V_blk_n;
    sc_signal< sc_logic > res_V_data_32_V_blk_n;
    sc_signal< sc_logic > res_V_data_33_V_blk_n;
    sc_signal< sc_logic > res_V_data_34_V_blk_n;
    sc_signal< sc_logic > res_V_data_35_V_blk_n;
    sc_signal< sc_logic > res_V_data_36_V_blk_n;
    sc_signal< sc_logic > res_V_data_37_V_blk_n;
    sc_signal< sc_logic > res_V_data_38_V_blk_n;
    sc_signal< sc_logic > res_V_data_39_V_blk_n;
    sc_signal< sc_logic > res_V_data_40_V_blk_n;
    sc_signal< sc_logic > res_V_data_41_V_blk_n;
    sc_signal< sc_logic > res_V_data_42_V_blk_n;
    sc_signal< sc_logic > res_V_data_43_V_blk_n;
    sc_signal< sc_logic > res_V_data_44_V_blk_n;
    sc_signal< sc_logic > res_V_data_45_V_blk_n;
    sc_signal< sc_logic > res_V_data_46_V_blk_n;
    sc_signal< sc_logic > res_V_data_47_V_blk_n;
    sc_signal< sc_logic > res_V_data_48_V_blk_n;
    sc_signal< sc_logic > res_V_data_49_V_blk_n;
    sc_signal< sc_logic > res_V_data_50_V_blk_n;
    sc_signal< sc_logic > res_V_data_51_V_blk_n;
    sc_signal< sc_logic > res_V_data_52_V_blk_n;
    sc_signal< sc_logic > res_V_data_53_V_blk_n;
    sc_signal< sc_logic > res_V_data_54_V_blk_n;
    sc_signal< sc_logic > res_V_data_55_V_blk_n;
    sc_signal< sc_logic > res_V_data_56_V_blk_n;
    sc_signal< sc_logic > res_V_data_57_V_blk_n;
    sc_signal< sc_logic > res_V_data_58_V_blk_n;
    sc_signal< sc_logic > res_V_data_59_V_blk_n;
    sc_signal< sc_logic > res_V_data_60_V_blk_n;
    sc_signal< sc_logic > res_V_data_61_V_blk_n;
    sc_signal< sc_logic > res_V_data_62_V_blk_n;
    sc_signal< sc_logic > res_V_data_63_V_blk_n;
    sc_signal< sc_lv<16> > reg_2862;
    sc_signal< sc_logic > io_acc_block_signal_op6;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > io_acc_block_signal_op136;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op527;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > reg_2867;
    sc_signal< sc_lv<16> > reg_2872;
    sc_signal< sc_lv<16> > reg_2877;
    sc_signal< sc_lv<16> > reg_2882;
    sc_signal< sc_lv<16> > reg_2887;
    sc_signal< sc_lv<16> > reg_2892;
    sc_signal< sc_lv<16> > reg_2897;
    sc_signal< sc_lv<16> > reg_2902;
    sc_signal< sc_lv<16> > reg_2907;
    sc_signal< sc_lv<16> > reg_2912;
    sc_signal< sc_lv<16> > reg_2917;
    sc_signal< sc_lv<16> > reg_2922;
    sc_signal< sc_lv<16> > reg_2927;
    sc_signal< sc_lv<16> > reg_2932;
    sc_signal< sc_lv<16> > reg_2937;
    sc_signal< sc_lv<16> > reg_2942;
    sc_signal< sc_lv<16> > reg_2947;
    sc_signal< sc_lv<16> > reg_2952;
    sc_signal< sc_lv<16> > reg_2957;
    sc_signal< sc_lv<16> > reg_2962;
    sc_signal< sc_lv<16> > reg_2967;
    sc_signal< sc_lv<16> > reg_2972;
    sc_signal< sc_lv<16> > reg_2977;
    sc_signal< sc_lv<16> > reg_2982;
    sc_signal< sc_lv<16> > reg_2987;
    sc_signal< sc_lv<16> > reg_2992;
    sc_signal< sc_lv<16> > reg_2997;
    sc_signal< sc_lv<16> > reg_3002;
    sc_signal< sc_lv<16> > reg_3007;
    sc_signal< sc_lv<16> > reg_3012;
    sc_signal< sc_lv<16> > reg_3017;
    sc_signal< sc_lv<16> > reg_3022;
    sc_signal< sc_lv<16> > reg_3027;
    sc_signal< sc_lv<16> > reg_3032;
    sc_signal< sc_lv<16> > reg_3037;
    sc_signal< sc_lv<16> > reg_3042;
    sc_signal< sc_lv<16> > reg_3047;
    sc_signal< sc_lv<16> > reg_3052;
    sc_signal< sc_lv<16> > reg_3057;
    sc_signal< sc_lv<16> > reg_3062;
    sc_signal< sc_lv<16> > reg_3067;
    sc_signal< sc_lv<16> > reg_3072;
    sc_signal< sc_lv<16> > reg_3077;
    sc_signal< sc_lv<16> > reg_3082;
    sc_signal< sc_lv<16> > reg_3087;
    sc_signal< sc_lv<16> > reg_3092;
    sc_signal< sc_lv<16> > reg_3097;
    sc_signal< sc_lv<16> > reg_3102;
    sc_signal< sc_lv<16> > reg_3107;
    sc_signal< sc_lv<16> > reg_3112;
    sc_signal< sc_lv<16> > reg_3117;
    sc_signal< sc_lv<16> > reg_3122;
    sc_signal< sc_lv<16> > reg_3127;
    sc_signal< sc_lv<16> > reg_3132;
    sc_signal< sc_lv<16> > reg_3137;
    sc_signal< sc_lv<16> > reg_3142;
    sc_signal< sc_lv<16> > reg_3147;
    sc_signal< sc_lv<16> > reg_3152;
    sc_signal< sc_lv<16> > reg_3157;
    sc_signal< sc_lv<16> > reg_3162;
    sc_signal< sc_lv<16> > reg_3167;
    sc_signal< sc_lv<16> > reg_3172;
    sc_signal< sc_lv<16> > reg_3177;
    sc_signal< sc_lv<16> > reg_3182;
    sc_signal< sc_lv<16> > reg_3188;
    sc_signal< sc_lv<16> > reg_3194;
    sc_signal< sc_lv<16> > reg_3200;
    sc_signal< sc_lv<16> > reg_3206;
    sc_signal< sc_lv<16> > reg_3212;
    sc_signal< sc_lv<16> > reg_3218;
    sc_signal< sc_lv<16> > reg_3224;
    sc_signal< sc_lv<16> > reg_3230;
    sc_signal< sc_lv<16> > reg_3236;
    sc_signal< sc_lv<16> > reg_3242;
    sc_signal< sc_lv<16> > reg_3248;
    sc_signal< sc_lv<16> > reg_3254;
    sc_signal< sc_lv<16> > reg_3260;
    sc_signal< sc_lv<16> > reg_3266;
    sc_signal< sc_lv<16> > reg_3272;
    sc_signal< sc_lv<16> > reg_3278;
    sc_signal< sc_lv<16> > reg_3284;
    sc_signal< sc_lv<16> > reg_3290;
    sc_signal< sc_lv<16> > reg_3296;
    sc_signal< sc_lv<16> > reg_3302;
    sc_signal< sc_lv<16> > reg_3308;
    sc_signal< sc_lv<16> > reg_3314;
    sc_signal< sc_lv<16> > reg_3320;
    sc_signal< sc_lv<16> > reg_3326;
    sc_signal< sc_lv<16> > reg_3332;
    sc_signal< sc_lv<16> > reg_3338;
    sc_signal< sc_lv<16> > reg_3344;
    sc_signal< sc_lv<16> > reg_3350;
    sc_signal< sc_lv<16> > reg_3356;
    sc_signal< sc_lv<16> > reg_3362;
    sc_signal< sc_lv<16> > reg_3368;
    sc_signal< sc_lv<16> > reg_3374;
    sc_signal< sc_lv<16> > reg_3380;
    sc_signal< sc_lv<16> > reg_3386;
    sc_signal< sc_lv<16> > reg_3392;
    sc_signal< sc_lv<16> > reg_3398;
    sc_signal< sc_lv<16> > reg_3404;
    sc_signal< sc_lv<16> > reg_3410;
    sc_signal< sc_lv<16> > reg_3416;
    sc_signal< sc_lv<16> > reg_3422;
    sc_signal< sc_lv<16> > reg_3428;
    sc_signal< sc_lv<16> > reg_3434;
    sc_signal< sc_lv<16> > reg_3440;
    sc_signal< sc_lv<16> > reg_3446;
    sc_signal< sc_lv<16> > reg_3452;
    sc_signal< sc_lv<16> > reg_3458;
    sc_signal< sc_lv<16> > reg_3464;
    sc_signal< sc_lv<16> > reg_3470;
    sc_signal< sc_lv<16> > reg_3476;
    sc_signal< sc_lv<16> > reg_3482;
    sc_signal< sc_lv<16> > reg_3488;
    sc_signal< sc_lv<16> > reg_3494;
    sc_signal< sc_lv<16> > reg_3500;
    sc_signal< sc_lv<16> > reg_3506;
    sc_signal< sc_lv<16> > reg_3512;
    sc_signal< sc_lv<16> > reg_3518;
    sc_signal< sc_lv<16> > reg_3524;
    sc_signal< sc_lv<16> > reg_3530;
    sc_signal< sc_lv<16> > reg_3536;
    sc_signal< sc_lv<16> > reg_3542;
    sc_signal< sc_lv<16> > reg_3548;
    sc_signal< sc_lv<16> > reg_3554;
    sc_signal< sc_lv<16> > reg_3560;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_ready;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_0_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_1_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_2_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_3_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_4_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_5_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_6_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_7_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_8_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_9_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_10_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_11_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_12_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_13_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_14_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_15_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_16_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_17_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_18_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_19_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_20_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_21_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_22_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_23_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_24_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_25_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_26_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_27_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_28_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_29_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_30_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_31_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_32_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_33_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_34_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_35_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_36_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_37_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_38_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_39_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_40_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_41_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_42_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_43_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_44_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_45_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_46_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_47_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_48_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_49_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_50_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_51_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_52_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_53_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_54_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_55_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_56_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_57_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_58_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_59_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_60_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_61_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_62_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_63_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_0;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_1;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_2;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_3;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_4;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_5;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_6;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_7;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_8;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_9;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_10;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_11;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_12;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_13;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_14;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_15;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_16;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_17;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_18;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_19;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_20;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_21;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_22;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_23;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_24;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_25;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_26;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_27;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_28;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_29;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_30;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_31;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_32;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_33;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_34;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_35;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_36;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_37;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_38;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_39;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_40;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_41;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_42;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_43;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_44;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_45;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_46;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_47;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_48;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_49;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_50;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_51;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_52;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_53;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_54;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_55;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_56;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_57;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_58;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_59;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_60;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_61;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_62;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_ap_return_63;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage2;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<16> ap_const_lv16_8000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_10_V_blk_n();
    void thread_data_V_data_10_V_read();
    void thread_data_V_data_11_V_blk_n();
    void thread_data_V_data_11_V_read();
    void thread_data_V_data_12_V_blk_n();
    void thread_data_V_data_12_V_read();
    void thread_data_V_data_13_V_blk_n();
    void thread_data_V_data_13_V_read();
    void thread_data_V_data_14_V_blk_n();
    void thread_data_V_data_14_V_read();
    void thread_data_V_data_15_V_blk_n();
    void thread_data_V_data_15_V_read();
    void thread_data_V_data_16_V_blk_n();
    void thread_data_V_data_16_V_read();
    void thread_data_V_data_17_V_blk_n();
    void thread_data_V_data_17_V_read();
    void thread_data_V_data_18_V_blk_n();
    void thread_data_V_data_18_V_read();
    void thread_data_V_data_19_V_blk_n();
    void thread_data_V_data_19_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_20_V_blk_n();
    void thread_data_V_data_20_V_read();
    void thread_data_V_data_21_V_blk_n();
    void thread_data_V_data_21_V_read();
    void thread_data_V_data_22_V_blk_n();
    void thread_data_V_data_22_V_read();
    void thread_data_V_data_23_V_blk_n();
    void thread_data_V_data_23_V_read();
    void thread_data_V_data_24_V_blk_n();
    void thread_data_V_data_24_V_read();
    void thread_data_V_data_25_V_blk_n();
    void thread_data_V_data_25_V_read();
    void thread_data_V_data_26_V_blk_n();
    void thread_data_V_data_26_V_read();
    void thread_data_V_data_27_V_blk_n();
    void thread_data_V_data_27_V_read();
    void thread_data_V_data_28_V_blk_n();
    void thread_data_V_data_28_V_read();
    void thread_data_V_data_29_V_blk_n();
    void thread_data_V_data_29_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_30_V_blk_n();
    void thread_data_V_data_30_V_read();
    void thread_data_V_data_31_V_blk_n();
    void thread_data_V_data_31_V_read();
    void thread_data_V_data_32_V_blk_n();
    void thread_data_V_data_32_V_read();
    void thread_data_V_data_33_V_blk_n();
    void thread_data_V_data_33_V_read();
    void thread_data_V_data_34_V_blk_n();
    void thread_data_V_data_34_V_read();
    void thread_data_V_data_35_V_blk_n();
    void thread_data_V_data_35_V_read();
    void thread_data_V_data_36_V_blk_n();
    void thread_data_V_data_36_V_read();
    void thread_data_V_data_37_V_blk_n();
    void thread_data_V_data_37_V_read();
    void thread_data_V_data_38_V_blk_n();
    void thread_data_V_data_38_V_read();
    void thread_data_V_data_39_V_blk_n();
    void thread_data_V_data_39_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_40_V_blk_n();
    void thread_data_V_data_40_V_read();
    void thread_data_V_data_41_V_blk_n();
    void thread_data_V_data_41_V_read();
    void thread_data_V_data_42_V_blk_n();
    void thread_data_V_data_42_V_read();
    void thread_data_V_data_43_V_blk_n();
    void thread_data_V_data_43_V_read();
    void thread_data_V_data_44_V_blk_n();
    void thread_data_V_data_44_V_read();
    void thread_data_V_data_45_V_blk_n();
    void thread_data_V_data_45_V_read();
    void thread_data_V_data_46_V_blk_n();
    void thread_data_V_data_46_V_read();
    void thread_data_V_data_47_V_blk_n();
    void thread_data_V_data_47_V_read();
    void thread_data_V_data_48_V_blk_n();
    void thread_data_V_data_48_V_read();
    void thread_data_V_data_49_V_blk_n();
    void thread_data_V_data_49_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_50_V_blk_n();
    void thread_data_V_data_50_V_read();
    void thread_data_V_data_51_V_blk_n();
    void thread_data_V_data_51_V_read();
    void thread_data_V_data_52_V_blk_n();
    void thread_data_V_data_52_V_read();
    void thread_data_V_data_53_V_blk_n();
    void thread_data_V_data_53_V_read();
    void thread_data_V_data_54_V_blk_n();
    void thread_data_V_data_54_V_read();
    void thread_data_V_data_55_V_blk_n();
    void thread_data_V_data_55_V_read();
    void thread_data_V_data_56_V_blk_n();
    void thread_data_V_data_56_V_read();
    void thread_data_V_data_57_V_blk_n();
    void thread_data_V_data_57_V_read();
    void thread_data_V_data_58_V_blk_n();
    void thread_data_V_data_58_V_read();
    void thread_data_V_data_59_V_blk_n();
    void thread_data_V_data_59_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_60_V_blk_n();
    void thread_data_V_data_60_V_read();
    void thread_data_V_data_61_V_blk_n();
    void thread_data_V_data_61_V_read();
    void thread_data_V_data_62_V_blk_n();
    void thread_data_V_data_62_V_read();
    void thread_data_V_data_63_V_blk_n();
    void thread_data_V_data_63_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_0_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_10_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_11_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_12_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_13_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_14_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_15_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_16_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_17_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_18_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_19_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_1_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_20_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_21_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_22_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_23_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_24_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_25_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_26_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_27_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_28_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_29_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_2_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_30_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_31_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_32_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_33_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_34_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_35_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_36_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_37_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_38_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_39_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_3_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_40_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_41_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_42_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_43_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_44_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_45_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_46_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_47_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_48_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_49_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_4_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_50_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_51_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_52_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_53_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_54_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_55_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_56_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_57_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_58_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_59_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_5_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_60_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_61_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_62_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_63_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_6_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_7_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_8_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154_data_window_9_V_read();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op136();
    void thread_io_acc_block_signal_op266();
    void thread_io_acc_block_signal_op527();
    void thread_io_acc_block_signal_op6();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_blk_n();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_blk_n();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_blk_n();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_blk_n();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_blk_n();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_blk_n();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_16_V_blk_n();
    void thread_res_V_data_16_V_din();
    void thread_res_V_data_16_V_write();
    void thread_res_V_data_17_V_blk_n();
    void thread_res_V_data_17_V_din();
    void thread_res_V_data_17_V_write();
    void thread_res_V_data_18_V_blk_n();
    void thread_res_V_data_18_V_din();
    void thread_res_V_data_18_V_write();
    void thread_res_V_data_19_V_blk_n();
    void thread_res_V_data_19_V_din();
    void thread_res_V_data_19_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_20_V_blk_n();
    void thread_res_V_data_20_V_din();
    void thread_res_V_data_20_V_write();
    void thread_res_V_data_21_V_blk_n();
    void thread_res_V_data_21_V_din();
    void thread_res_V_data_21_V_write();
    void thread_res_V_data_22_V_blk_n();
    void thread_res_V_data_22_V_din();
    void thread_res_V_data_22_V_write();
    void thread_res_V_data_23_V_blk_n();
    void thread_res_V_data_23_V_din();
    void thread_res_V_data_23_V_write();
    void thread_res_V_data_24_V_blk_n();
    void thread_res_V_data_24_V_din();
    void thread_res_V_data_24_V_write();
    void thread_res_V_data_25_V_blk_n();
    void thread_res_V_data_25_V_din();
    void thread_res_V_data_25_V_write();
    void thread_res_V_data_26_V_blk_n();
    void thread_res_V_data_26_V_din();
    void thread_res_V_data_26_V_write();
    void thread_res_V_data_27_V_blk_n();
    void thread_res_V_data_27_V_din();
    void thread_res_V_data_27_V_write();
    void thread_res_V_data_28_V_blk_n();
    void thread_res_V_data_28_V_din();
    void thread_res_V_data_28_V_write();
    void thread_res_V_data_29_V_blk_n();
    void thread_res_V_data_29_V_din();
    void thread_res_V_data_29_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_30_V_blk_n();
    void thread_res_V_data_30_V_din();
    void thread_res_V_data_30_V_write();
    void thread_res_V_data_31_V_blk_n();
    void thread_res_V_data_31_V_din();
    void thread_res_V_data_31_V_write();
    void thread_res_V_data_32_V_blk_n();
    void thread_res_V_data_32_V_din();
    void thread_res_V_data_32_V_write();
    void thread_res_V_data_33_V_blk_n();
    void thread_res_V_data_33_V_din();
    void thread_res_V_data_33_V_write();
    void thread_res_V_data_34_V_blk_n();
    void thread_res_V_data_34_V_din();
    void thread_res_V_data_34_V_write();
    void thread_res_V_data_35_V_blk_n();
    void thread_res_V_data_35_V_din();
    void thread_res_V_data_35_V_write();
    void thread_res_V_data_36_V_blk_n();
    void thread_res_V_data_36_V_din();
    void thread_res_V_data_36_V_write();
    void thread_res_V_data_37_V_blk_n();
    void thread_res_V_data_37_V_din();
    void thread_res_V_data_37_V_write();
    void thread_res_V_data_38_V_blk_n();
    void thread_res_V_data_38_V_din();
    void thread_res_V_data_38_V_write();
    void thread_res_V_data_39_V_blk_n();
    void thread_res_V_data_39_V_din();
    void thread_res_V_data_39_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_40_V_blk_n();
    void thread_res_V_data_40_V_din();
    void thread_res_V_data_40_V_write();
    void thread_res_V_data_41_V_blk_n();
    void thread_res_V_data_41_V_din();
    void thread_res_V_data_41_V_write();
    void thread_res_V_data_42_V_blk_n();
    void thread_res_V_data_42_V_din();
    void thread_res_V_data_42_V_write();
    void thread_res_V_data_43_V_blk_n();
    void thread_res_V_data_43_V_din();
    void thread_res_V_data_43_V_write();
    void thread_res_V_data_44_V_blk_n();
    void thread_res_V_data_44_V_din();
    void thread_res_V_data_44_V_write();
    void thread_res_V_data_45_V_blk_n();
    void thread_res_V_data_45_V_din();
    void thread_res_V_data_45_V_write();
    void thread_res_V_data_46_V_blk_n();
    void thread_res_V_data_46_V_din();
    void thread_res_V_data_46_V_write();
    void thread_res_V_data_47_V_blk_n();
    void thread_res_V_data_47_V_din();
    void thread_res_V_data_47_V_write();
    void thread_res_V_data_48_V_blk_n();
    void thread_res_V_data_48_V_din();
    void thread_res_V_data_48_V_write();
    void thread_res_V_data_49_V_blk_n();
    void thread_res_V_data_49_V_din();
    void thread_res_V_data_49_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_50_V_blk_n();
    void thread_res_V_data_50_V_din();
    void thread_res_V_data_50_V_write();
    void thread_res_V_data_51_V_blk_n();
    void thread_res_V_data_51_V_din();
    void thread_res_V_data_51_V_write();
    void thread_res_V_data_52_V_blk_n();
    void thread_res_V_data_52_V_din();
    void thread_res_V_data_52_V_write();
    void thread_res_V_data_53_V_blk_n();
    void thread_res_V_data_53_V_din();
    void thread_res_V_data_53_V_write();
    void thread_res_V_data_54_V_blk_n();
    void thread_res_V_data_54_V_din();
    void thread_res_V_data_54_V_write();
    void thread_res_V_data_55_V_blk_n();
    void thread_res_V_data_55_V_din();
    void thread_res_V_data_55_V_write();
    void thread_res_V_data_56_V_blk_n();
    void thread_res_V_data_56_V_din();
    void thread_res_V_data_56_V_write();
    void thread_res_V_data_57_V_blk_n();
    void thread_res_V_data_57_V_din();
    void thread_res_V_data_57_V_write();
    void thread_res_V_data_58_V_blk_n();
    void thread_res_V_data_58_V_din();
    void thread_res_V_data_58_V_write();
    void thread_res_V_data_59_V_blk_n();
    void thread_res_V_data_59_V_din();
    void thread_res_V_data_59_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_60_V_blk_n();
    void thread_res_V_data_60_V_din();
    void thread_res_V_data_60_V_write();
    void thread_res_V_data_61_V_blk_n();
    void thread_res_V_data_61_V_din();
    void thread_res_V_data_61_V_write();
    void thread_res_V_data_62_V_blk_n();
    void thread_res_V_data_62_V_din();
    void thread_res_V_data_62_V_write();
    void thread_res_V_data_63_V_blk_n();
    void thread_res_V_data_63_V_din();
    void thread_res_V_data_63_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_blk_n();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_blk_n();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
