-------------------------------------
| Tool Version : Vivado v.2024.2
| Date         : Thu Sep 18 13:13:19 2025
| Host         : ENG_8JCHGB4
| Design       : design_1
| Device       : xczu48dr-ffvg1517-2-E-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 26
	Number of BUFGCE: 5
	Number of BUFGCE_HDIO: 1
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 19
	Number of BUFG_PS: 1
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 19 BUFG_GT clocks (and their loads)...
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
		No sub-optimality found
	Running suboptimal placement checker for 23 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
Pre-CRP Checker took 0 secs

********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: qpsk_for_htg_i/clk_wiz_0/inst/clk_out1
	Clock source type: BUFGCE
	Clock source region: X4Y6
	Clock regions with locked loads: X5Y3 X5Y7 
	initial rect ((0, 0), (5, 7))

Clock 2: qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0
	Clock source type: BUFG_PS
	Clock source region: X1Y2
	Clock regions with locked loads: X1Y0 X1Y1 
	initial rect ((0, 0), (4, 6))

Clock 3: clk_125mhz_int
	Clock source type: BUFGCE
	Clock source region: X4Y0
	Clock regions with locked loads: X5Y0 X5Y1 X5Y2 X5Y3 X5Y4 X5Y5 X5Y6 X5Y7 
	initial rect ((0, 0), (5, 7))

Clock 4: core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 7), (2, 7))

Clock 5: core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 7), (2, 7))

Clock 6: core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 7), (2, 7))

Clock 7: core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 6), (2, 7))

Clock 8: core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 6), (0, 7))

Clock 9: core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 6), (1, 6))

Clock 10: core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 5), (1, 6))

Clock 11: core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 6), (1, 6))

Clock 12: core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 7), (2, 7))

Clock 13: core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 7), (2, 7))

Clock 14: core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 7), (2, 7))

Clock 15: core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	Clock regions with locked loads: X0Y7 
	initial rect ((0, 6), (2, 7))

Clock 16: core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 6), (0, 6))

Clock 17: core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 6), (1, 6))

Clock 18: core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 5), (1, 6))

Clock 19: core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	Clock regions with locked loads: X0Y6 
	initial rect ((0, 6), (1, 6))

Clock 20: dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
	Clock source type: BUFGCE
	Clock source region: X4Y6
	initial rect ((4, 2), (5, 6))

Clock 21: cfgmclk_int
	Clock source type: BUFGCE
	Clock source region: X4Y0
	initial rect ((4, 0), (5, 2))

Clock 22: axis_rfdc_bufg_inst_n_0
	Clock source type: BUFGCE
	Clock source region: X4Y7
	Clock regions with locked loads: X5Y0 X5Y1 X5Y2 X5Y4 X5Y5 X5Y6 
	initial rect ((4, 0), (5, 7))

Clock 23: core_inst/gty_clk[0].bufg_gt_eth_gty_mgt_refclk_inst_n_0
	Clock source type: BUFG_GT
	Clock source region: X0Y6
	initial rect ((0, 6), (0, 6))

Clock 24: core_inst/gty_clk[1].bufg_gt_eth_gty_mgt_refclk_inst_n_0
	Clock source type: BUFG_GT
	Clock source region: X0Y7
	initial rect ((0, 7), (0, 7))

Clock 25: rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/clk_dac0
	Clock source type: BUFG_GT
	Clock source region: X5Y4
	Clock regions with locked loads: X4Y6 X4Y7 
	initial rect ((4, 4), (5, 7))

Clock 26: clk_pl_user1_bufg
	Clock source type: BUFGCE_HDIO
	Clock source region: X5Y3
	Clock regions with locked loads: X4Y0 
	initial rect ((4, 0), (5, 3))



*****************
User Constraints:
*****************
No user constraints found


