
*** Running vivado
    with args -log dummy_adc_stream.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dummy_adc_stream.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source dummy_adc_stream.tcl -notrace
Command: synth_design -top dummy_adc_stream -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28552
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module xpm_cdc_async_rst [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okCoreHarness.v:15361]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dummy_adc_stream' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:25]
INFO: [Synth 8-6157] synthesizing module 'data_clk_gen' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.runs/synth_1/.Xil/Vivado-30788-LAPTOP-4PT5HRKL/realtime/data_clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'data_clk_gen' (1#1) [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.runs/synth_1/.Xil/Vivado-30788-LAPTOP-4PT5HRKL/realtime/data_clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/freq_divider.v:4]
	Parameter DIVISOR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (2#1) [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/freq_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'Dummy_ADC_16Ch' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/Dummy_ADC_16Ch.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/Dummy_ADC_16Ch.v:66]
INFO: [Synth 8-6157] synthesizing module 'saw_generator' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/saw_generator.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/saw_generator.v:35]
WARNING: [Synth 8-6014] Unused sequential element thres_reg was removed.  [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/saw_generator.v:17]
WARNING: [Synth 8-6014] Unused sequential element incre_reg was removed.  [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/saw_generator.v:18]
INFO: [Synth 8-6155] done synthesizing module 'saw_generator' (3#1) [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/saw_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Dummy_ADC_16Ch' (4#1) [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/Dummy_ADC_16Ch.v:4]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.runs/synth_1/.Xil/Vivado-30788-LAPTOP-4PT5HRKL/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (5#1) [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.runs/synth_1/.Xil/Vivado-30788-LAPTOP-4PT5HRKL/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (30) of port connection 'app_addr' does not match port width (29) of module 'mig_7series_0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:239]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_7series_0' is unconnected for instance 'u_ddr3_256_32' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:217]
WARNING: [Synth 8-7023] instance 'u_ddr3_256_32' of module 'mig_7series_0' has 39 connections declared, but only 38 given [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:217]
INFO: [Synth 8-6157] synthesizing module 'ddr3_FSM' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/ddr3_FSM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/ddr3_FSM.v:107]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_FSM' (6#1) [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/ddr3_FSM.v:23]
WARNING: [Synth 8-689] width (30) of port connection 'app_addr' does not match port width (29) of module 'ddr3_FSM' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:290]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (7#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55688]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (9#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55688]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63630]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (10#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63630]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7071] port 'PWRDWN' of module 'MMCME2_BASE' is unconnected for instance 'mmcm0' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
WARNING: [Synth 8-7023] instance 'mmcm0' of module 'MMCME2_BASE' has 18 connections declared, but only 6 given [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/imports/XEM7310-A200/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:28816]
INFO: [Synth 8-6155] done synthesizing module 'GND' (12#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:28816]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:109690]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (13#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:109690]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (14#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (15#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (15#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62721]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (16#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62721]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62683]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (17#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62683]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (17#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (17#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (17#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (18#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62721]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (18#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62721]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (18#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (18#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (19#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27973]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (20#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27973]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62683]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62683]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62683]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62683]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62721]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62721]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (21#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27777]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (22#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27777]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (23#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102853]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (24#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102853]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (24#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27777]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (24#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27777]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62763]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (25#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62809]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:26096]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (28#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:26096]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (28#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27621]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27777]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (28#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27777]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (29#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:97819]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (30#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:97819]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (30#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (30#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (30#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:98066]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:98066]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62905]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102853]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:102853]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (31#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62859]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'dna' of module 'okHost' is unconnected for instance 'okHI' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:327]
WARNING: [Synth 8-7071] port 'dna_valid' of module 'okHost' is unconnected for instance 'okHI' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:327]
WARNING: [Synth 8-7023] instance 'okHI' of module 'okHost' has 9 connections declared, but only 7 given [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:327]
	Parameter N bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (7) of port connection 'rd_data_count' does not match port width (8) of module 'fifo_w256_128_r256_128' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:363]
WARNING: [Synth 8-689] width (10) of port connection 'wr_data_count' does not match port width (8) of module 'fifo_w256_128_r256_128' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:364]
WARNING: [Synth 8-689] width (10) of port connection 'rd_data_count' does not match port width (11) of module 'fifo_w256_128_r32_1024' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:378]
WARNING: [Synth 8-689] width (7) of port connection 'wr_data_count' does not match port width (8) of module 'fifo_w256_128_r32_1024' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:379]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'fifo_w256_128_r32_1024' is unconnected for instance 'okPipeOut_fifo' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:367]
WARNING: [Synth 8-7023] instance 'okPipeOut_fifo' of module 'fifo_w256_128_r32_1024' has 13 connections declared, but only 12 given [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:367]
WARNING: [Synth 8-6014] Unused sequential element pipe_in_ready_reg was removed.  [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/main_wip_dummy_ADC.v:309]
WARNING: [Synth 8-7129] Port okHE[112] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[111] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[110] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[109] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[108] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[107] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[106] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[105] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[104] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[103] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[102] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[101] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[100] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[99] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[98] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[97] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[96] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[95] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[94] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[93] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[92] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[91] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[90] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[89] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[88] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[87] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[86] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[85] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[84] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[83] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[82] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[81] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[80] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[79] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[78] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[77] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[76] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[75] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[74] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[73] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[72] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[71] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[70] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[69] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[68] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[67] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[66] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[65] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[64] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[63] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[62] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[61] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[60] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[59] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[58] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[57] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[56] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[55] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[54] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[53] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[52] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[51] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[50] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[49] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[48] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[47] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[45] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[44] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[43] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[41] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[40] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[31] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[30] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[29] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[28] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[27] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[26] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[25] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[24] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[23] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[22] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[21] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[20] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[19] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[18] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[17] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[16] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[15] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[14] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[13] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[12] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[11] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[10] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[9] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[8] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[7] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[6] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[5] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[4] in module okBTPipeOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port okHE[3] in module okBTPipeOut is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1410.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_ddr3_256_32'
Finished Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'u_ddr3_256_32'
Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/fifo_w256_128_r256_128/fifo_w256_128_r256_128/fifo_w256_128_r256_128_in_context.xdc] for cell 'inFIFO'
Finished Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/fifo_w256_128_r256_128/fifo_w256_128_r256_128/fifo_w256_128_r256_128_in_context.xdc] for cell 'inFIFO'
Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo'
Finished Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo'
Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/data_clk_gen/data_clk_gen/data_clk_gen_in_context.xdc] for cell 'uclkgen'
Finished Parsing XDC File [c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/data_clk_gen/data_clk_gen/data_clk_gen_in_context.xdc] for cell 'uclkgen'
Parsing XDC File [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc:73]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc:214]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc:214]
Finished Parsing XDC File [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dummy_adc_stream_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dummy_adc_stream_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1520.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1520.312 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'okPipeOut_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {c:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc}, line 146).
Applied set_property KEEP_HIERARCHY = SOFT for u_ddr3_256_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inFIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okPipeOut_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uclkgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'saw_generator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Dummy_ADC_16Ch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr3_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 | 00000000000000000000000000000000
                     s_1 |                             0001 | 00000000000000000000000000000001
                     s_2 |                             0010 | 00000000000000000000000000000010
                     s_3 |                             0011 | 00000000000000000000000000000011
                     s_4 |                             0100 | 00000000000000000000000000000100
                     s_5 |                             0101 | 00000000000000000000000000000101
                     s_6 |                             0110 | 00000000000000000000000000000110
                     s_7 |                             0111 | 00000000000000000000000000000111
                     s_8 |                             1000 | 00000000000000000000000000001000
                     s_9 |                             1001 | 00000000000000000000000000001001
                    s_10 |                             1010 | 00000000000000000000000000001010
                    s_11 |                             1011 | 00000000000000000000000000001011
                    s_12 |                             1100 | 00000000000000000000000000001100
                    s_13 |                             1101 | 00000000000000000000000000001101
                    s_14 |                             1110 | 00000000000000000000000000001110
                    s_15 |                             1111 | 00000000000000000000000000001111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'saw_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00000 | 00000000000000000000000000000000
                     s_1 |                            00001 | 00000000000000000000000000000001
                     s_2 |                            00010 | 00000000000000000000000000000010
                     s_3 |                            00011 | 00000000000000000000000000000011
                     s_4 |                            00100 | 00000000000000000000000000000100
                     s_5 |                            00101 | 00000000000000000000000000000101
                     s_6 |                            00110 | 00000000000000000000000000000110
                     s_7 |                            00111 | 00000000000000000000000000000111
                     s_8 |                            01000 | 00000000000000000000000000001000
                     s_9 |                            01001 | 00000000000000000000000000001001
                    s_10 |                            01010 | 00000000000000000000000000001010
                    s_11 |                            01011 | 00000000000000000000000000001011
                    s_12 |                            01100 | 00000000000000000000000000001100
                    s_13 |                            01101 | 00000000000000000000000000001101
                    s_14 |                            01110 | 00000000000000000000000000001110
                    s_15 |                            01111 | 00000000000000000000000000001111
                    s_16 |                            10000 | 00000000000000000000000000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Dummy_ADC_16Ch'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'ddr3_FSM', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  s_idle | 00000000000000000000000000000000 | 00000000000000000000000000000000
               s_write_0 | 00000000000000000000000000001010 | 00000000000000000000000000001010
               s_write_1 | 00000000000000000000000000001011 | 00000000000000000000000000001011
               s_write_2 | 00000000000000000000000000001100 | 00000000000000000000000000001100
               s_write_3 | 00000000000000000000000000001101 | 00000000000000000000000000001101
               s_write_4 | 00000000000000000000000000001110 | 00000000000000000000000000001110
                s_read_0 | 00000000000000000000000000010100 | 00000000000000000000000000010100
                s_read_1 | 00000000000000000000000000010101 | 00000000000000000000000000010101
                s_read_2 | 00000000000000000000000000010110 | 00000000000000000000000000010110
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst1'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst2'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst3'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst4'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst5'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst6'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst7'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst8'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst9'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst10'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst11'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst12'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst13'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst14'
INFO: [Synth 8-223] decloning instance 'udummy/ADCinst0' (saw_generator) to 'udummy/ADCinst15'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'udummy/valid_reg__0/Q' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/Dummy_ADC_16Ch.v:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/Dummy_ADC_16Ch.v:39]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.srcs/sources_1/new/Dummy_ADC_16Ch.v:39]
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[10]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[11]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[12]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[13]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[14]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[15]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[16]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[17]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[18]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[19]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[20]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[21]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[22]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[23]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[24]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[25]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[26]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[27]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[28]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[29]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[30]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[31]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[3]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[4]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[5]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[6]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[7]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[8]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_datahold_reg[9]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okWireIn__1.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okWireIn__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |data_clk_gen           |         1|
|2     |mig_7series_0          |         1|
|3     |fifo_w256_128_r256_128 |         1|
|4     |fifo_w256_128_r32_1024 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |data_clk_gen       |     1|
|2     |fifo_w256_128_r256 |     1|
|3     |fifo_w256_128_r32  |     1|
|4     |mig_7series        |     1|
|5     |BUFG               |     3|
|6     |CARRY4             |    93|
|7     |DNA_PORT           |     1|
|8     |LUT1               |   101|
|9     |LUT2               |    68|
|10    |LUT3               |   124|
|11    |LUT4               |   817|
|12    |LUT5               |   122|
|13    |LUT6               |   587|
|15    |MMCME2_BASE        |     1|
|16    |MUXF7              |     2|
|17    |RAM128X1S          |     8|
|18    |RAM32M             |     4|
|19    |RAMB18E1           |     2|
|21    |RAMB36E1           |     1|
|22    |FDCE               |   159|
|23    |FDPE               |    37|
|24    |FDRE               |  1489|
|25    |FDSE               |    22|
|26    |IBUF               |     4|
|27    |IBUFG              |     1|
|28    |IOBUF              |    33|
|29    |OBUF               |    10|
|30    |OBUFT              |     5|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 1104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1520.312 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1520.312 ; gain = 109.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1520.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1520.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Synth Design complete, checksum: 183ab303
INFO: [Common 17-83] Releasing license: Synthesis
249 Infos, 236 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1520.312 ; gain = 109.477
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/omkol/OneDrive - purdue.edu/Academics/Purdue/Testing System/NNT_DAQ/ADC_16Ch_Stream/ADC_16Ch_Stream.runs/synth_1/dummy_adc_stream.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dummy_adc_stream_utilization_synth.rpt -pb dummy_adc_stream_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 19:40:27 2022...
