#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Mon May 30 10:14:58 2022
#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Mon May 30 10:14:50 2022
# pvf -action compile

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[5] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[5] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_h_inst/U_ipml_dpram_histogram_ram_h/a_cs_bit0_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_h_inst/U_ipml_dpram_histogram_ram_h/a_cs_bit1_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_h_inst/U_ipml_dpram_histogram_ram_h/a_cs_bit2_bus_ff[0] 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_h_inst/U_ipml_dpram_histogram_ram_h/b_cs_bit0_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_h_inst/U_ipml_dpram_histogram_ram_h/b_cs_bit1_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_h_inst/U_ipml_dpram_histogram_ram_h/b_cs_bit2_bus_ff[0] 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_s_inst/U_ipml_dpram_histogram_ram_s/a_cs_bit0_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_s_inst/U_ipml_dpram_histogram_ram_s/a_cs_bit1_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_s_inst/U_ipml_dpram_histogram_ram_s/a_cs_bit2_bus_ff[0] 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_s_inst/U_ipml_dpram_histogram_ram_s/b_cs_bit0_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_s_inst/U_ipml_dpram_histogram_ram_s/b_cs_bit1_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_s_inst/U_ipml_dpram_histogram_ram_s/b_cs_bit2_bus_ff[0] 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_v_inst/U_ipml_dpram_histogram_ram_v/a_cs_bit0_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_v_inst/U_ipml_dpram_histogram_ram_v/a_cs_bit1_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_v_inst/U_ipml_dpram_histogram_ram_v/a_cs_bit2_bus_ff[0] 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_v_inst/U_ipml_dpram_histogram_ram_v/b_cs_bit0_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_v_inst/U_ipml_dpram_histogram_ram_v/b_cs_bit1_ff 0

pvf_reg_constant color_det_top_inst/u_histogram/histogram_ram_v_inst/U_ipml_dpram_histogram_ram_v/b_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived color_det_top_inst/u_histogram/ram_clr_en_h -deleted color_det_top_inst/u_histogram/ram_clr_en_v

pvf_reg_merging  -survived color_det_top_inst/u_histogram/ram_clr_en_h -deleted color_det_top_inst/u_histogram/ram_clr_en_s

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_ioclkdiv_rstn

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_ddrc_rst

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset1

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset2

pvf_reg_merging  -survived yolo_inst/mobile_net/yolo_body/mobilenet_invers_layer_1/cbl_layer_1/u_conv_top/conv_search_inst/rchge_buf_q -deleted yolo_inst/mobile_net/yolo_body/mobilenet_invers_layer_1/cbl_layer_1/u_conv_top/conv_search_inst/rchge_srh

pvf_reg_merging  -survived yolo_inst/mobile_net/yolo_body/mobilenet_invers_layer_1/cbl_layer_1/u_conv_top/conv_search_inst/rchge_rlt -deleted yolo_inst/mobile_net/yolo_body/mobilenet_invers_layer_1/cbl_layer_1/u_conv_top/conv_search_inst/rchge_srh_q

pvf_reg_merging  -survived color_det_top_inst/u_histogram/ram_clr_en_h -deleted color_det_top_inst/u_histogram/ram_output_en

# pvf -action synthesize

.fromstates sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[4] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[3] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[2] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[1] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[0]
.tostates sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_12 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_11 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_10 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_5 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_4 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_3 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_2 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_1 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_0
.begin
00000 0000000000001
00001 0000000000010
00010 0000000000100
00011 0000000001000
00100 0000000010000
00101 0000000100000
00110 0000001000000
00111 0000010000000
01000 0000100000000
01111 0001000000000
10000 0010000000000
10001 0100000000000
10010 1000000000000
.end


.fromstates frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
.tostates i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
.begin
000 0001
001 0010
010 0100
011 1000
.end


.fromstates i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
.tostates i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
.begin
00000 000001
00001 000010
00010 000100
00100 001000
01000 010000
10000 100000
.end


.fromstates i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
.tostates i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
.begin
000000000000000000 000000000000000001
000000000000000001 000000000000000010
000000000000000010 000000000000000100
000000000000000100 000000000000001000
000000000000001000 000000000000010000
000000000000010000 000000000000100000
000000000000100000 000000000001000000
000000000001000000 000000000010000000
000000000010000000 000000000100000000
000000000100000000 000000001000000000
000000001000000000 000000010000000000
000000010000000000 000000100000000000
000000100000000000 000001000000000000
000001000000000000 000010000000000000
000010000000000000 000100000000000000
000100000000000000 001000000000000000
001000000000000000 010000000000000000
010000000000000000 100000000000000000
.end


pvf_reg_merging  -survived i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 -deleted i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk

.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
.begin
00 01
10 10
.end


.fromstates u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
.tostates u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
.tostates u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_key_top/current_state[4] u_key_top/current_state[3] u_key_top/current_state[2] u_key_top/current_state[1] u_key_top/current_state[0]
.tostates u_key_top/current_state_4 u_key_top/current_state_3 u_key_top/current_state_2 u_key_top/current_state_1 u_key_top/current_state_0
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates u_uart_decode/uart_current_state[2] u_uart_decode/uart_current_state[1] u_uart_decode/uart_current_state[0]
.tostates u_uart_decode/uart_current_state_2 u_uart_decode/uart_current_state_1 u_uart_decode/uart_current_state_0
.begin
001 001
010 010
100 100
.end


.fromstates u_uart_decode/uart_tx_inst/state[2] u_uart_decode/uart_tx_inst/state[1] u_uart_decode/uart_tx_inst/state[0]
.tostates u_uart_decode/uart_tx_inst/state_3 u_uart_decode/uart_tx_inst/state_2 u_uart_decode/uart_tx_inst/state_1 u_uart_decode/uart_tx_inst/state_0
.begin
001 0001
010 0010
011 0100
100 1000
.end


.fromstates u_uart_decode/uart_rx_inst/state[2] u_uart_decode/uart_rx_inst/state[1] u_uart_decode/uart_rx_inst/state[0]
.tostates u_uart_decode/uart_rx_inst/state_4 u_uart_decode/uart_rx_inst/state_3 u_uart_decode/uart_rx_inst/state_2 u_uart_decode/uart_rx_inst/state_1 u_uart_decode/uart_rx_inst/state_0
.begin
001 00001
010 00010
011 00100
100 01000
101 10000
.end


.fromstates sd_card_weight_inst/pt_read_m0/state[3] sd_card_weight_inst/pt_read_m0/state[2] sd_card_weight_inst/pt_read_m0/state[1] sd_card_weight_inst/pt_read_m0/state[0]
.tostates sd_card_weight_inst/pt_read_m0/state_4 sd_card_weight_inst/pt_read_m0/state_3 sd_card_weight_inst/pt_read_m0/state_2 sd_card_weight_inst/pt_read_m0/state_1 sd_card_weight_inst/pt_read_m0/state_0
.begin
0000 00001
0001 00010
0010 00100
0011 01000
0100 10000
.end


.fromstates sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[2] sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[1] sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[0]
.tostates sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_5 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_4 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_3 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_2 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_1 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[4] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[3] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[2] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[1] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[0]
.tostates sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_17 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_15 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_14 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_13 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_12 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_11 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_10 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_9 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_8 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_7 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_6 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_4 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_3 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_2 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_1 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_0
.begin
00000 000000000000000001
00001 000000000000000010
00010 000000000000000100
00011 000000000000001000
00100 000000000000010000
00101 000000000000100000
00110 000000000001000000
00111 000000000010000000
01000 000000000100000000
01001 000000001000000000
01010 000000010000000000
01011 000000100000000000
01100 000001000000000000
01101 000010000000000000
01110 000100000000000000
01111 001000000000000000
10000 010000000000000000
10001 100000000000000000
.end


pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_q -deleted dvi_encoder_m0/encg/c1_q

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_q -deleted dvi_encoder_m0/encr/c0_q

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_q -deleted dvi_encoder_m0/encr/c1_q

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23:0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[23:0]

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_q -deleted dvi_encoder_m0/encr/de_q

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_q -deleted dvi_encoder_m0/encg/de_q

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_reg -deleted dvi_encoder_m0/encr/de_reg

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_reg -deleted dvi_encoder_m0/encg/de_reg

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_reg -deleted dvi_encoder_m0/encg/c1_reg

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_reg -deleted dvi_encoder_m0/encr/c0_reg

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_reg -deleted dvi_encoder_m0/encr/c1_reg

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23:0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23:0]

pvf_reg_merging  -survived u_key_top/current_state_0 -deleted u_uart_decode/uart_current_state_0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[0] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[1] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[3] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[4] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[5] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[6] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[7] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[8] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[9] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[10] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[11] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[12] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[13] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[14] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[15] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[1] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[2] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[3] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[4] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[5] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[6] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant dvi_encoder_m0/encr/din_q[0] 0

pvf_reg_constant dvi_encoder_m0/encr/din_q[1] 0

pvf_reg_constant dvi_encoder_m0/encb/din_q[0] 0

pvf_reg_constant dvi_encoder_m0/encb/din_q[1] 0

pvf_reg_constant dvi_encoder_m0/encb/din_q[2] 0

pvf_reg_constant dvi_encoder_m0/encg/c0_q 0

pvf_reg_constant dvi_encoder_m0/encg/c0_reg 0

pvf_reg_constant dvi_encoder_m0/encg/din_q[0] 0

pvf_reg_constant dvi_encoder_m0/encg/din_q[1] 0

pvf_reg_constant dvi_encoder_m0/encg/din_q[2] 0

pvf_reg_constant dvi_encoder_m0/encr/q_m_reg[0] 0

pvf_reg_constant sd_card_weight_inst/pt_read_m0/state_3 0

pvf_reg_constant dvi_encoder_m0/encb/q_m_reg[0] 0

pvf_reg_constant dvi_encoder_m0/encg/q_m_reg[0] 0

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17]

pvf_reg_constant sd_card_weight_inst/pt_read_m0/state_4 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_9 0

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[9] -deleted u_aq_axi_master/reg_rd_len[10]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]

pvf_reg_merging  -survived dvi_encoder_m0/encb/q_m_reg[2] -deleted dvi_encoder_m0/encg/q_m_reg[2]

pvf_reg_constant dvi_encoder_m0/encb/q_m_reg[2] 0

pvf_reg_merging  -survived dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4] -deleted dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4]

pvf_reg_merging  -survived dvi_encoder_m0/encg/n0q_m[0] -deleted dvi_encoder_m0/encg/n1q_m[0]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n0q_m[0] -deleted dvi_encoder_m0/encb/n1q_m[0]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[1]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[2]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[8]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[9]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[10]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[11]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[12]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[13]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[14]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[15]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[2]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[7]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n1d[3] -deleted dvi_encoder_m0/encr/n1d[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n1d[3] -deleted dvi_encoder_m0/encb/n1q_m[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n1d[3] -deleted dvi_encoder_m0/encg/n1d[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n1d[3] -deleted dvi_encoder_m0/encg/n1q_m[3]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n1d[3] -deleted dvi_encoder_m0/encr/n1q_m[3]

pvf_reg_merging  -survived i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 -deleted i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0]

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]

pvf_reg_merging  -survived dvi_encoder_m0/encr/n0q_m[0] -deleted dvi_encoder_m0/encr/n1q_m[0]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[4]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[5]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[6]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[7]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[41] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[42]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[5]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[6]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[1]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[2]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[8]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[9]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[10]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[11]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[12]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[13]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[14]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[15]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[4]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[5]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[6]

pvf_reg_merging  -survived sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3] -deleted sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[7]

pvf_reg_merging  -survived dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3] -deleted dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3]

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[47] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] 0

pvf_reg_constant dvi_encoder_m0/encb/n1d[3] 0

pvf_reg_constant sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] 0
