import "primitives/core.futil";
import "primitives/binary_operators.futil";
component main() -> () {
  cells {
    b_0 = std_reg(2);
    bin_read0_0 = std_reg(2);
    bin_read1_0 = std_reg(2);
    const0 = std_const(1,0);
    d0 = std_mem_d1(2,1,1);
    fp_const0 = std_const(2,2);
    fp_const1 = std_const(2,2);
    fp_const2 = std_const(2,2);
    fp_const3 = std_const(2,2);
    mult_pipe0 = std_fp_mult_pipe(2,1,1);
    mult_pipe1 = std_fp_mult_pipe(2,1,1);
  }
  wires {
    group let0<"static"=4> {
      bin_read0_0.in = mult_pipe0.out;
      bin_read0_0.write_en = mult_pipe0.done;
      let0[done] = bin_read0_0.done;
      mult_pipe0.left = fp_const0.out;
      mult_pipe0.right = fp_const1.out;
      mult_pipe0.go = !mult_pipe0.done ? 1'd1;
    }
    group let1<"static"=1> {
      b_0.in = bin_read0_0.out;
      b_0.write_en = 1'd1;
      let1[done] = b_0.done;
    }
    group let2<"static"=4> {
      bin_read1_0.in = mult_pipe1.out;
      bin_read1_0.write_en = mult_pipe1.done;
      let2[done] = bin_read1_0.done;
      mult_pipe1.left = fp_const2.out;
      mult_pipe1.right = fp_const3.out;
      mult_pipe1.go = !mult_pipe1.done ? 1'd1;
    }
    group upd0<"static"=1> {
      d0.addr0 = const0.out;
      d0.write_en = 1'd1;
      d0.write_data = 1'd1 ? bin_read1_0.out;
      upd0[done] = d0.done ? 1'd1;
    }
  }
  control {
    seq {
      let0;
      let1;
      let2;
      upd0;
    }
  }
}
