#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; LED_B
LED_B__0__MASK EQU 0x80
LED_B__0__PC EQU CYREG_PRT2_PC7
LED_B__0__PORT EQU 2
LED_B__0__SHIFT EQU 7
LED_B__AG EQU CYREG_PRT2_AG
LED_B__AMUX EQU CYREG_PRT2_AMUX
LED_B__BIE EQU CYREG_PRT2_BIE
LED_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_B__BYP EQU CYREG_PRT2_BYP
LED_B__CTL EQU CYREG_PRT2_CTL
LED_B__DM0 EQU CYREG_PRT2_DM0
LED_B__DM1 EQU CYREG_PRT2_DM1
LED_B__DM2 EQU CYREG_PRT2_DM2
LED_B__DR EQU CYREG_PRT2_DR
LED_B__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_B__MASK EQU 0x80
LED_B__PORT EQU 2
LED_B__PRT EQU CYREG_PRT2_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_B__PS EQU CYREG_PRT2_PS
LED_B__SHIFT EQU 7
LED_B__SLW EQU CYREG_PRT2_SLW

; IDAC8_1_viDAC8
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC1_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

; IDAC8_2_viDAC8
IDAC8_2_viDAC8__CR0 EQU CYREG_DAC3_CR0
IDAC8_2_viDAC8__CR1 EQU CYREG_DAC3_CR1
IDAC8_2_viDAC8__D EQU CYREG_DAC3_D
IDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_2_viDAC8__PM_ACT_MSK EQU 0x08
IDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_2_viDAC8__PM_STBY_MSK EQU 0x08
IDAC8_2_viDAC8__STROBE EQU CYREG_DAC3_STROBE
IDAC8_2_viDAC8__SW0 EQU CYREG_DAC3_SW0
IDAC8_2_viDAC8__SW2 EQU CYREG_DAC3_SW2
IDAC8_2_viDAC8__SW3 EQU CYREG_DAC3_SW3
IDAC8_2_viDAC8__SW4 EQU CYREG_DAC3_SW4
IDAC8_2_viDAC8__TR EQU CYREG_DAC3_TR
IDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
IDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
IDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
IDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
IDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
IDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
IDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
IDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
IDAC8_2_viDAC8__TST EQU CYREG_DAC3_TST

; pin_iSink
pin_iSink__0__MASK EQU 0x02
pin_iSink__0__PC EQU CYREG_PRT3_PC1
pin_iSink__0__PORT EQU 3
pin_iSink__0__SHIFT EQU 1
pin_iSink__AG EQU CYREG_PRT3_AG
pin_iSink__AMUX EQU CYREG_PRT3_AMUX
pin_iSink__BIE EQU CYREG_PRT3_BIE
pin_iSink__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_iSink__BYP EQU CYREG_PRT3_BYP
pin_iSink__CTL EQU CYREG_PRT3_CTL
pin_iSink__DM0 EQU CYREG_PRT3_DM0
pin_iSink__DM1 EQU CYREG_PRT3_DM1
pin_iSink__DM2 EQU CYREG_PRT3_DM2
pin_iSink__DR EQU CYREG_PRT3_DR
pin_iSink__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_iSink__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_iSink__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_iSink__MASK EQU 0x02
pin_iSink__PORT EQU 3
pin_iSink__PRT EQU CYREG_PRT3_PRT
pin_iSink__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_iSink__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_iSink__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_iSink__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_iSink__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_iSink__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_iSink__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_iSink__PS EQU CYREG_PRT3_PS
pin_iSink__SHIFT EQU 1
pin_iSink__SLW EQU CYREG_PRT3_SLW

; Pin_StimSel
Pin_StimSel__0__MASK EQU 0x04
Pin_StimSel__0__PC EQU CYREG_PRT12_PC2
Pin_StimSel__0__PORT EQU 12
Pin_StimSel__0__SHIFT EQU 2
Pin_StimSel__1__MASK EQU 0x08
Pin_StimSel__1__PC EQU CYREG_PRT12_PC3
Pin_StimSel__1__PORT EQU 12
Pin_StimSel__1__SHIFT EQU 3
Pin_StimSel__AG EQU CYREG_PRT12_AG
Pin_StimSel__BIE EQU CYREG_PRT12_BIE
Pin_StimSel__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_StimSel__BYP EQU CYREG_PRT12_BYP
Pin_StimSel__DM0 EQU CYREG_PRT12_DM0
Pin_StimSel__DM1 EQU CYREG_PRT12_DM1
Pin_StimSel__DM2 EQU CYREG_PRT12_DM2
Pin_StimSel__DR EQU CYREG_PRT12_DR
Pin_StimSel__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_StimSel__MASK EQU 0x0C
Pin_StimSel__PORT EQU 12
Pin_StimSel__PRT EQU CYREG_PRT12_PRT
Pin_StimSel__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_StimSel__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_StimSel__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_StimSel__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_StimSel__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_StimSel__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_StimSel__PS EQU CYREG_PRT12_PS
Pin_StimSel__SHIFT EQU 2
Pin_StimSel__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_StimSel__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_StimSel__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_StimSel__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_StimSel__SLW EQU CYREG_PRT12_SLW

; pin_iSource
pin_iSource__0__MASK EQU 0x01
pin_iSource__0__PC EQU CYREG_PRT3_PC0
pin_iSource__0__PORT EQU 3
pin_iSource__0__SHIFT EQU 0
pin_iSource__AG EQU CYREG_PRT3_AG
pin_iSource__AMUX EQU CYREG_PRT3_AMUX
pin_iSource__BIE EQU CYREG_PRT3_BIE
pin_iSource__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_iSource__BYP EQU CYREG_PRT3_BYP
pin_iSource__CTL EQU CYREG_PRT3_CTL
pin_iSource__DM0 EQU CYREG_PRT3_DM0
pin_iSource__DM1 EQU CYREG_PRT3_DM1
pin_iSource__DM2 EQU CYREG_PRT3_DM2
pin_iSource__DR EQU CYREG_PRT3_DR
pin_iSource__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_iSource__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_iSource__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_iSource__MASK EQU 0x01
pin_iSource__PORT EQU 3
pin_iSource__PRT EQU CYREG_PRT3_PRT
pin_iSource__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_iSource__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_iSource__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_iSource__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_iSource__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_iSource__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_iSource__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_iSource__PS EQU CYREG_PRT3_PS
pin_iSource__SHIFT EQU 0
pin_iSource__SLW EQU CYREG_PRT3_SLW

; Control_Reg_StimSel
Control_Reg_StimSel_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_StimSel_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_StimSel_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_StimSel_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_StimSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_StimSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_StimSel_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_StimSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_VERSION LIT 'PSoC Creator  3.1 SP2'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E01E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
