#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jan 30 19:22:38 2025
# Process ID: 29544
# Current directory: C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1
# Command line: vivado.exe -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/fpga.vds
# Journal file: C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1\vivado.jou
# Running On: IgnachPC, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 17088 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 461.023 ; gain = 189.664
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.srcs/utils_1/imports/synth_1/fpga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.srcs/utils_1/imports/synth_1/fpga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.230 ; gain = 409.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/fpga_p6.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:162]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:162]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:202]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 52 connections declared, but only 51 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:202]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:372]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1320]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1320]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1452]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1452]
WARNING: [Synth 8-7071] port 'S_AXI_rlast' of module 'm01_couplers_imp_1UTB3Y5' is unconnected for instance 'm01_couplers' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1047]
WARNING: [Synth 8-7023] instance 'm01_couplers' of module 'm01_couplers_imp_1UTB3Y5' has 74 connections declared, but only 73 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1047]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1710]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1710]
WARNING: [Synth 8-7071] port 'S_AXI_rlast' of module 'm02_couplers_imp_7ANRHB' is unconnected for instance 'm02_couplers' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7023] instance 'm02_couplers' of module 'm02_couplers_imp_7ANRHB' has 74 connections declared, but only 73 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1121]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1968]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1968]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2334]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2334]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'design_1_xbar_0' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1281]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'design_1_xbar_0' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:1285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:372]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arburst' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arcache' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arlen' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arlock' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arregion' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arsize' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awburst' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awcache' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awlen' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awlock' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awregion' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awsize' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_wlast' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_araddr' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arburst' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arcache' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arlen' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arlock' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arregion' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arsize' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_arvalid' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awburst' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awcache' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awlen' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awlock' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awregion' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awsize' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_awvalid' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_bready' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_rready' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_wdata' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_wlast' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7071] port 'M02_AXI_wvalid' of module 'design_1_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'design_1_microblaze_0_axi_periph_0' has 135 connections declared, but only 83 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:254]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2100]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2246]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2246]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2292]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2292]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:2100]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (0#1) [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/.Xil/Vivado-29544-IgnachPC/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:360]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:360]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/synth/design_1.v:13]
WARNING: [Synth 8-7071] port 'gpio_rtl_tri_t' of module 'design_1' is unconnected for instance 'u_micro' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/fpga_p6.v:89]
WARNING: [Synth 8-7023] instance 'u_micro' of module 'design_1' has 9 connections declared, but only 8 given [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/fpga_p6.v:89]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/register_file/register_file.v:11]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/register_file/register_file.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/fpga_p6.v:12]
WARNING: [Synth 8-6014] Unused sequential element gpio_return_select_reg was removed.  [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/register_file/register_file.v:80]
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb2[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb2[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb3[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb3[0] driven by constant 0
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1W07O72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_7ANRHB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.863 ; gain = 507.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.863 ; gain = 507.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.863 ; gain = 507.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1406.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'u_micro/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'u_micro/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'u_micro/rst_clk_wiz_1_100M'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'u_micro/axi_gpio_0'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'u_micro/axi_gpio_0'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'u_micro/axi_uartlite_0'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'u_micro/axi_uartlite_0'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'u_micro/clk_wiz_1'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'u_micro/clk_wiz_1'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'u_micro/mdm_1'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'u_micro/mdm_1'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'u_micro/microblaze_0'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'u_micro/microblaze_0'
Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'u_micro/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'u_micro/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/Arty_Master.xdc]
Finished Parsing XDC File [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/top_board/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1454.812 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_micro/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  c:/DDA2024/Labs/Lab06/ddaU6_WoMem/rtl/micro/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_micro/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb2[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb2[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb3[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port out_leds_rgb3[0] driven by constant 0
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_AXI_rlast in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_AXI_rlast in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_gpio_0_0         |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_1_0          |         1|
|5     |design_1_mdm_1_0              |         1|
|6     |design_1_microblaze_0_0       |         1|
|7     |design_1_rst_clk_wiz_1_100M_0 |         1|
|8     |design_1_dlmb_bram_if_cntlr_0 |         1|
|9     |design_1_dlmb_v10_0           |         1|
|10    |design_1_ilmb_bram_if_cntlr_0 |         1|
|11    |design_1_ilmb_v10_0           |         1|
|12    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_gpio_0         |     1|
|2     |design_1_axi_uartlite_0     |     1|
|3     |design_1_clk_wiz_1          |     1|
|4     |design_1_dlmb_bram_if_cntlr |     1|
|5     |design_1_dlmb_v10           |     1|
|6     |design_1_ilmb_bram_if_cntlr |     1|
|7     |design_1_ilmb_v10           |     1|
|8     |design_1_lmb_bram           |     1|
|9     |design_1_mdm_1              |     1|
|10    |design_1_microblaze_0       |     1|
|11    |design_1_rst_clk_wiz_1_100M |     1|
|12    |design_1_xbar               |     1|
|13    |LUT1                        |     1|
|14    |LUT5                        |     4|
|15    |FDRE                        |    18|
|16    |FDSE                        |     1|
|17    |IBUF                        |     2|
|18    |OBUF                        |    17|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1459.059 ; gain = 507.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1459.059 ; gain = 559.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1459.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1459.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f188c326
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1459.059 ; gain = 939.363
INFO: [Common 17-1381] The checkpoint 'C:/DDA2024/Labs/Lab06/Laboratorio_6_IgnacioBalbo/Laboratorio_6_IgnacioBalbo.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 19:23:20 2025...
