ncelab: 15.20-s035: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
DEFINE 413 /afs/umbc.edu/users/t/w/tweir1/home/413/413
|
ncelab: *W,DLCPTH (./cds.lib,25): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/413' (cds.lib command ignored).
DEFINE lab5 /afs/umbc.edu/users/t/w/tweir1/home/413/lab5
|
ncelab: *W,DLCPTH (./cds.lib,28): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/lab5' (cds.lib command ignored).
TOOL:	ncelab	15.20-s035: Started on Nov 17, 2023 at 04:08:23 EST
ncelab
    -messages
    -access rwc
    -cdslib cds.lib
    -hdlvar hdl.var
    testGenerateReadMiss

ncelab: *W,ARCMRA: Elaborating the VHDL.TESTGENERATEREADMISS:TEST, MRA (most recently analyzed) architecture.
	Elaborating the design hierarchy:
ncelab: *W,CUNOTB: component instance is not fully bound (:testGenerateReadMiss(test):inst1) [File:testGenerateReadMiss.vhd, Line:92].
DEFINE 413 /afs/umbc.edu/users/t/w/tweir1/home/413/413
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,25): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/413' (cds.lib command ignored).
DEFINE lab5 /afs/umbc.edu/users/t/w/tweir1/home/413/lab5
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,28): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/lab5' (cds.lib command ignored).
ncelab: *W,DLNCOD: Intermediate file for entity vhdl.generatereadmiss (COD) <0x4f0bb1d7> could not be read (no such object).
DEFINE 413 /afs/umbc.edu/users/t/w/tweir1/home/413/413
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,25): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/413' (cds.lib command ignored).
DEFINE lab5 /afs/umbc.edu/users/t/w/tweir1/home/413/lab5
|
ncvhdl_cg: *W,DLCPTH (./cds.lib,28): cds.lib Invalid path '/afs/umbc.edu/users/t/w/tweir1/home/413/lab5' (cds.lib command ignored).
VHDL.GENERATEREADMISS (entity):
	streams: 15, words: 954
	Building instance specific data structures.
	Design hierarchy summary:
		            Instances  Unique
		Components:         2       1
		Default bindings:   1       -
		Processes:          2       2
		Signals:           10      10
	Writing initial simulation snapshot: VHDL.TESTGENERATEREADMISS:TEST
TOOL:	ncelab	15.20-s035: Exiting on Nov 17, 2023 at 04:08:25 EST  (total: 00:00:02)
