{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 13:46:34 2007 " "Info: Processing started: Wed May 02 13:46:34 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[4\] HEX1\[2\] 12.431 ns Longest " "Info: Longest tpd from source pin \"SW\[4\]\" to destination pin \"HEX1\[2\]\" is 12.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 10; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.437 ns) 3.322 ns fa:bit0\|co~73 2 COMB LCCOMB_X27_Y14_N26 2 " "Info: 2: + IC(1.886 ns) + CELL(0.437 ns) = 3.322 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 2; COMB Node = 'fa:bit0\|co~73'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { SW[4] fa:bit0|co~73 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.719 ns fa:bit1\|co~132 3 COMB LCCOMB_X27_Y14_N4 2 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.719 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 2; COMB Node = 'fa:bit1\|co~132'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { fa:bit0|co~73 fa:bit1|co~132 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.150 ns) 5.484 ns fa:bit2\|co~181 4 COMB LCCOMB_X28_Y1_N12 3 " "Info: 4: + IC(1.615 ns) + CELL(0.150 ns) = 5.484 ns; Loc. = LCCOMB_X28_Y1_N12; Fanout = 3; COMB Node = 'fa:bit2\|co~181'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { fa:bit1|co~132 fa:bit2|co~181 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.438 ns) 6.213 ns fa:bit3\|s 5 COMB LCCOMB_X28_Y1_N6 5 " "Info: 5: + IC(0.291 ns) + CELL(0.438 ns) = 6.213 ns; Loc. = LCCOMB_X28_Y1_N6; Fanout = 5; COMB Node = 'fa:bit3\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { fa:bit2|co~181 fa:bit3|s } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.438 ns) 6.950 ns S0_M\[3\]~117 6 COMB LCCOMB_X28_Y1_N4 2 " "Info: 6: + IC(0.299 ns) + CELL(0.438 ns) = 6.950 ns; Loc. = LCCOMB_X28_Y1_N4; Fanout = 2; COMB Node = 'S0_M\[3\]~117'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { fa:bit3|s S0_M[3]~117 } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.859 ns) + CELL(2.622 ns) 12.431 ns HEX1\[2\] 7 PIN PIN_W21 0 " "Info: 7: + IC(2.859 ns) + CELL(2.622 ns) = 12.431 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'HEX1\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { S0_M[3]~117 HEX1[2] } "NODE_NAME" } } { "part4.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part4.VHDL/part4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.234 ns ( 42.10 % ) " "Info: Total cell delay = 5.234 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.197 ns ( 57.90 % ) " "Info: Total interconnect delay = 7.197 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "12.431 ns" { SW[4] fa:bit0|co~73 fa:bit1|co~132 fa:bit2|co~181 fa:bit3|s S0_M[3]~117 HEX1[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "12.431 ns" { SW[4] SW[4]~combout fa:bit0|co~73 fa:bit1|co~132 fa:bit2|co~181 fa:bit3|s S0_M[3]~117 HEX1[2] } { 0.000ns 0.000ns 1.886ns 0.247ns 1.615ns 0.291ns 0.299ns 2.859ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.150ns 0.438ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 13:46:34 2007 " "Info: Processing ended: Wed May 02 13:46:34 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
