<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.23.00:12:14"
 outputDirectory="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/mcu_subsystem/mcu_subsystem_axi_dmac_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780I5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S_AXI_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S_AXI_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S_AXI_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M_SRC_AXI_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M_SRC_AXI_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M_SRC_AXI_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_M_AXIS_ACLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_M_AXIS_ACLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IF_M_AXIS_ACLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M_SRC_AXI_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M_SRC_AXI_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="s_axi_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="s_axi_aclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="s_axi_reset" kind="reset" start="0">
   <property name="associatedClock" value="s_axi_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="s_axi_aresetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="s_axi" kind="axi4lite" start="0">
   <property name="associatedClock" value="s_axi_clock" />
   <property name="associatedReset" value="s_axi_reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <port name="s_axi_awvalid" direction="input" role="awvalid" width="1" />
   <port name="s_axi_awaddr" direction="input" role="awaddr" width="12" />
   <port name="s_axi_awprot" direction="input" role="awprot" width="3" />
   <port name="s_axi_awready" direction="output" role="awready" width="1" />
   <port name="s_axi_wvalid" direction="input" role="wvalid" width="1" />
   <port name="s_axi_wdata" direction="input" role="wdata" width="32" />
   <port name="s_axi_wstrb" direction="input" role="wstrb" width="4" />
   <port name="s_axi_wready" direction="output" role="wready" width="1" />
   <port name="s_axi_bvalid" direction="output" role="bvalid" width="1" />
   <port name="s_axi_bresp" direction="output" role="bresp" width="2" />
   <port name="s_axi_bready" direction="input" role="bready" width="1" />
   <port name="s_axi_arvalid" direction="input" role="arvalid" width="1" />
   <port name="s_axi_araddr" direction="input" role="araddr" width="12" />
   <port name="s_axi_arprot" direction="input" role="arprot" width="3" />
   <port name="s_axi_arready" direction="output" role="arready" width="1" />
   <port name="s_axi_rvalid" direction="output" role="rvalid" width="1" />
   <port name="s_axi_rresp" direction="output" role="rresp" width="2" />
   <port name="s_axi_rdata" direction="output" role="rdata" width="32" />
   <port name="s_axi_rready" direction="input" role="rready" width="1" />
  </interface>
  <interface name="interrupt_sender" kind="interrupt" start="0">
   <property
       name="associatedAddressablePoint"
       value="mcu_subsystem_axi_dmac_0.s_axi" />
   <property name="associatedClock" value="s_axi_clock" />
   <property name="associatedReset" value="s_axi_reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="m_src_axi_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="m_src_axi_aclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="m_src_axi_reset" kind="reset" start="0">
   <property name="associatedClock" value="m_src_axi_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="m_src_axi_aresetn" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="if_m_axis_aclk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="m_axis_aclk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="if_m_axis_valid" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="m_axis_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="if_m_axis_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="m_axis_data" direction="output" role="data" width="128" />
  </interface>
  <interface name="if_m_axis_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="m_axis_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="if_m_axis_last" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="m_axis_last" direction="output" role="last" width="1" />
  </interface>
  <interface name="if_m_axis_xfer_req" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="m_axis_xfer_req" direction="output" role="xfer_req" width="1" />
  </interface>
  <interface name="m_src_axi" kind="axi" start="1">
   <property name="associatedClock" value="m_src_axi_clock" />
   <property name="associatedReset" value="m_src_axi_reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="16" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="16" />
   <property name="issuesINCRBursts" value="true" />
   <property name="issuesWRAPBursts" value="true" />
   <property name="issuesFIXEDBursts" value="true" />
   <port name="m_src_axi_awvalid" direction="output" role="awvalid" width="1" />
   <port name="m_src_axi_awaddr" direction="output" role="awaddr" width="32" />
   <port name="m_src_axi_awready" direction="input" role="awready" width="1" />
   <port name="m_src_axi_wvalid" direction="output" role="wvalid" width="1" />
   <port name="m_src_axi_wdata" direction="output" role="wdata" width="128" />
   <port name="m_src_axi_wstrb" direction="output" role="wstrb" width="16" />
   <port name="m_src_axi_wready" direction="input" role="wready" width="1" />
   <port name="m_src_axi_bvalid" direction="input" role="bvalid" width="1" />
   <port name="m_src_axi_bresp" direction="input" role="bresp" width="2" />
   <port name="m_src_axi_bready" direction="output" role="bready" width="1" />
   <port name="m_src_axi_arvalid" direction="output" role="arvalid" width="1" />
   <port name="m_src_axi_araddr" direction="output" role="araddr" width="32" />
   <port name="m_src_axi_arready" direction="input" role="arready" width="1" />
   <port name="m_src_axi_rvalid" direction="input" role="rvalid" width="1" />
   <port name="m_src_axi_rresp" direction="input" role="rresp" width="2" />
   <port name="m_src_axi_rdata" direction="input" role="rdata" width="128" />
   <port name="m_src_axi_rready" direction="output" role="rready" width="1" />
   <port name="m_src_axi_awlen" direction="output" role="awlen" width="4" />
   <port name="m_src_axi_awsize" direction="output" role="awsize" width="3" />
   <port name="m_src_axi_awburst" direction="output" role="awburst" width="2" />
   <port name="m_src_axi_awcache" direction="output" role="awcache" width="4" />
   <port name="m_src_axi_awprot" direction="output" role="awprot" width="3" />
   <port name="m_src_axi_wlast" direction="output" role="wlast" width="1" />
   <port name="m_src_axi_arlen" direction="output" role="arlen" width="4" />
   <port name="m_src_axi_arsize" direction="output" role="arsize" width="3" />
   <port name="m_src_axi_arburst" direction="output" role="arburst" width="2" />
   <port name="m_src_axi_arcache" direction="output" role="arcache" width="4" />
   <port name="m_src_axi_arprot" direction="output" role="arprot" width="3" />
   <port name="m_src_axi_awid" direction="output" role="awid" width="1" />
   <port name="m_src_axi_awlock" direction="output" role="awlock" width="2" />
   <port name="m_src_axi_wid" direction="output" role="wid" width="1" />
   <port name="m_src_axi_arid" direction="output" role="arid" width="1" />
   <port name="m_src_axi_arlock" direction="output" role="arlock" width="2" />
   <port name="m_src_axi_rid" direction="input" role="rid" width="1" />
   <port name="m_src_axi_bid" direction="input" role="bid" width="1" />
   <port name="m_src_axi_rlast" direction="input" role="rlast" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="mcu_subsystem_axi_dmac_0"
   version="1.0"
   name="mcu_subsystem_axi_dmac_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_S_AXI_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_S_AXI_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M_SRC_AXI_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M_SRC_AXI_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_M_SRC_AXI_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_M_SRC_AXI_ADDRESS_MAP" value="" />
  <parameter name="AUTO_S_AXI_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780I5G" />
  <parameter name="AUTO_IF_M_AXIS_ACLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_M_SRC_AXI_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_IF_M_AXIS_ACLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_IF_M_AXIS_ACLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\synth\mcu_subsystem_axi_dmac_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\synth\mcu_subsystem_axi_dmac_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Developer/fpga/ArrowESC/Cyclone10GX_Demo/ip/mcu_subsystem/mcu_subsystem_axi_dmac_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/axi_dmac/axi_dmac_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="mcu_subsystem_axi_dmac_0">"Generating: mcu_subsystem_axi_dmac_0"</message>
   <message level="Info" culprit="mcu_subsystem_axi_dmac_0">"Generating: axi_dmac"</message>
  </messages>
 </entity>
 <entity kind="axi_dmac" version="1.0" name="axi_dmac">
  <parameter name="ASYNC_CLK_REQ_SRC" value="1" />
  <parameter name="DMA_LENGTH_WIDTH" value="24" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="CLK_DOMAIN_SRC_SAXI" value="0" />
  <parameter name="ASYNC_CLK_SRC_DEST" value="0" />
  <parameter name="CLK_DOMAIN_REQ" value="4" />
  <parameter name="CLK_DOMAIN_DEST_FIFO" value="0" />
  <parameter name="ASYNC_CLK_DEST_REQ_MANUAL" value="1" />
  <parameter name="ID" value="0" />
  <parameter name="AUTO_ASYNC_CLK" value="true" />
  <parameter name="ASYNC_CLK_SRC_DEST_MANUAL" value="1" />
  <parameter name="AXI_SLICE_SRC" value="0" />
  <parameter name="CLK_DOMAIN_DEST_AXI" value="0" />
  <parameter name="USE_TLAST_DEST" value="1" />
  <parameter name="CYCLIC" value="0" />
  <parameter name="USE_TLAST_SRC" value="0" />
  <parameter name="CLK_DOMAIN_DEST_SAXI" value="10" />
  <parameter name="DMA_TYPE_SRC" value="0" />
  <parameter name="DMA_DATA_WIDTH_DEST" value="128" />
  <parameter name="DISABLE_DEBUG_REGISTERS" value="0" />
  <parameter name="DMA_DATA_WIDTH_SRC" value="128" />
  <parameter name="AXI_SLICE_DEST" value="0" />
  <parameter name="DMA_2D_TRANSFER" value="0" />
  <parameter name="SYNC_TRANSFER_START" value="0" />
  <parameter name="ASYNC_CLK_REQ_SRC_MANUAL" value="1" />
  <parameter name="ASYNC_CLK_DEST_REQ" value="1" />
  <parameter name="CLK_DOMAIN_SRC_FIFO" value="0" />
  <parameter name="MAX_BYTES_PER_BURST" value="128" />
  <parameter name="DMA_TYPE_DEST" value="1" />
  <parameter name="DMA_AXI_PROTOCOL_DEST" value="1" />
  <parameter name="ENABLE_DIAGNOSTICS_IF" value="0" />
  <parameter name="DMA_AXI_PROTOCOL_SRC" value="1" />
  <parameter name="CLK_DOMAIN_SRC_AXI" value="10" />
  <generatedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\util_axis_fifo.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\address_sync.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\inc_id.vh"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\resp.vh"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_burst_memory.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_regmap.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_regmap_request.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_reset_manager.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_resize_dest.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_resize_src.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_response_manager.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_transfer.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\address_generator.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\data_mover.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\request_arb.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\request_generator.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\response_handler.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_register_slice.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\2d_transfer.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\dest_axi_mm.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\dest_axi_stream.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\dest_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\src_axi_mm.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\src_axi_stream.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\src_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\splitter.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\response_generator.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\util_axis_fifo.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\address_sync.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\inc_id.vh"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\resp.vh"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_burst_memory.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_regmap.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_regmap_request.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_reset_manager.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_resize_dest.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_resize_src.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_response_manager.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_transfer.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\address_generator.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\data_mover.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\request_arb.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\request_generator.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\response_handler.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_register_slice.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\2d_transfer.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\dest_axi_mm.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\dest_axi_stream.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\dest_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\src_axi_mm.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\src_axi_stream.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\src_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\splitter.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\response_generator.v"
       attributes="" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_dmac_0\axi_dmac_10\synth\axi_dmac_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/developer/fpga/analogdevice/library/axi_dmac/axi_dmac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mcu_subsystem_axi_dmac_0" as="axi_dmac_0" />
  <messages>
   <message level="Info" culprit="mcu_subsystem_axi_dmac_0">"Generating: axi_dmac"</message>
  </messages>
 </entity>
</deploy>
