{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623084412883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623084412900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 00:46:52 2021 " "Processing started: Tue Jun 08 00:46:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623084412900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084412900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segment_counter -c segment_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off segment_counter -c segment_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084412900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623084415615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623084415615 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "segment_counter.v(74) " "Verilog HDL information at segment_counter.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623084446381 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "segment_counter segment_counter.v(9) " "Verilog Module Declaration warning at segment_counter.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"segment_counter\"" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623084446387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_counter " "Found entity 1: segment_counter" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623084446391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "segment_counter " "Elaborating entity \"segment_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623084446496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 segment_counter.v(55) " "Verilog HDL assignment warning at segment_counter.v(55): truncated value with size 32 to match size of target (24)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623084446501 "|segment_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 segment_counter.v(83) " "Verilog HDL assignment warning at segment_counter.v(83): truncated value with size 32 to match size of target (4)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623084446503 "|segment_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 segment_counter.v(84) " "Verilog HDL assignment warning at segment_counter.v(84): truncated value with size 32 to match size of target (4)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623084446504 "|segment_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 segment_counter.v(88) " "Verilog HDL assignment warning at segment_counter.v(88): truncated value with size 32 to match size of target (4)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623084446504 "|segment_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 segment_counter.v(98) " "Verilog HDL assignment warning at segment_counter.v(98): truncated value with size 32 to match size of target (4)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623084446504 "|segment_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led segment_counter.v(100) " "Verilog HDL Always Construct warning at segment_counter.v(100): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623084446505 "|segment_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment_counter.v(20) " "Net \"seg.data_a\" at segment_counter.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623084446507 "|segment_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment_counter.v(20) " "Net \"seg.waddr_a\" at segment_counter.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623084446507 "|segment_counter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment_counter.v(20) " "Net \"seg.we_a\" at segment_counter.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623084446507 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] segment_counter.v(100) " "Inferred latch for \"led\[0\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446513 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] segment_counter.v(100) " "Inferred latch for \"led\[1\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446513 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] segment_counter.v(100) " "Inferred latch for \"led\[2\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446513 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] segment_counter.v(100) " "Inferred latch for \"led\[3\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446513 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] segment_counter.v(100) " "Inferred latch for \"led\[4\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446514 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] segment_counter.v(100) " "Inferred latch for \"led\[5\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446514 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] segment_counter.v(100) " "Inferred latch for \"led\[6\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446514 "|segment_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] segment_counter.v(100) " "Inferred latch for \"led\[7\]\" at segment_counter.v(100)" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084446514 "|segment_counter"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/intelFPGA_lite/Project/segment_counter/db/segment_counter.ram0_segment_counter_cb41279d.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/intelFPGA_lite/Project/segment_counter/db/segment_counter.ram0_segment_counter_cb41279d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1623084446896 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg " "RAM logic \"seg\" is uninferred because MIF is not supported for the selected family" {  } { { "segment_counter.v" "seg" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1623084446945 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623084446945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[7\] GND " "Pin \"seg_led_1\[7\]\" is stuck at GND" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623084447502 "|segment_counter|seg_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[8\] GND " "Pin \"seg_led_1\[8\]\" is stuck at GND" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623084447502 "|segment_counter|seg_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[7\] GND " "Pin \"seg_led_2\[7\]\" is stuck at GND" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623084447502 "|segment_counter|seg_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[8\] GND " "Pin \"seg_led_2\[8\]\" is stuck at GND" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623084447502 "|segment_counter|seg_led_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] VCC " "Pin \"led\[7\]\" is stuck at VCC" {  } { { "segment_counter.v" "" { Text "D:/intelFPGA_lite/Project/segment_counter/segment_counter.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623084447502 "|segment_counter|led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623084447502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623084447644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Project/segment_counter/output_files/segment_counter.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Project/segment_counter/output_files/segment_counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084448471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623084448728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623084448728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623084448823 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623084448823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623084448823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623084448823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623084448859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 00:47:28 2021 " "Processing ended: Tue Jun 08 00:47:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623084448859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623084448859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623084448859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623084448859 ""}
