$date
	Mon Aug 23 23:43:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module buffer_tb $end
$var wire 1 ! out $end
$var reg 1 " enable $end
$scope module uut $end
$var wire 1 " enable $end
$var wire 1 # in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
x!
$end
#3000
0#
#5000
1!
1"
#8000
1#
#10000
0!
#13000
0#
#15000
1!
#18000
1#
#20000
0!
#23000
0#
#25000
1!
#28000
1#
#30000
0!
#33000
0#
#35000
1!
