{"index": 26, "svad": "This property verifies that when the active-high reset signal is asserted, the data signal becomes zero on the next clock cycle.\n\nThe property triggers at every positive edge of the clk2M clock signal. When the reset signal equals 1, the property requires that on the very next clock cycle (##1), the data signal must equal 32'b0. The property is disabled and not checked when reset equals 0.\n\nThe assertion ensures that the reset logic correctly clears the data value to zero in the cycle immediately following reset assertion.", "reference_sva": "property p_data_reset_logic;\n    @(posedge clk2M) disable iff (reset == 0)\n        reset == 1 |-> ##1 data == 32'b0;\nendproperty\nassert_p_data_reset_logic: assert property (p_data_reset_logic) else $error(\"Assertion failed: data signal is not 32'b0 one cycle after reset is asserted\");", "generated_sva": "property reset_clears_data;\n    @(posedge clk2M) disable iff (reset == 0)\n    (reset == 1) |=> (data == 32'b0);\nendproperty\n\nassert property (reset_clears_data);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_data_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `b0`, `data`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk2M` (posedge)\n    * Reset Signal: `reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `reset == 1`\n    * Response condition: `##1 data == 32'b0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 data == 32'b0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (reset == 0)`\n    * Property is disabled when reset `reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk2M) reset == 1 |-> ##1 data == 32'b0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_data_reset_logic;\n    @(posedge clk2M) disable iff (reset == 0)\n        reset == 1 |-> ##1 data == 32'b0;\nendproperty\nassert_p_data_reset_logic: assert property (p_data_reset_logic) else $error(\"Assertion failed: data signal is not 32'b0 one cycle after reset is asserted\");\n```\n\n**Summary:**\nProperty `p_data_reset_logic` uses overlapping implication synchronized to `clk2M`.", "error_message": null, "generation_time": 2.097349166870117, "verification_time": 0.005080699920654297, "from_cache": false}