\subsection{p2d\+\_\+wr\+\_\+fsm Entity Reference}
\label{classp2d__wr__fsm}\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}


Collaboration diagram for p2d\+\_\+wr\+\_\+fsm\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=169pt]{d9/dbc/classp2d__wr__fsm__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf math\+\_\+real}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf pct\+\_\+size\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf n\+\_\+buff} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}
\item 
{\bf in\+\_\+pct\+\_\+data\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+wrfull}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 24} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!clk@{clk}}
\index{clk@{clk}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 31} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!ieee@{ieee}}
\index{ieee@{ieee}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classp2d__wr__fsm_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 15} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!in\+\_\+pct\+\_\+data@{in\+\_\+pct\+\_\+data}}
\index{in\+\_\+pct\+\_\+data@{in\+\_\+pct\+\_\+data}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{in\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_aedf5f7fe5cea9eafd5e8a7b477065c1c}


Definition at line {\bf 37} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!in\+\_\+pct\+\_\+data\+\_\+w@{in\+\_\+pct\+\_\+data\+\_\+w}}
\index{in\+\_\+pct\+\_\+data\+\_\+w@{in\+\_\+pct\+\_\+data\+\_\+w}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{in\+\_\+pct\+\_\+data\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__wr__fsm_a95676500d5b1dd663594499d9fcca396}


Definition at line {\bf 29} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!in\+\_\+pct\+\_\+wrfull@{in\+\_\+pct\+\_\+wrfull}}
\index{in\+\_\+pct\+\_\+wrfull@{in\+\_\+pct\+\_\+wrfull}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{in\+\_\+pct\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+wrfull} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_ac7a3c9b10d24a29a8755f008efcc56f7}


Definition at line {\bf 38} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!in\+\_\+pct\+\_\+wrreq@{in\+\_\+pct\+\_\+wrreq}}
\index{in\+\_\+pct\+\_\+wrreq@{in\+\_\+pct\+\_\+wrreq}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{in\+\_\+pct\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_aa37a3c50e429b14602878ef5571e1903}


Definition at line {\bf 36} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!math\+\_\+real@{math\+\_\+real}}
\index{math\+\_\+real@{math\+\_\+real}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{math\+\_\+real}]{\setlength{\rightskip}{0pt plus 5cm}{\bf math\+\_\+real}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__wr__fsm_acb415f2e3abd505b8338da5b5bf9e2fb}


Definition at line {\bf 18} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!n\+\_\+buff@{n\+\_\+buff}}
\index{n\+\_\+buff@{n\+\_\+buff}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{n\+\_\+buff}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+buff} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__wr__fsm_a74ef544a10ab7244c6a066f8305f5e9c}


Definition at line {\bf 27} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__wr__fsm_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 17} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+buff\+\_\+rdy@{pct\+\_\+buff\+\_\+rdy}}
\index{pct\+\_\+buff\+\_\+rdy@{pct\+\_\+buff\+\_\+rdy}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_a586aa1fed2ebd16336df2f4672b99a42}


Definition at line {\bf 51} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+data@{pct\+\_\+data}}
\index{pct\+\_\+data@{pct\+\_\+data}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_a1eaa1843a93edcb1bc703ad64d754c8d}


Definition at line {\bf 46} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+data\+\_\+wrreq@{pct\+\_\+data\+\_\+wrreq}}
\index{pct\+\_\+data\+\_\+wrreq@{pct\+\_\+data\+\_\+wrreq}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+data\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_ac0b45559616d33aeaca2b9e54cadf2b3}


Definition at line {\bf 47} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}}
\index{pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_af06d2fd59a36882d1853a61e46df1a29}


Definition at line {\bf 40} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+hdr\+\_\+0\+\_\+valid@{pct\+\_\+hdr\+\_\+0\+\_\+valid}}
\index{pct\+\_\+hdr\+\_\+0\+\_\+valid@{pct\+\_\+hdr\+\_\+0\+\_\+valid}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_ad7e4e36ca33ff179b23b657539f19817}


Definition at line {\bf 41} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}}
\index{pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_ad3479362c7995cb2aceb366c9c33331b}


Definition at line {\bf 43} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+hdr\+\_\+1\+\_\+valid@{pct\+\_\+hdr\+\_\+1\+\_\+valid}}
\index{pct\+\_\+hdr\+\_\+1\+\_\+valid@{pct\+\_\+hdr\+\_\+1\+\_\+valid}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+hdr\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_a7a1e44621149223ac6bb12f13cace03a}


Definition at line {\bf 44} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+size@{pct\+\_\+size}}
\index{pct\+\_\+size@{pct\+\_\+size}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_a7d76701a4dd683714801b7bda015baa8}


Definition at line {\bf 33} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}}
\index{pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{pct\+\_\+size\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__wr__fsm_a8b069a17d5abb8e45332ec4f70290ec5}


Definition at line {\bf 26} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__wr__fsm_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 32} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!p2d\+\_\+wr\+\_\+fsm@{p2d\+\_\+wr\+\_\+fsm}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__wr__fsm_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 16} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
