[2025-12-07 09:05:53 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv  && unbuffer vvp a.out  
warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module xoroshiro128plus declared here: design.sv:46
Applying reset...
VCD info: dumpfile xoroshiro128plus_tb.vcd opened for output.
Generating random numbers:
Random Output = 0000000000000000
Random Output = ffffffffffffffff
Random Output = 72c2a840491f7e6e
Random Output = 79b240235b7f12ec
Random Output = 4beb2b28d130f02a
Random Output = 0e0584c5ef2d96c4
Random Output = 56d94661d72ff925
Random Output = 56509efe5518e458
Random Output = 749fe7cab87e2583
Random Output = b971ba986ed612d1
Simulation complete.
testbench.sv:57: $finish called at 105000 (1ps)
Finding VCD file...
./xoroshiro128plus_tb.vcd
[2025-12-07 09:05:54 UTC] Opening EPWave...
Done
