

================================================================
== Vitis HLS Report for 'spi_master_Pipeline_VITIS_LOOP_30_2'
================================================================
* Date:           Mon Feb 17 22:47:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        spi_master
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.883 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_2  |      128|      128|         3|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     57|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    118|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_32ns_32ns_1_1_1_U1  |bitselect_1ns_32ns_32ns_1_1_1  |        0|   0|  0|   9|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   9|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_140_p2                          |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001_grp4         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone            |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state2          |       and|   0|  0|   2|           1|           1|
    |tmp_2_nbreadreq_fu_84_p3               |       and|   0|  0|   2|           1|           0|
    |icmp_ln30_fu_134_p2                    |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_fu_150_p2                     |       xor|   0|  0|   6|           6|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  57|          31|          22|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    7|         14|
    |i_fu_64                      |   9|          2|    7|         14|
    |miso_blk_n                   |   9|          2|    1|          2|
    |mosi_blk_n                   |   9|          2|    1|          2|
    |received_data_1_fu_68        |   9|          2|   32|         64|
    |sclk                         |  14|          3|    1|          3|
    |sclk_blk_n                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 118|         26|   55|        112|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |i_fu_64                                    |   7|   0|    7|          0|
    |icmp_ln30_reg_212                          |   1|   0|    1|          0|
    |received_data_1_fu_68                      |  32|   0|   32|          0|
    |tmp_2_reg_221                              |   1|   0|    1|          0|
    |tobool_reg_216                             |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  51|   0|   51|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  spi_master_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  spi_master_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  spi_master_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  spi_master_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  spi_master_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  spi_master_Pipeline_VITIS_LOOP_30_2|  return value|
|sclk_ap_ack                 |   in|    1|       ap_hs|                                 sclk|       pointer|
|sclk                        |  out|    1|       ap_hs|                                 sclk|       pointer|
|sclk_ap_vld                 |  out|    1|       ap_hs|                                 sclk|       pointer|
|mosi_ap_ack                 |   in|    1|       ap_hs|                                 mosi|       pointer|
|mosi                        |  out|    1|       ap_hs|                                 mosi|       pointer|
|mosi_ap_vld                 |  out|    1|       ap_hs|                                 mosi|       pointer|
|miso_ap_vld                 |   in|    1|       ap_hs|                                 miso|       pointer|
|miso                        |   in|    1|       ap_hs|                                 miso|       pointer|
|miso_ap_ack                 |  out|    1|       ap_hs|                                 miso|       pointer|
|received_data               |   in|   32|     ap_none|                        received_data|        scalar|
|send_data                   |   in|   32|     ap_none|                            send_data|        scalar|
|received_data_3_out         |  out|   32|      ap_vld|                  received_data_3_out|       pointer|
|received_data_3_out_ap_vld  |  out|    1|      ap_vld|                  received_data_3_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

