// Seed: 3569367638
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  reg id_3;
  always @(posedge id_3 or posedge 1 - id_3) begin
    id_1 <= 1;
    id_1 <= 1 + 1;
    id_3 <= id_2;
  end
endmodule
