# Verilog_Basic_HomeWork