ARM GAS  /tmp/ccTKcnH4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_DMA_Init:
  27              	.LFB325:
  28              		.file 1 "Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c"
   1:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @file    stm32g4xx_hal_dma.c
   4:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief   DMA HAL module driver.
   6:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *         This file provides firmware functions to manage the following
   7:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *         functionalities of the Direct Memory Access (DMA) peripheral:
   8:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *           + IO operation functions
  10:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *           + Peripheral State and errors functions
  11:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   @verbatim
  12:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   ==============================================================================
  13:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****                         ##### How to use this driver #####
  14:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   ==============================================================================
  15:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   [..]
  16:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****    (#) Enable and configure the peripheral to be connected to the DMA Channel
  17:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (except for internal SRAM / FLASH memories: no initialization is
  18:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        necessary). Please refer to the Reference manual for connection between peripherals
  19:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        and DMA requests.
  20:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  21:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****    (#) For a given Channel, program the required configuration through the following parameters:
  22:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        Channel request, Transfer Direction, Source and Destination data formats,
  23:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        Circular or Normal mode, Channel Priority level, Source and Destination Increment mode
  24:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        using HAL_DMA_Init() function.
  25:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  26:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        Prior to HAL_DMA_Init the peripheral clock shall be enabled for both DMA & DMAMUX
  27:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        thanks to:
  28:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (##) DMA1 or DMA2: __HAL_RCC_DMA1_CLK_ENABLE() or  __HAL_RCC_DMA2_CLK_ENABLE() ;
  29:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (##) DMAMUX1:      __HAL_RCC_DMAMUX1_CLK_ENABLE();
  30:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 2


  31:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****    (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of er
  32:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        detection.
  33:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  34:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****    (#) Use HAL_DMA_Abort() function to abort the current transfer
  35:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  36:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      -@-   In Memory-to-Memory transfer mode, Circular mode is not allowed.
  37:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  38:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      *** Polling mode IO operation ***
  39:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      =================================
  40:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     [..]
  41:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source
  42:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****               address and destination address and the Length of data to be transferred
  43:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this
  44:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****               case a fixed Timeout can be configured by User depending from his application.
  45:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  46:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      *** Interrupt mode IO operation ***
  47:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      ===================================
  48:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     [..]
  49:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority()
  50:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ()
  51:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of
  52:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****               Source address and destination address and the Length of data to be transferred.
  53:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****               In this case the DMA interrupt is configured
  54:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine
  55:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can
  56:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****               add his own function to register callbacks with HAL_DMA_RegisterCallback().
  57:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  58:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      *** DMA HAL driver macros list ***
  59:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      =============================================
  60:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       [..]
  61:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        Below the list of macros in DMA HAL driver.
  62:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  63:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_ENABLE: Enable the specified DMA Channel.
  64:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_DISABLE: Disable the specified DMA Channel.
  65:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_GET_FLAG: Get the DMA Channel pending flags.
  66:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_CLEAR_FLAG: Clear the DMA Channel pending flags.
  67:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Channel interrupts.
  68:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Channel interrupts.
  69:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Channel interrupt has occurred 
  70:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  71:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      [..]
  72:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (@) You can refer to the DMA HAL driver header file for more useful macros
  73:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  74:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   @endverbatim
  75:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   ******************************************************************************
  76:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @attention
  77:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *
  78:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  79:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * All rights reserved.</center></h2>
  80:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *
  81:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  82:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * the "License"; You may not use this file except in compliance with the
  83:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * License. You may obtain a copy of the License at:
  84:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                        opensource.org/licenses/BSD-3-Clause
  85:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *
  86:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   ******************************************************************************
  87:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
ARM GAS  /tmp/ccTKcnH4.s 			page 3


  88:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  89:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Includes ------------------------------------------------------------------*/
  90:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** #include "stm32g4xx_hal.h"
  91:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  92:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @addtogroup STM32G4xx_HAL_Driver
  93:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
  94:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
  95:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
  96:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @defgroup DMA DMA
  97:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief DMA HAL module driver
  98:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
  99:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 100:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 101:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** #ifdef HAL_DMA_MODULE_ENABLED
 102:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Private typedef -----------------------------------------------------------*/
 104:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Private define ------------------------------------------------------------*/
 105:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Private macro -------------------------------------------------------------*/
 106:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Private variables ---------------------------------------------------------*/
 107:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Private function prototypes -----------------------------------------------*/
 108:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @defgroup DMA_Private_Functions DMA Private Functions
 109:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
 110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 111:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32
 112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 113:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma);
 114:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma);
 115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /* Exported functions ---------------------------------------------------------*/
 121:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 122:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @defgroup DMA_Exported_Functions DMA Exported Functions
 123:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
 124:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 125:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions
 127:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *  @brief   Initialization and de-initialization functions
 128:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *
 129:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** @verbatim
 130:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****  ===============================================================================
 131:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****              ##### Initialization and de-initialization functions  #####
 132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****  ===============================================================================
 133:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     [..]
 134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     This section provides functions allowing to initialize the DMA Channel source
 135:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     and destination addresses, incrementation and data sizes, transfer direction,
 136:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     circular/normal mode selection, memory-to-memory mode selection and Channel priority value.
 137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     [..]
 138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     The HAL_DMA_Init() function follows the DMA configuration procedures as described in
 139:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     reference manual.
 140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 141:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** @endverbatim
 142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
 143:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 144:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 4


 145:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 146:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Initialize the DMA according to the specified
 147:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *         parameters in the DMA_InitTypeDef and initialize the associated handle.
 148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
 149:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 150:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 151:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
 153:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
  29              		.loc 1 153 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 84B0     		sub	sp, sp, #16
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t tmp;
 155:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check the DMA handle allocation */
 157:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (hdma == NULL)
  45              		.loc 1 157 6
  46 0008 7B68     		ldr	r3, [r7, #4]
  47 000a 002B     		cmp	r3, #0
  48 000c 01D1     		bne	.L2
 158:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     return HAL_ERROR;
  49              		.loc 1 159 12
  50 000e 0123     		movs	r3, #1
  51 0010 8DE0     		b	.L3
  52              	.L2:
 160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 161:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 162:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check the parameters */
 163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 164:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 165:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 166:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 167:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 168:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 169:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_MODE(hdma->Init.Mode));
 170:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 171:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 173:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 174:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Compute the channel index */
 175:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
  53              		.loc 1 175 22
  54 0012 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccTKcnH4.s 			page 5


  55 0014 1B68     		ldr	r3, [r3]
  56              		.loc 1 175 7
  57 0016 1A46     		mov	r2, r3
  58              		.loc 1 175 6
  59 0018 474B     		ldr	r3, .L9
  60 001a 9A42     		cmp	r2, r3
  61 001c 0FD8     		bhi	.L4
 176:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 177:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA1 */
 178:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Ch
  62              		.loc 1 178 42
  63 001e 7B68     		ldr	r3, [r7, #4]
  64 0020 1B68     		ldr	r3, [r3]
  65              		.loc 1 178 28
  66 0022 1A46     		mov	r2, r3
  67              		.loc 1 178 53
  68 0024 454B     		ldr	r3, .L9+4
  69 0026 1344     		add	r3, r3, r2
  70              		.loc 1 178 80
  71 0028 454A     		ldr	r2, .L9+8
  72 002a A2FB0323 		umull	r2, r3, r2, r3
  73 002e 1B09     		lsrs	r3, r3, #4
  74              		.loc 1 178 135
  75 0030 9A00     		lsls	r2, r3, #2
  76              		.loc 1 178 24
  77 0032 7B68     		ldr	r3, [r7, #4]
  78 0034 5A64     		str	r2, [r3, #68]
 179:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress = DMA1;
  79              		.loc 1 179 26
  80 0036 7B68     		ldr	r3, [r7, #4]
  81 0038 424A     		ldr	r2, .L9+12
  82 003a 1A64     		str	r2, [r3, #64]
  83 003c 0EE0     		b	.L5
  84              	.L4:
 180:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 181:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 182:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 183:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA2 */
 184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Ch
  85              		.loc 1 184 42
  86 003e 7B68     		ldr	r3, [r7, #4]
  87 0040 1B68     		ldr	r3, [r3]
  88              		.loc 1 184 28
  89 0042 1A46     		mov	r2, r3
  90              		.loc 1 184 53
  91 0044 404B     		ldr	r3, .L9+16
  92 0046 1344     		add	r3, r3, r2
  93              		.loc 1 184 80
  94 0048 3D4A     		ldr	r2, .L9+8
  95 004a A2FB0323 		umull	r2, r3, r2, r3
  96 004e 1B09     		lsrs	r3, r3, #4
  97              		.loc 1 184 135
  98 0050 9A00     		lsls	r2, r3, #2
  99              		.loc 1 184 24
 100 0052 7B68     		ldr	r3, [r7, #4]
 101 0054 5A64     		str	r2, [r3, #68]
 185:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress = DMA2;
ARM GAS  /tmp/ccTKcnH4.s 			page 6


 102              		.loc 1 185 26
 103 0056 7B68     		ldr	r3, [r7, #4]
 104 0058 3C4A     		ldr	r2, .L9+20
 105 005a 1A64     		str	r2, [r3, #64]
 106              	.L5:
 186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 187:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 188:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Change DMA peripheral state */
 189:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->State = HAL_DMA_STATE_BUSY;
 107              		.loc 1 189 15
 108 005c 7B68     		ldr	r3, [r7, #4]
 109 005e 0222     		movs	r2, #2
 110 0060 83F82520 		strb	r2, [r3, #37]
 190:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 191:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Get the CR register value */
 192:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   tmp = hdma->Instance->CCR;
 111              		.loc 1 192 13
 112 0064 7B68     		ldr	r3, [r7, #4]
 113 0066 1B68     		ldr	r3, [r3]
 114              		.loc 1 192 7
 115 0068 1B68     		ldr	r3, [r3]
 116 006a FB60     		str	r3, [r7, #12]
 193:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 194:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
 195:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 117              		.loc 1 195 7
 118 006c FB68     		ldr	r3, [r7, #12]
 119 006e 23F4FF43 		bic	r3, r3, #32640
 120 0072 23F07003 		bic	r3, r3, #112
 121 0076 FB60     		str	r3, [r7, #12]
 196:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****                       DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
 197:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****                       DMA_CCR_DIR   | DMA_CCR_MEM2MEM));
 198:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 199:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Prepare the DMA Channel configuration */
 200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   tmp |=  hdma->Init.Direction        |
 122              		.loc 1 200 21
 123 0078 7B68     		ldr	r3, [r7, #4]
 124 007a 9A68     		ldr	r2, [r3, #8]
 201:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 125              		.loc 1 201 21
 126 007c 7B68     		ldr	r3, [r7, #4]
 127 007e DB68     		ldr	r3, [r3, #12]
 200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 128              		.loc 1 200 39
 129 0080 1A43     		orrs	r2, r2, r3
 130              		.loc 1 201 54
 131 0082 7B68     		ldr	r3, [r7, #4]
 132 0084 1B69     		ldr	r3, [r3, #16]
 133              		.loc 1 201 42
 134 0086 1A43     		orrs	r2, r2, r3
 202:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 135              		.loc 1 202 21
 136 0088 7B68     		ldr	r3, [r7, #4]
 137 008a 5B69     		ldr	r3, [r3, #20]
 201:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 138              		.loc 1 201 72
 139 008c 1A43     		orrs	r2, r2, r3
ARM GAS  /tmp/ccTKcnH4.s 			page 7


 140              		.loc 1 202 54
 141 008e 7B68     		ldr	r3, [r7, #4]
 142 0090 9B69     		ldr	r3, [r3, #24]
 143              		.loc 1 202 42
 144 0092 1A43     		orrs	r2, r2, r3
 203:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.Mode                | hdma->Init.Priority;
 145              		.loc 1 203 21
 146 0094 7B68     		ldr	r3, [r7, #4]
 147 0096 DB69     		ldr	r3, [r3, #28]
 202:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 148              		.loc 1 202 72
 149 0098 1A43     		orrs	r2, r2, r3
 150              		.loc 1 203 54
 151 009a 7B68     		ldr	r3, [r7, #4]
 152 009c 1B6A     		ldr	r3, [r3, #32]
 153              		.loc 1 203 42
 154 009e 1343     		orrs	r3, r3, r2
 200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 155              		.loc 1 200 7
 156 00a0 FA68     		ldr	r2, [r7, #12]
 157 00a2 1343     		orrs	r3, r3, r2
 158 00a4 FB60     		str	r3, [r7, #12]
 204:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 205:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Write to DMA Channel CR register */
 206:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->Instance->CCR = tmp;
 159              		.loc 1 206 7
 160 00a6 7B68     		ldr	r3, [r7, #4]
 161 00a8 1B68     		ldr	r3, [r3]
 162              		.loc 1 206 23
 163 00aa FA68     		ldr	r2, [r7, #12]
 164 00ac 1A60     		str	r2, [r3]
 207:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 208:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Initialize parameters for DMAMUX channel :
 209:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
 210:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 165              		.loc 1 211 3
 166 00ae 7868     		ldr	r0, [r7, #4]
 167 00b0 FFF7FEFF 		bl	DMA_CalcDMAMUXChannelBaseAndMask
 212:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 213:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 168              		.loc 1 213 17
 169 00b4 7B68     		ldr	r3, [r7, #4]
 170 00b6 9B68     		ldr	r3, [r3, #8]
 171              		.loc 1 213 6
 172 00b8 B3F5804F 		cmp	r3, #16384
 173 00bc 02D1     		bne	.L6
 214:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 215:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* if memory to memory force the request to 0*/
 216:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 174              		.loc 1 216 24
 175 00be 7B68     		ldr	r3, [r7, #4]
 176 00c0 0022     		movs	r2, #0
 177 00c2 5A60     		str	r2, [r3, #4]
 178              	.L6:
 217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 218:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 8


 219:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Set peripheral request  to DMAMUX channel */
 220:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 179              		.loc 1 220 41
 180 00c4 7B68     		ldr	r3, [r7, #4]
 181 00c6 5A68     		ldr	r2, [r3, #4]
 182              		.loc 1 220 7
 183 00c8 7B68     		ldr	r3, [r7, #4]
 184 00ca 9B6C     		ldr	r3, [r3, #72]
 185              		.loc 1 220 50
 186 00cc D2B2     		uxtb	r2, r2
 187              		.loc 1 220 28
 188 00ce 1A60     		str	r2, [r3]
 221:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 222:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clear the DMAMUX synchro overrun flag */
 223:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 189              		.loc 1 223 7
 190 00d0 7B68     		ldr	r3, [r7, #4]
 191 00d2 DB6C     		ldr	r3, [r3, #76]
 192              		.loc 1 223 40
 193 00d4 7A68     		ldr	r2, [r7, #4]
 194 00d6 126D     		ldr	r2, [r2, #80]
 195              		.loc 1 223 34
 196 00d8 5A60     		str	r2, [r3, #4]
 224:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 225:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 197              		.loc 1 225 19
 198 00da 7B68     		ldr	r3, [r7, #4]
 199 00dc 5B68     		ldr	r3, [r3, #4]
 200              		.loc 1 225 6
 201 00de 002B     		cmp	r3, #0
 202 00e0 10D0     		beq	.L7
 203              		.loc 1 225 49 discriminator 1
 204 00e2 7B68     		ldr	r3, [r7, #4]
 205 00e4 5B68     		ldr	r3, [r3, #4]
 206              		.loc 1 225 35 discriminator 1
 207 00e6 042B     		cmp	r3, #4
 208 00e8 0CD8     		bhi	.L7
 226:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 227:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Initialize parameters for DMAMUX request generator :
 228:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
 229:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     */
 230:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 209              		.loc 1 230 5
 210 00ea 7868     		ldr	r0, [r7, #4]
 211 00ec FFF7FEFF 		bl	DMA_CalcDMAMUXRequestGenBaseAndMask
 231:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 232:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Reset the DMAMUX request generator register*/
 233:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGen->RGCR = 0U;
 212              		.loc 1 233 9
 213 00f0 7B68     		ldr	r3, [r7, #4]
 214 00f2 5B6D     		ldr	r3, [r3, #84]
 215              		.loc 1 233 34
 216 00f4 0022     		movs	r2, #0
 217 00f6 1A60     		str	r2, [r3]
 234:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 235:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the DMAMUX request generator overrun flag */
 236:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
ARM GAS  /tmp/ccTKcnH4.s 			page 9


 218              		.loc 1 236 9
 219 00f8 7B68     		ldr	r3, [r7, #4]
 220 00fa 9B6D     		ldr	r3, [r3, #88]
 221              		.loc 1 236 47
 222 00fc 7A68     		ldr	r2, [r7, #4]
 223 00fe D26D     		ldr	r2, [r2, #92]
 224              		.loc 1 236 41
 225 0100 5A60     		str	r2, [r3, #4]
 226 0102 08E0     		b	.L8
 227              	.L7:
 237:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 238:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 239:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 240:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGen = 0U;
 228              		.loc 1 240 28
 229 0104 7B68     		ldr	r3, [r7, #4]
 230 0106 0022     		movs	r2, #0
 231 0108 5A65     		str	r2, [r3, #84]
 241:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGenStatus = 0U;
 232              		.loc 1 241 34
 233 010a 7B68     		ldr	r3, [r7, #4]
 234 010c 0022     		movs	r2, #0
 235 010e 9A65     		str	r2, [r3, #88]
 242:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGenStatusMask = 0U;
 236              		.loc 1 242 38
 237 0110 7B68     		ldr	r3, [r7, #4]
 238 0112 0022     		movs	r2, #0
 239 0114 DA65     		str	r2, [r3, #92]
 240              	.L8:
 243:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 244:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 245:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Initialize the error code */
 246:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 241              		.loc 1 246 19
 242 0116 7B68     		ldr	r3, [r7, #4]
 243 0118 0022     		movs	r2, #0
 244 011a DA63     		str	r2, [r3, #60]
 247:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 248:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Initialize the DMA state*/
 249:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->State  = HAL_DMA_STATE_READY;
 245              		.loc 1 249 16
 246 011c 7B68     		ldr	r3, [r7, #4]
 247 011e 0122     		movs	r2, #1
 248 0120 83F82520 		strb	r2, [r3, #37]
 250:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 251:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Allocate lock resource and initialize it */
 252:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->Lock = HAL_UNLOCKED;
 249              		.loc 1 252 14
 250 0124 7B68     		ldr	r3, [r7, #4]
 251 0126 0022     		movs	r2, #0
 252 0128 83F82420 		strb	r2, [r3, #36]
 253:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 254:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return HAL_OK;
 253              		.loc 1 254 10
 254 012c 0023     		movs	r3, #0
 255              	.L3:
 255:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
ARM GAS  /tmp/ccTKcnH4.s 			page 10


 256              		.loc 1 255 1
 257 012e 1846     		mov	r0, r3
 258 0130 1037     		adds	r7, r7, #16
 259              	.LCFI3:
 260              		.cfi_def_cfa_offset 8
 261 0132 BD46     		mov	sp, r7
 262              	.LCFI4:
 263              		.cfi_def_cfa_register 13
 264              		@ sp needed
 265 0134 80BD     		pop	{r7, pc}
 266              	.L10:
 267 0136 00BF     		.align	2
 268              	.L9:
 269 0138 07040240 		.word	1073873927
 270 013c F8FFFDBF 		.word	-1073872904
 271 0140 CDCCCCCC 		.word	-858993459
 272 0144 00000240 		.word	1073872896
 273 0148 F8FBFDBF 		.word	-1073873928
 274 014c 00040240 		.word	1073873920
 275              		.cfi_endproc
 276              	.LFE325:
 278              		.section	.text.HAL_DMA_DeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_DMA_DeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv4-sp-d16
 286              	HAL_DMA_DeInit:
 287              	.LFB326:
 256:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 258:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  DeInitialize the DMA peripheral.
 259:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 260:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 261:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 262:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 263:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
 264:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 288              		.loc 1 264 1
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 8
 291              		@ frame_needed = 1, uses_anonymous_args = 0
 292 0000 80B5     		push	{r7, lr}
 293              	.LCFI5:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 7, -8
 296              		.cfi_offset 14, -4
 297 0002 82B0     		sub	sp, sp, #8
 298              	.LCFI6:
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              	.LCFI7:
 302              		.cfi_def_cfa_register 7
 303 0006 7860     		str	r0, [r7, #4]
 265:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 266:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check the DMA handle allocation */
ARM GAS  /tmp/ccTKcnH4.s 			page 11


 267:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (NULL == hdma)
 304              		.loc 1 267 6
 305 0008 7B68     		ldr	r3, [r7, #4]
 306 000a 002B     		cmp	r3, #0
 307 000c 01D1     		bne	.L12
 268:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 269:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     return HAL_ERROR;
 308              		.loc 1 269 12
 309 000e 0123     		movs	r3, #1
 310 0010 7BE0     		b	.L13
 311              	.L12:
 270:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 271:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 272:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check the parameters */
 273:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 274:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 275:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Disable the selected DMA Channelx */
 276:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_DMA_DISABLE(hdma);
 312              		.loc 1 276 3
 313 0012 7B68     		ldr	r3, [r7, #4]
 314 0014 1B68     		ldr	r3, [r3]
 315 0016 1A68     		ldr	r2, [r3]
 316 0018 7B68     		ldr	r3, [r7, #4]
 317 001a 1B68     		ldr	r3, [r3]
 318 001c 22F00102 		bic	r2, r2, #1
 319 0020 1A60     		str	r2, [r3]
 277:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Compute the channel index */
 279:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 320              		.loc 1 279 22
 321 0022 7B68     		ldr	r3, [r7, #4]
 322 0024 1B68     		ldr	r3, [r3]
 323              		.loc 1 279 7
 324 0026 1A46     		mov	r2, r3
 325              		.loc 1 279 6
 326 0028 3A4B     		ldr	r3, .L17
 327 002a 9A42     		cmp	r2, r3
 328 002c 0FD8     		bhi	.L14
 280:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 281:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA1 */
 282:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Ch
 329              		.loc 1 282 42
 330 002e 7B68     		ldr	r3, [r7, #4]
 331 0030 1B68     		ldr	r3, [r3]
 332              		.loc 1 282 28
 333 0032 1A46     		mov	r2, r3
 334              		.loc 1 282 53
 335 0034 384B     		ldr	r3, .L17+4
 336 0036 1344     		add	r3, r3, r2
 337              		.loc 1 282 80
 338 0038 384A     		ldr	r2, .L17+8
 339 003a A2FB0323 		umull	r2, r3, r2, r3
 340 003e 1B09     		lsrs	r3, r3, #4
 341              		.loc 1 282 135
 342 0040 9A00     		lsls	r2, r3, #2
 343              		.loc 1 282 24
 344 0042 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccTKcnH4.s 			page 12


 345 0044 5A64     		str	r2, [r3, #68]
 283:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress = DMA1;
 346              		.loc 1 283 26
 347 0046 7B68     		ldr	r3, [r7, #4]
 348 0048 354A     		ldr	r2, .L17+12
 349 004a 1A64     		str	r2, [r3, #64]
 350 004c 0EE0     		b	.L15
 351              	.L14:
 284:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 285:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 286:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 287:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA2 */
 288:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Ch
 352              		.loc 1 288 42
 353 004e 7B68     		ldr	r3, [r7, #4]
 354 0050 1B68     		ldr	r3, [r3]
 355              		.loc 1 288 28
 356 0052 1A46     		mov	r2, r3
 357              		.loc 1 288 53
 358 0054 334B     		ldr	r3, .L17+16
 359 0056 1344     		add	r3, r3, r2
 360              		.loc 1 288 80
 361 0058 304A     		ldr	r2, .L17+8
 362 005a A2FB0323 		umull	r2, r3, r2, r3
 363 005e 1B09     		lsrs	r3, r3, #4
 364              		.loc 1 288 135
 365 0060 9A00     		lsls	r2, r3, #2
 366              		.loc 1 288 24
 367 0062 7B68     		ldr	r3, [r7, #4]
 368 0064 5A64     		str	r2, [r3, #68]
 289:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress = DMA2;
 369              		.loc 1 289 26
 370 0066 7B68     		ldr	r3, [r7, #4]
 371 0068 2F4A     		ldr	r2, .L17+20
 372 006a 1A64     		str	r2, [r3, #64]
 373              	.L15:
 290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 291:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 292:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Reset DMA Channel control register */
 293:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->Instance->CCR  = 0;
 374              		.loc 1 293 7
 375 006c 7B68     		ldr	r3, [r7, #4]
 376 006e 1B68     		ldr	r3, [r3]
 377              		.loc 1 293 24
 378 0070 0022     		movs	r2, #0
 379 0072 1A60     		str	r2, [r3]
 294:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 295:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clear all flags */
 296:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 380              		.loc 1 296 54
 381 0074 7B68     		ldr	r3, [r7, #4]
 382 0076 5B6C     		ldr	r3, [r3, #68]
 383              		.loc 1 296 69
 384 0078 03F01F02 		and	r2, r3, #31
 385              		.loc 1 296 7
 386 007c 7B68     		ldr	r3, [r7, #4]
 387 007e 1B6C     		ldr	r3, [r3, #64]
ARM GAS  /tmp/ccTKcnH4.s 			page 13


 388              		.loc 1 296 46
 389 0080 0121     		movs	r1, #1
 390 0082 01FA02F2 		lsl	r2, r1, r2
 391              		.loc 1 296 30
 392 0086 5A60     		str	r2, [r3, #4]
 297:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 298:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Initialize parameters for DMAMUX channel :
 299:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
 300:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 301:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 393              		.loc 1 301 3
 394 0088 7868     		ldr	r0, [r7, #4]
 395 008a FFF7FEFF 		bl	DMA_CalcDMAMUXChannelBaseAndMask
 302:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 303:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Reset the DMAMUX channel that corresponds to the DMA channel */
 304:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannel->CCR = 0;
 396              		.loc 1 304 7
 397 008e 7B68     		ldr	r3, [r7, #4]
 398 0090 9B6C     		ldr	r3, [r3, #72]
 399              		.loc 1 304 28
 400 0092 0022     		movs	r2, #0
 401 0094 1A60     		str	r2, [r3]
 305:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 306:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clear the DMAMUX synchro overrun flag */
 307:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 402              		.loc 1 307 7
 403 0096 7B68     		ldr	r3, [r7, #4]
 404 0098 DB6C     		ldr	r3, [r3, #76]
 405              		.loc 1 307 40
 406 009a 7A68     		ldr	r2, [r7, #4]
 407 009c 126D     		ldr	r2, [r2, #80]
 408              		.loc 1 307 34
 409 009e 5A60     		str	r2, [r3, #4]
 308:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 309:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Reset Request generator parameters if any */
 310:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 410              		.loc 1 310 19
 411 00a0 7B68     		ldr	r3, [r7, #4]
 412 00a2 5B68     		ldr	r3, [r3, #4]
 413              		.loc 1 310 6
 414 00a4 002B     		cmp	r3, #0
 415 00a6 0FD0     		beq	.L16
 416              		.loc 1 310 49 discriminator 1
 417 00a8 7B68     		ldr	r3, [r7, #4]
 418 00aa 5B68     		ldr	r3, [r3, #4]
 419              		.loc 1 310 35 discriminator 1
 420 00ac 042B     		cmp	r3, #4
 421 00ae 0BD8     		bhi	.L16
 311:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 312:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Initialize parameters for DMAMUX request generator :
 313:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
 314:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     */
 315:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 422              		.loc 1 315 5
 423 00b0 7868     		ldr	r0, [r7, #4]
 424 00b2 FFF7FEFF 		bl	DMA_CalcDMAMUXRequestGenBaseAndMask
 316:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 14


 317:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Reset the DMAMUX request generator register*/
 318:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGen->RGCR = 0U;
 425              		.loc 1 318 9
 426 00b6 7B68     		ldr	r3, [r7, #4]
 427 00b8 5B6D     		ldr	r3, [r3, #84]
 428              		.loc 1 318 34
 429 00ba 0022     		movs	r2, #0
 430 00bc 1A60     		str	r2, [r3]
 319:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 320:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the DMAMUX request generator overrun flag */
 321:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 431              		.loc 1 321 9
 432 00be 7B68     		ldr	r3, [r7, #4]
 433 00c0 9B6D     		ldr	r3, [r3, #88]
 434              		.loc 1 321 47
 435 00c2 7A68     		ldr	r2, [r7, #4]
 436 00c4 D26D     		ldr	r2, [r2, #92]
 437              		.loc 1 321 41
 438 00c6 5A60     		str	r2, [r3, #4]
 439              	.L16:
 322:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 323:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 324:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxRequestGen = 0U;
 440              		.loc 1 324 26
 441 00c8 7B68     		ldr	r3, [r7, #4]
 442 00ca 0022     		movs	r2, #0
 443 00cc 5A65     		str	r2, [r3, #84]
 325:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxRequestGenStatus = 0U;
 444              		.loc 1 325 32
 445 00ce 7B68     		ldr	r3, [r7, #4]
 446 00d0 0022     		movs	r2, #0
 447 00d2 9A65     		str	r2, [r3, #88]
 326:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxRequestGenStatusMask = 0U;
 448              		.loc 1 326 36
 449 00d4 7B68     		ldr	r3, [r7, #4]
 450 00d6 0022     		movs	r2, #0
 451 00d8 DA65     		str	r2, [r3, #92]
 327:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clean callbacks */
 329:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->XferCpltCallback = NULL;
 452              		.loc 1 329 26
 453 00da 7B68     		ldr	r3, [r7, #4]
 454 00dc 0022     		movs	r2, #0
 455 00de DA62     		str	r2, [r3, #44]
 330:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->XferHalfCpltCallback = NULL;
 456              		.loc 1 330 30
 457 00e0 7B68     		ldr	r3, [r7, #4]
 458 00e2 0022     		movs	r2, #0
 459 00e4 1A63     		str	r2, [r3, #48]
 331:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->XferErrorCallback = NULL;
 460              		.loc 1 331 27
 461 00e6 7B68     		ldr	r3, [r7, #4]
 462 00e8 0022     		movs	r2, #0
 463 00ea 5A63     		str	r2, [r3, #52]
 332:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->XferAbortCallback = NULL;
 464              		.loc 1 332 27
 465 00ec 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccTKcnH4.s 			page 15


 466 00ee 0022     		movs	r2, #0
 467 00f0 9A63     		str	r2, [r3, #56]
 333:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 334:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Initialize the error code */
 335:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 468              		.loc 1 335 19
 469 00f2 7B68     		ldr	r3, [r7, #4]
 470 00f4 0022     		movs	r2, #0
 471 00f6 DA63     		str	r2, [r3, #60]
 336:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 337:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Initialize the DMA state */
 338:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->State = HAL_DMA_STATE_RESET;
 472              		.loc 1 338 15
 473 00f8 7B68     		ldr	r3, [r7, #4]
 474 00fa 0022     		movs	r2, #0
 475 00fc 83F82520 		strb	r2, [r3, #37]
 339:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 340:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Release Lock */
 341:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_UNLOCK(hdma);
 476              		.loc 1 341 3
 477 0100 7B68     		ldr	r3, [r7, #4]
 478 0102 0022     		movs	r2, #0
 479 0104 83F82420 		strb	r2, [r3, #36]
 342:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 343:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return HAL_OK;
 480              		.loc 1 343 10
 481 0108 0023     		movs	r3, #0
 482              	.L13:
 344:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 483              		.loc 1 344 1
 484 010a 1846     		mov	r0, r3
 485 010c 0837     		adds	r7, r7, #8
 486              	.LCFI8:
 487              		.cfi_def_cfa_offset 8
 488 010e BD46     		mov	sp, r7
 489              	.LCFI9:
 490              		.cfi_def_cfa_register 13
 491              		@ sp needed
 492 0110 80BD     		pop	{r7, pc}
 493              	.L18:
 494 0112 00BF     		.align	2
 495              	.L17:
 496 0114 07040240 		.word	1073873927
 497 0118 F8FFFDBF 		.word	-1073872904
 498 011c CDCCCCCC 		.word	-858993459
 499 0120 00000240 		.word	1073872896
 500 0124 F8FBFDBF 		.word	-1073873928
 501 0128 00040240 		.word	1073873920
 502              		.cfi_endproc
 503              	.LFE326:
 505              		.section	.text.HAL_DMA_Start,"ax",%progbits
 506              		.align	1
 507              		.global	HAL_DMA_Start
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 511              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccTKcnH4.s 			page 16


 513              	HAL_DMA_Start:
 514              	.LFB327:
 345:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 346:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 347:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @}
 348:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 349:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 350:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @defgroup DMA_Exported_Functions_Group2 Input and Output operation functions
 351:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *  @brief   Input and Output operation functions
 352:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *
 353:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** @verbatim
 354:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****  ===============================================================================
 355:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****                       #####  IO operation functions  #####
 356:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****  ===============================================================================
 357:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     [..]  This section provides functions allowing to:
 358:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Configure the source, destination address and data length and Start DMA transfer
 359:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Configure the source, destination address and data length and
 360:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****           Start DMA transfer with interrupt
 361:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Abort DMA transfer
 362:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Poll for transfer complete
 363:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Handle DMA interrupt request
 364:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 365:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** @endverbatim
 366:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
 367:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 368:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 369:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 370:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Start the DMA Transfer.
 371:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 372:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 373:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  SrcAddress The source memory Buffer address
 374:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  DstAddress The destination memory Buffer address
 375:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  DataLength The length of data to be transferred from source to destination (up to 256Kb
 376:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 377:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 378:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, 
 379:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 515              		.loc 1 379 1
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 24
 518              		@ frame_needed = 1, uses_anonymous_args = 0
 519 0000 80B5     		push	{r7, lr}
 520              	.LCFI10:
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 7, -8
 523              		.cfi_offset 14, -4
 524 0002 86B0     		sub	sp, sp, #24
 525              	.LCFI11:
 526              		.cfi_def_cfa_offset 32
 527 0004 00AF     		add	r7, sp, #0
 528              	.LCFI12:
 529              		.cfi_def_cfa_register 7
 530 0006 F860     		str	r0, [r7, #12]
 531 0008 B960     		str	r1, [r7, #8]
 532 000a 7A60     		str	r2, [r7, #4]
 533 000c 3B60     		str	r3, [r7]
 380:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   HAL_StatusTypeDef status = HAL_OK;
ARM GAS  /tmp/ccTKcnH4.s 			page 17


 534              		.loc 1 380 21
 535 000e 0023     		movs	r3, #0
 536 0010 FB75     		strb	r3, [r7, #23]
 381:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 382:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check the parameters */
 383:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 384:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 385:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Process locked */
 386:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_LOCK(hdma);
 537              		.loc 1 386 3
 538 0012 FB68     		ldr	r3, [r7, #12]
 539 0014 93F82430 		ldrb	r3, [r3, #36]	@ zero_extendqisi2
 540 0018 012B     		cmp	r3, #1
 541 001a 01D1     		bne	.L20
 542              		.loc 1 386 3 is_stmt 0 discriminator 1
 543 001c 0223     		movs	r3, #2
 544 001e 2EE0     		b	.L21
 545              	.L20:
 546              		.loc 1 386 3 discriminator 2
 547 0020 FB68     		ldr	r3, [r7, #12]
 548 0022 0122     		movs	r2, #1
 549 0024 83F82420 		strb	r2, [r3, #36]
 387:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 388:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_STATE_READY == hdma->State)
 550              		.loc 1 388 34 is_stmt 1 discriminator 2
 551 0028 FB68     		ldr	r3, [r7, #12]
 552 002a 93F82530 		ldrb	r3, [r3, #37]
 553 002e DBB2     		uxtb	r3, r3
 554              		.loc 1 388 6 discriminator 2
 555 0030 012B     		cmp	r3, #1
 556 0032 1DD1     		bne	.L22
 389:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 390:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Change DMA peripheral state */
 391:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->State = HAL_DMA_STATE_BUSY;
 557              		.loc 1 391 17
 558 0034 FB68     		ldr	r3, [r7, #12]
 559 0036 0222     		movs	r2, #2
 560 0038 83F82520 		strb	r2, [r3, #37]
 392:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 561              		.loc 1 392 21
 562 003c FB68     		ldr	r3, [r7, #12]
 563 003e 0022     		movs	r2, #0
 564 0040 DA63     		str	r2, [r3, #60]
 393:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 394:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Disable the peripheral */
 395:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_DISABLE(hdma);
 565              		.loc 1 395 5
 566 0042 FB68     		ldr	r3, [r7, #12]
 567 0044 1B68     		ldr	r3, [r3]
 568 0046 1A68     		ldr	r2, [r3]
 569 0048 FB68     		ldr	r3, [r7, #12]
 570 004a 1B68     		ldr	r3, [r3]
 571 004c 22F00102 		bic	r2, r2, #1
 572 0050 1A60     		str	r2, [r3]
 396:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 397:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Configure the source, destination address and the data length & clear flags*/
 398:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
ARM GAS  /tmp/ccTKcnH4.s 			page 18


 573              		.loc 1 398 5
 574 0052 3B68     		ldr	r3, [r7]
 575 0054 7A68     		ldr	r2, [r7, #4]
 576 0056 B968     		ldr	r1, [r7, #8]
 577 0058 F868     		ldr	r0, [r7, #12]
 578 005a FFF7FEFF 		bl	DMA_SetConfig
 399:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 400:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Enable the Peripheral */
 401:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_ENABLE(hdma);
 579              		.loc 1 401 5
 580 005e FB68     		ldr	r3, [r7, #12]
 581 0060 1B68     		ldr	r3, [r3]
 582 0062 1A68     		ldr	r2, [r3]
 583 0064 FB68     		ldr	r3, [r7, #12]
 584 0066 1B68     		ldr	r3, [r3]
 585 0068 42F00102 		orr	r2, r2, #1
 586 006c 1A60     		str	r2, [r3]
 587 006e 05E0     		b	.L23
 588              	.L22:
 402:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 403:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 404:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 405:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Process Unlocked */
 406:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 589              		.loc 1 406 5
 590 0070 FB68     		ldr	r3, [r7, #12]
 591 0072 0022     		movs	r2, #0
 592 0074 83F82420 		strb	r2, [r3, #36]
 407:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     status = HAL_BUSY;
 593              		.loc 1 407 12
 594 0078 0223     		movs	r3, #2
 595 007a FB75     		strb	r3, [r7, #23]
 596              	.L23:
 408:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 409:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return status;
 597              		.loc 1 409 10
 598 007c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 599              	.L21:
 410:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 600              		.loc 1 410 1
 601 007e 1846     		mov	r0, r3
 602 0080 1837     		adds	r7, r7, #24
 603              	.LCFI13:
 604              		.cfi_def_cfa_offset 8
 605 0082 BD46     		mov	sp, r7
 606              	.LCFI14:
 607              		.cfi_def_cfa_register 13
 608              		@ sp needed
 609 0084 80BD     		pop	{r7, pc}
 610              		.cfi_endproc
 611              	.LFE327:
 613              		.section	.text.HAL_DMA_Start_IT,"ax",%progbits
 614              		.align	1
 615              		.global	HAL_DMA_Start_IT
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
ARM GAS  /tmp/ccTKcnH4.s 			page 19


 619              		.fpu fpv4-sp-d16
 621              	HAL_DMA_Start_IT:
 622              	.LFB328:
 411:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 412:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 413:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Start the DMA Transfer with interrupt enabled.
 414:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 415:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 416:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  SrcAddress The source memory Buffer address
 417:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  DstAddress The destination memory Buffer address
 418:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  DataLength The length of data to be transferred from source to destination (up to 256Kb
 419:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 420:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 421:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddres
 422:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****                                    uint32_t DataLength)
 423:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 623              		.loc 1 423 1
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 24
 626              		@ frame_needed = 1, uses_anonymous_args = 0
 627 0000 80B5     		push	{r7, lr}
 628              	.LCFI15:
 629              		.cfi_def_cfa_offset 8
 630              		.cfi_offset 7, -8
 631              		.cfi_offset 14, -4
 632 0002 86B0     		sub	sp, sp, #24
 633              	.LCFI16:
 634              		.cfi_def_cfa_offset 32
 635 0004 00AF     		add	r7, sp, #0
 636              	.LCFI17:
 637              		.cfi_def_cfa_register 7
 638 0006 F860     		str	r0, [r7, #12]
 639 0008 B960     		str	r1, [r7, #8]
 640 000a 7A60     		str	r2, [r7, #4]
 641 000c 3B60     		str	r3, [r7]
 424:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   HAL_StatusTypeDef status = HAL_OK;
 642              		.loc 1 424 21
 643 000e 0023     		movs	r3, #0
 644 0010 FB75     		strb	r3, [r7, #23]
 425:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 426:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check the parameters */
 427:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 428:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 429:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Process locked */
 430:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_LOCK(hdma);
 645              		.loc 1 430 3
 646 0012 FB68     		ldr	r3, [r7, #12]
 647 0014 93F82430 		ldrb	r3, [r3, #36]	@ zero_extendqisi2
 648 0018 012B     		cmp	r3, #1
 649 001a 01D1     		bne	.L25
 650              		.loc 1 430 3 is_stmt 0 discriminator 1
 651 001c 0223     		movs	r3, #2
 652 001e 66E0     		b	.L26
 653              	.L25:
 654              		.loc 1 430 3 discriminator 2
 655 0020 FB68     		ldr	r3, [r7, #12]
 656 0022 0122     		movs	r2, #1
ARM GAS  /tmp/ccTKcnH4.s 			page 20


 657 0024 83F82420 		strb	r2, [r3, #36]
 431:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 432:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_STATE_READY == hdma->State)
 658              		.loc 1 432 34 is_stmt 1 discriminator 2
 659 0028 FB68     		ldr	r3, [r7, #12]
 660 002a 93F82530 		ldrb	r3, [r3, #37]
 661 002e DBB2     		uxtb	r3, r3
 662              		.loc 1 432 6 discriminator 2
 663 0030 012B     		cmp	r3, #1
 664 0032 55D1     		bne	.L27
 433:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 434:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Change DMA peripheral state */
 435:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->State = HAL_DMA_STATE_BUSY;
 665              		.loc 1 435 17
 666 0034 FB68     		ldr	r3, [r7, #12]
 667 0036 0222     		movs	r2, #2
 668 0038 83F82520 		strb	r2, [r3, #37]
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 669              		.loc 1 436 21
 670 003c FB68     		ldr	r3, [r7, #12]
 671 003e 0022     		movs	r2, #0
 672 0040 DA63     		str	r2, [r3, #60]
 437:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 438:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Disable the peripheral */
 439:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_DISABLE(hdma);
 673              		.loc 1 439 5
 674 0042 FB68     		ldr	r3, [r7, #12]
 675 0044 1B68     		ldr	r3, [r3]
 676 0046 1A68     		ldr	r2, [r3]
 677 0048 FB68     		ldr	r3, [r7, #12]
 678 004a 1B68     		ldr	r3, [r3]
 679 004c 22F00102 		bic	r2, r2, #1
 680 0050 1A60     		str	r2, [r3]
 440:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 441:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Configure the source, destination address and the data length & clear flags*/
 442:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 681              		.loc 1 442 5
 682 0052 3B68     		ldr	r3, [r7]
 683 0054 7A68     		ldr	r2, [r7, #4]
 684 0056 B968     		ldr	r1, [r7, #8]
 685 0058 F868     		ldr	r0, [r7, #12]
 686 005a FFF7FEFF 		bl	DMA_SetConfig
 443:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 444:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Enable the transfer complete interrupt */
 445:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Enable the transfer Error interrupt */
 446:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (NULL != hdma->XferHalfCpltCallback)
 687              		.loc 1 446 21
 688 005e FB68     		ldr	r3, [r7, #12]
 689 0060 1B6B     		ldr	r3, [r3, #48]
 690              		.loc 1 446 8
 691 0062 002B     		cmp	r3, #0
 692 0064 08D0     		beq	.L28
 447:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 448:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Enable the Half transfer complete interrupt as well */
 449:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 693              		.loc 1 449 7
 694 0066 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccTKcnH4.s 			page 21


 695 0068 1B68     		ldr	r3, [r3]
 696 006a 1A68     		ldr	r2, [r3]
 697 006c FB68     		ldr	r3, [r7, #12]
 698 006e 1B68     		ldr	r3, [r3]
 699 0070 42F00E02 		orr	r2, r2, #14
 700 0074 1A60     		str	r2, [r3]
 701 0076 0FE0     		b	.L29
 702              	.L28:
 450:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 451:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     else
 452:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 453:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 703              		.loc 1 453 7
 704 0078 FB68     		ldr	r3, [r7, #12]
 705 007a 1B68     		ldr	r3, [r3]
 706 007c 1A68     		ldr	r2, [r3]
 707 007e FB68     		ldr	r3, [r7, #12]
 708 0080 1B68     		ldr	r3, [r3]
 709 0082 22F00402 		bic	r2, r2, #4
 710 0086 1A60     		str	r2, [r3]
 454:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 711              		.loc 1 454 7
 712 0088 FB68     		ldr	r3, [r7, #12]
 713 008a 1B68     		ldr	r3, [r3]
 714 008c 1A68     		ldr	r2, [r3]
 715 008e FB68     		ldr	r3, [r7, #12]
 716 0090 1B68     		ldr	r3, [r3]
 717 0092 42F00A02 		orr	r2, r2, #10
 718 0096 1A60     		str	r2, [r3]
 719              	.L29:
 455:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 456:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 457:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Check if DMAMUX Synchronization is enabled*/
 458:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 720              		.loc 1 458 14
 721 0098 FB68     		ldr	r3, [r7, #12]
 722 009a 9B6C     		ldr	r3, [r3, #72]
 723              		.loc 1 458 29
 724 009c 1B68     		ldr	r3, [r3]
 725              		.loc 1 458 35
 726 009e 03F48033 		and	r3, r3, #65536
 727              		.loc 1 458 8
 728 00a2 002B     		cmp	r3, #0
 729 00a4 07D0     		beq	.L30
 459:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 460:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Enable DMAMUX sync overrun IT*/
 461:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 730              		.loc 1 461 11
 731 00a6 FB68     		ldr	r3, [r7, #12]
 732 00a8 9B6C     		ldr	r3, [r3, #72]
 733              		.loc 1 461 32
 734 00aa 1A68     		ldr	r2, [r3]
 735              		.loc 1 461 11
 736 00ac FB68     		ldr	r3, [r7, #12]
 737 00ae 9B6C     		ldr	r3, [r3, #72]
 738              		.loc 1 461 32
 739 00b0 42F48072 		orr	r2, r2, #256
ARM GAS  /tmp/ccTKcnH4.s 			page 22


 740 00b4 1A60     		str	r2, [r3]
 741              	.L30:
 462:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 463:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 464:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (hdma->DMAmuxRequestGen != 0U)
 742              		.loc 1 464 13
 743 00b6 FB68     		ldr	r3, [r7, #12]
 744 00b8 5B6D     		ldr	r3, [r3, #84]
 745              		.loc 1 464 8
 746 00ba 002B     		cmp	r3, #0
 747 00bc 07D0     		beq	.L31
 465:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 466:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
 467:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* enable the request gen overrun IT*/
 468:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 748              		.loc 1 468 11
 749 00be FB68     		ldr	r3, [r7, #12]
 750 00c0 5B6D     		ldr	r3, [r3, #84]
 751              		.loc 1 468 36
 752 00c2 1A68     		ldr	r2, [r3]
 753              		.loc 1 468 11
 754 00c4 FB68     		ldr	r3, [r7, #12]
 755 00c6 5B6D     		ldr	r3, [r3, #84]
 756              		.loc 1 468 36
 757 00c8 42F48072 		orr	r2, r2, #256
 758 00cc 1A60     		str	r2, [r3]
 759              	.L31:
 469:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 470:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 471:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Enable the Peripheral */
 472:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_ENABLE(hdma);
 760              		.loc 1 472 5
 761 00ce FB68     		ldr	r3, [r7, #12]
 762 00d0 1B68     		ldr	r3, [r3]
 763 00d2 1A68     		ldr	r2, [r3]
 764 00d4 FB68     		ldr	r3, [r7, #12]
 765 00d6 1B68     		ldr	r3, [r3]
 766 00d8 42F00102 		orr	r2, r2, #1
 767 00dc 1A60     		str	r2, [r3]
 768 00de 05E0     		b	.L32
 769              	.L27:
 473:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 474:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 475:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 476:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Process Unlocked */
 477:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 770              		.loc 1 477 5
 771 00e0 FB68     		ldr	r3, [r7, #12]
 772 00e2 0022     		movs	r2, #0
 773 00e4 83F82420 		strb	r2, [r3, #36]
 478:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 479:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Remain BUSY */
 480:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     status = HAL_BUSY;
 774              		.loc 1 480 12
 775 00e8 0223     		movs	r3, #2
 776 00ea FB75     		strb	r3, [r7, #23]
 777              	.L32:
ARM GAS  /tmp/ccTKcnH4.s 			page 23


 481:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 482:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return status;
 778              		.loc 1 482 10
 779 00ec FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 780              	.L26:
 483:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 781              		.loc 1 483 1
 782 00ee 1846     		mov	r0, r3
 783 00f0 1837     		adds	r7, r7, #24
 784              	.LCFI18:
 785              		.cfi_def_cfa_offset 8
 786 00f2 BD46     		mov	sp, r7
 787              	.LCFI19:
 788              		.cfi_def_cfa_register 13
 789              		@ sp needed
 790 00f4 80BD     		pop	{r7, pc}
 791              		.cfi_endproc
 792              	.LFE328:
 794              		.section	.text.HAL_DMA_Abort,"ax",%progbits
 795              		.align	1
 796              		.global	HAL_DMA_Abort
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 800              		.fpu fpv4-sp-d16
 802              	HAL_DMA_Abort:
 803              	.LFB329:
 484:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 485:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 486:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Abort the DMA Transfer.
 487:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 488:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 489:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     * @retval HAL status
 490:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 491:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
 492:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 804              		.loc 1 492 1
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 16
 807              		@ frame_needed = 1, uses_anonymous_args = 0
 808              		@ link register save eliminated.
 809 0000 80B4     		push	{r7}
 810              	.LCFI20:
 811              		.cfi_def_cfa_offset 4
 812              		.cfi_offset 7, -4
 813 0002 85B0     		sub	sp, sp, #20
 814              	.LCFI21:
 815              		.cfi_def_cfa_offset 24
 816 0004 00AF     		add	r7, sp, #0
 817              	.LCFI22:
 818              		.cfi_def_cfa_register 7
 819 0006 7860     		str	r0, [r7, #4]
 493:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   HAL_StatusTypeDef status = HAL_OK;
 820              		.loc 1 493 21
 821 0008 0023     		movs	r3, #0
 822 000a FB73     		strb	r3, [r7, #15]
 494:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 24


 495:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if(hdma->State != HAL_DMA_STATE_BUSY)
 823              		.loc 1 495 10
 824 000c 7B68     		ldr	r3, [r7, #4]
 825 000e 93F82530 		ldrb	r3, [r3, #37]
 826 0012 DBB2     		uxtb	r3, r3
 827              		.loc 1 495 5
 828 0014 022B     		cmp	r3, #2
 829 0016 05D0     		beq	.L34
 496:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 497:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* no transfer ongoing */
 498:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 830              		.loc 1 498 21
 831 0018 7B68     		ldr	r3, [r7, #4]
 832 001a 0422     		movs	r2, #4
 833 001c DA63     		str	r2, [r3, #60]
 499:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 500:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     status = HAL_ERROR;
 834              		.loc 1 500 12
 835 001e 0123     		movs	r3, #1
 836 0020 FB73     		strb	r3, [r7, #15]
 837 0022 37E0     		b	.L35
 838              	.L34:
 501:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 502:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 503:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 504:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      /* Disable DMA IT */
 505:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 839              		.loc 1 505 6
 840 0024 7B68     		ldr	r3, [r7, #4]
 841 0026 1B68     		ldr	r3, [r3]
 842 0028 1A68     		ldr	r2, [r3]
 843 002a 7B68     		ldr	r3, [r7, #4]
 844 002c 1B68     		ldr	r3, [r3]
 845 002e 22F00E02 		bic	r2, r2, #14
 846 0032 1A60     		str	r2, [r3]
 506:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      
 507:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      /* disable the DMAMUX sync overrun IT*/
 508:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 847              		.loc 1 508 10
 848 0034 7B68     		ldr	r3, [r7, #4]
 849 0036 9B6C     		ldr	r3, [r3, #72]
 850              		.loc 1 508 31
 851 0038 1A68     		ldr	r2, [r3]
 852              		.loc 1 508 10
 853 003a 7B68     		ldr	r3, [r7, #4]
 854 003c 9B6C     		ldr	r3, [r3, #72]
 855              		.loc 1 508 31
 856 003e 22F48072 		bic	r2, r2, #256
 857 0042 1A60     		str	r2, [r3]
 509:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      
 510:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      /* Disable the channel */
 511:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      __HAL_DMA_DISABLE(hdma);
 858              		.loc 1 511 6
 859 0044 7B68     		ldr	r3, [r7, #4]
 860 0046 1B68     		ldr	r3, [r3]
 861 0048 1A68     		ldr	r2, [r3]
 862 004a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccTKcnH4.s 			page 25


 863 004c 1B68     		ldr	r3, [r3]
 864 004e 22F00102 		bic	r2, r2, #1
 865 0052 1A60     		str	r2, [r3]
 512:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      
 513:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      /* Clear all flags */
 514:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 866              		.loc 1 514 57
 867 0054 7B68     		ldr	r3, [r7, #4]
 868 0056 5B6C     		ldr	r3, [r3, #68]
 869              		.loc 1 514 72
 870 0058 03F01F02 		and	r2, r3, #31
 871              		.loc 1 514 10
 872 005c 7B68     		ldr	r3, [r7, #4]
 873 005e 1B6C     		ldr	r3, [r3, #64]
 874              		.loc 1 514 49
 875 0060 0121     		movs	r1, #1
 876 0062 01FA02F2 		lsl	r2, r1, r2
 877              		.loc 1 514 33
 878 0066 5A60     		str	r2, [r3, #4]
 515:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      
 516:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      /* Clear the DMAMUX synchro overrun flag */
 517:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 879              		.loc 1 517 10
 880 0068 7B68     		ldr	r3, [r7, #4]
 881 006a DB6C     		ldr	r3, [r3, #76]
 882              		.loc 1 517 43
 883 006c 7A68     		ldr	r2, [r7, #4]
 884 006e 126D     		ldr	r2, [r2, #80]
 885              		.loc 1 517 37
 886 0070 5A60     		str	r2, [r3, #4]
 518:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      
 519:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      if (hdma->DMAmuxRequestGen != 0U)
 887              		.loc 1 519 14
 888 0072 7B68     		ldr	r3, [r7, #4]
 889 0074 5B6D     		ldr	r3, [r3, #84]
 890              		.loc 1 519 9
 891 0076 002B     		cmp	r3, #0
 892 0078 0CD0     		beq	.L35
 520:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      {
 521:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
 522:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        /* disable the request gen overrun IT*/
 523:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 893              		.loc 1 523 12
 894 007a 7B68     		ldr	r3, [r7, #4]
 895 007c 5B6D     		ldr	r3, [r3, #84]
 896              		.loc 1 523 37
 897 007e 1A68     		ldr	r2, [r3]
 898              		.loc 1 523 12
 899 0080 7B68     		ldr	r3, [r7, #4]
 900 0082 5B6D     		ldr	r3, [r3, #84]
 901              		.loc 1 523 37
 902 0084 22F48072 		bic	r2, r2, #256
 903 0088 1A60     		str	r2, [r3]
 524:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      
 525:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        /* Clear the DMAMUX request generator overrun flag */
 526:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 904              		.loc 1 526 12
ARM GAS  /tmp/ccTKcnH4.s 			page 26


 905 008a 7B68     		ldr	r3, [r7, #4]
 906 008c 9B6D     		ldr	r3, [r3, #88]
 907              		.loc 1 526 50
 908 008e 7A68     		ldr	r2, [r7, #4]
 909 0090 D26D     		ldr	r2, [r2, #92]
 910              		.loc 1 526 44
 911 0092 5A60     		str	r2, [r3, #4]
 912              	.L35:
 527:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****      }
 528:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }  
 529:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Change the DMA state */
 530:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->State = HAL_DMA_STATE_READY;
 913              		.loc 1 530 15
 914 0094 7B68     		ldr	r3, [r7, #4]
 915 0096 0122     		movs	r2, #1
 916 0098 83F82520 		strb	r2, [r3, #37]
 531:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 532:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Process Unlocked */
 533:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_UNLOCK(hdma);
 917              		.loc 1 533 3
 918 009c 7B68     		ldr	r3, [r7, #4]
 919 009e 0022     		movs	r2, #0
 920 00a0 83F82420 		strb	r2, [r3, #36]
 534:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 535:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return status;
 921              		.loc 1 535 10
 922 00a4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 536:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 923              		.loc 1 536 1
 924 00a6 1846     		mov	r0, r3
 925 00a8 1437     		adds	r7, r7, #20
 926              	.LCFI23:
 927              		.cfi_def_cfa_offset 4
 928 00aa BD46     		mov	sp, r7
 929              	.LCFI24:
 930              		.cfi_def_cfa_register 13
 931              		@ sp needed
 932 00ac 5DF8047B 		ldr	r7, [sp], #4
 933              	.LCFI25:
 934              		.cfi_restore 7
 935              		.cfi_def_cfa_offset 0
 936 00b0 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE329:
 940              		.section	.text.HAL_DMA_Abort_IT,"ax",%progbits
 941              		.align	1
 942              		.global	HAL_DMA_Abort_IT
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 946              		.fpu fpv4-sp-d16
 948              	HAL_DMA_Abort_IT:
 949              	.LFB330:
 537:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 538:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 539:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Aborts the DMA Transfer in Interrupt mode.
 540:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
ARM GAS  /tmp/ccTKcnH4.s 			page 27


 541:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *              the configuration information for the specified DMA Channel.
 542:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 543:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 544:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
 545:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 950              		.loc 1 545 1
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 16
 953              		@ frame_needed = 1, uses_anonymous_args = 0
 954 0000 80B5     		push	{r7, lr}
 955              	.LCFI26:
 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 7, -8
 958              		.cfi_offset 14, -4
 959 0002 84B0     		sub	sp, sp, #16
 960              	.LCFI27:
 961              		.cfi_def_cfa_offset 24
 962 0004 00AF     		add	r7, sp, #0
 963              	.LCFI28:
 964              		.cfi_def_cfa_register 7
 965 0006 7860     		str	r0, [r7, #4]
 546:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   HAL_StatusTypeDef status = HAL_OK;
 966              		.loc 1 546 21
 967 0008 0023     		movs	r3, #0
 968 000a FB73     		strb	r3, [r7, #15]
 547:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 548:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_STATE_BUSY != hdma->State)
 969              		.loc 1 548 33
 970 000c 7B68     		ldr	r3, [r7, #4]
 971 000e 93F82530 		ldrb	r3, [r3, #37]
 972 0012 DBB2     		uxtb	r3, r3
 973              		.loc 1 548 6
 974 0014 022B     		cmp	r3, #2
 975 0016 0DD0     		beq	.L38
 549:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 550:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* no transfer ongoing */
 551:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 976              		.loc 1 551 21
 977 0018 7B68     		ldr	r3, [r7, #4]
 978 001a 0422     		movs	r2, #4
 979 001c DA63     		str	r2, [r3, #60]
 552:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 553:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Change the DMA state */
 554:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->State = HAL_DMA_STATE_READY;
 980              		.loc 1 554 17
 981 001e 7B68     		ldr	r3, [r7, #4]
 982 0020 0122     		movs	r2, #1
 983 0022 83F82520 		strb	r2, [r3, #37]
 555:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 556:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Process Unlocked */
 557:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 984              		.loc 1 557 5
 985 0026 7B68     		ldr	r3, [r7, #4]
 986 0028 0022     		movs	r2, #0
 987 002a 83F82420 		strb	r2, [r3, #36]
 558:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 559:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     status = HAL_ERROR;
ARM GAS  /tmp/ccTKcnH4.s 			page 28


 988              		.loc 1 559 12
 989 002e 0123     		movs	r3, #1
 990 0030 FB73     		strb	r3, [r7, #15]
 991 0032 47E0     		b	.L39
 992              	.L38:
 560:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 561:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 562:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 563:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Disable DMA IT */
 564:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 993              		.loc 1 564 5
 994 0034 7B68     		ldr	r3, [r7, #4]
 995 0036 1B68     		ldr	r3, [r3]
 996 0038 1A68     		ldr	r2, [r3]
 997 003a 7B68     		ldr	r3, [r7, #4]
 998 003c 1B68     		ldr	r3, [r3]
 999 003e 22F00E02 		bic	r2, r2, #14
 1000 0042 1A60     		str	r2, [r3]
 565:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 566:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Disable the channel */
 567:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_DISABLE(hdma);
 1001              		.loc 1 567 5
 1002 0044 7B68     		ldr	r3, [r7, #4]
 1003 0046 1B68     		ldr	r3, [r3]
 1004 0048 1A68     		ldr	r2, [r3]
 1005 004a 7B68     		ldr	r3, [r7, #4]
 1006 004c 1B68     		ldr	r3, [r3]
 1007 004e 22F00102 		bic	r2, r2, #1
 1008 0052 1A60     		str	r2, [r3]
 568:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 569:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* disable the DMAMUX sync overrun IT*/
 570:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 1009              		.loc 1 570 9
 1010 0054 7B68     		ldr	r3, [r7, #4]
 1011 0056 9B6C     		ldr	r3, [r3, #72]
 1012              		.loc 1 570 30
 1013 0058 1A68     		ldr	r2, [r3]
 1014              		.loc 1 570 9
 1015 005a 7B68     		ldr	r3, [r7, #4]
 1016 005c 9B6C     		ldr	r3, [r3, #72]
 1017              		.loc 1 570 30
 1018 005e 22F48072 		bic	r2, r2, #256
 1019 0062 1A60     		str	r2, [r3]
 571:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 572:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear all flags */
 573:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 1020              		.loc 1 573 56
 1021 0064 7B68     		ldr	r3, [r7, #4]
 1022 0066 5B6C     		ldr	r3, [r3, #68]
 1023              		.loc 1 573 71
 1024 0068 03F01F02 		and	r2, r3, #31
 1025              		.loc 1 573 9
 1026 006c 7B68     		ldr	r3, [r7, #4]
 1027 006e 1B6C     		ldr	r3, [r3, #64]
 1028              		.loc 1 573 48
 1029 0070 0121     		movs	r1, #1
 1030 0072 01FA02F2 		lsl	r2, r1, r2
ARM GAS  /tmp/ccTKcnH4.s 			page 29


 1031              		.loc 1 573 32
 1032 0076 5A60     		str	r2, [r3, #4]
 574:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 575:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the DMAMUX synchro overrun flag */
 576:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 1033              		.loc 1 576 9
 1034 0078 7B68     		ldr	r3, [r7, #4]
 1035 007a DB6C     		ldr	r3, [r3, #76]
 1036              		.loc 1 576 42
 1037 007c 7A68     		ldr	r2, [r7, #4]
 1038 007e 126D     		ldr	r2, [r2, #80]
 1039              		.loc 1 576 36
 1040 0080 5A60     		str	r2, [r3, #4]
 577:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 578:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (hdma->DMAmuxRequestGen != 0U)
 1041              		.loc 1 578 13
 1042 0082 7B68     		ldr	r3, [r7, #4]
 1043 0084 5B6D     		ldr	r3, [r3, #84]
 1044              		.loc 1 578 8
 1045 0086 002B     		cmp	r3, #0
 1046 0088 0CD0     		beq	.L40
 579:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 580:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
 581:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* disable the request gen overrun IT*/
 582:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 1047              		.loc 1 582 11
 1048 008a 7B68     		ldr	r3, [r7, #4]
 1049 008c 5B6D     		ldr	r3, [r3, #84]
 1050              		.loc 1 582 36
 1051 008e 1A68     		ldr	r2, [r3]
 1052              		.loc 1 582 11
 1053 0090 7B68     		ldr	r3, [r7, #4]
 1054 0092 5B6D     		ldr	r3, [r3, #84]
 1055              		.loc 1 582 36
 1056 0094 22F48072 		bic	r2, r2, #256
 1057 0098 1A60     		str	r2, [r3]
 583:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 584:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Clear the DMAMUX request generator overrun flag */
 585:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 1058              		.loc 1 585 11
 1059 009a 7B68     		ldr	r3, [r7, #4]
 1060 009c 9B6D     		ldr	r3, [r3, #88]
 1061              		.loc 1 585 49
 1062 009e 7A68     		ldr	r2, [r7, #4]
 1063 00a0 D26D     		ldr	r2, [r2, #92]
 1064              		.loc 1 585 43
 1065 00a2 5A60     		str	r2, [r3, #4]
 1066              	.L40:
 586:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 587:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 588:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Change the DMA state */
 589:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->State = HAL_DMA_STATE_READY;
 1067              		.loc 1 589 17
 1068 00a4 7B68     		ldr	r3, [r7, #4]
 1069 00a6 0122     		movs	r2, #1
 1070 00a8 83F82520 		strb	r2, [r3, #37]
 590:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 30


 591:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Process Unlocked */
 592:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 1071              		.loc 1 592 5
 1072 00ac 7B68     		ldr	r3, [r7, #4]
 1073 00ae 0022     		movs	r2, #0
 1074 00b0 83F82420 		strb	r2, [r3, #36]
 593:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 594:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Call User Abort callback */
 595:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (hdma->XferAbortCallback != NULL)
 1075              		.loc 1 595 13
 1076 00b4 7B68     		ldr	r3, [r7, #4]
 1077 00b6 9B6B     		ldr	r3, [r3, #56]
 1078              		.loc 1 595 8
 1079 00b8 002B     		cmp	r3, #0
 1080 00ba 03D0     		beq	.L39
 596:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 597:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->XferAbortCallback(hdma);
 1081              		.loc 1 597 11
 1082 00bc 7B68     		ldr	r3, [r7, #4]
 1083 00be 9B6B     		ldr	r3, [r3, #56]
 1084              		.loc 1 597 7
 1085 00c0 7868     		ldr	r0, [r7, #4]
 1086 00c2 9847     		blx	r3
 1087              	.LVL0:
 1088              	.L39:
 598:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 599:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 600:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return status;
 1089              		.loc 1 600 10
 1090 00c4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 601:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 1091              		.loc 1 601 1
 1092 00c6 1846     		mov	r0, r3
 1093 00c8 1037     		adds	r7, r7, #16
 1094              	.LCFI29:
 1095              		.cfi_def_cfa_offset 8
 1096 00ca BD46     		mov	sp, r7
 1097              	.LCFI30:
 1098              		.cfi_def_cfa_register 13
 1099              		@ sp needed
 1100 00cc 80BD     		pop	{r7, pc}
 1101              		.cfi_endproc
 1102              	.LFE330:
 1104              		.section	.text.HAL_DMA_PollForTransfer,"ax",%progbits
 1105              		.align	1
 1106              		.global	HAL_DMA_PollForTransfer
 1107              		.syntax unified
 1108              		.thumb
 1109              		.thumb_func
 1110              		.fpu fpv4-sp-d16
 1112              	HAL_DMA_PollForTransfer:
 1113              	.LFB331:
 602:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 603:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 604:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Polling for transfer complete.
 605:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 606:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *              the configuration information for the specified DMA Channel.
ARM GAS  /tmp/ccTKcnH4.s 			page 31


 607:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  CompleteLevel Specifies the DMA level complete.
 608:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  Timeout       Timeout duration.
 609:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 610:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 611:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef Com
 612:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****                                           uint32_t Timeout)
 613:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 1114              		.loc 1 613 1
 1115              		.cfi_startproc
 1116              		@ args = 0, pretend = 0, frame = 24
 1117              		@ frame_needed = 1, uses_anonymous_args = 0
 1118 0000 80B5     		push	{r7, lr}
 1119              	.LCFI31:
 1120              		.cfi_def_cfa_offset 8
 1121              		.cfi_offset 7, -8
 1122              		.cfi_offset 14, -4
 1123 0002 86B0     		sub	sp, sp, #24
 1124              	.LCFI32:
 1125              		.cfi_def_cfa_offset 32
 1126 0004 00AF     		add	r7, sp, #0
 1127              	.LCFI33:
 1128              		.cfi_def_cfa_register 7
 1129 0006 F860     		str	r0, [r7, #12]
 1130 0008 0B46     		mov	r3, r1
 1131 000a 7A60     		str	r2, [r7, #4]
 1132 000c FB72     		strb	r3, [r7, #11]
 614:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t temp;
 615:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t tickstart;
 616:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 617:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_STATE_BUSY != hdma->State)
 1133              		.loc 1 617 33
 1134 000e FB68     		ldr	r3, [r7, #12]
 1135 0010 93F82530 		ldrb	r3, [r3, #37]
 1136 0014 DBB2     		uxtb	r3, r3
 1137              		.loc 1 617 6
 1138 0016 022B     		cmp	r3, #2
 1139 0018 08D0     		beq	.L43
 618:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 619:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* no transfer ongoing */
 620:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 1140              		.loc 1 620 21
 1141 001a FB68     		ldr	r3, [r7, #12]
 1142 001c 0422     		movs	r2, #4
 1143 001e DA63     		str	r2, [r3, #60]
 621:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 1144              		.loc 1 621 5
 1145 0020 FB68     		ldr	r3, [r7, #12]
 1146 0022 0022     		movs	r2, #0
 1147 0024 83F82420 		strb	r2, [r3, #36]
 622:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     return HAL_ERROR;
 1148              		.loc 1 622 12
 1149 0028 0123     		movs	r3, #1
 1150 002a BEE0     		b	.L44
 1151              	.L43:
 623:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 624:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 625:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Polling mode not supported in circular mode */
ARM GAS  /tmp/ccTKcnH4.s 			page 32


 626:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (0U != (hdma->Instance->CCR & DMA_CCR_CIRC))
 1152              		.loc 1 626 18
 1153 002c FB68     		ldr	r3, [r7, #12]
 1154 002e 1B68     		ldr	r3, [r3]
 1155              		.loc 1 626 28
 1156 0030 1B68     		ldr	r3, [r3]
 1157              		.loc 1 626 34
 1158 0032 03F02003 		and	r3, r3, #32
 1159              		.loc 1 626 6
 1160 0036 002B     		cmp	r3, #0
 1161 0038 05D0     		beq	.L45
 627:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 628:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 1162              		.loc 1 628 21
 1163 003a FB68     		ldr	r3, [r7, #12]
 1164 003c 4FF48072 		mov	r2, #256
 1165 0040 DA63     		str	r2, [r3, #60]
 629:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     return HAL_ERROR;
 1166              		.loc 1 629 12
 1167 0042 0123     		movs	r3, #1
 1168 0044 B1E0     		b	.L44
 1169              	.L45:
 630:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 631:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 632:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Get the level transfer complete flag */
 633:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 1170              		.loc 1 633 6
 1171 0046 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1172 0048 002B     		cmp	r3, #0
 1173 004a 08D1     		bne	.L46
 634:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 635:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Transfer Complete flag */
 636:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 637:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     temp = (uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU);
 1174              		.loc 1 637 43
 1175 004c FB68     		ldr	r3, [r7, #12]
 1176 004e 5B6C     		ldr	r3, [r3, #68]
 1177              		.loc 1 637 58
 1178 0050 03F01F03 		and	r3, r3, #31
 1179              		.loc 1 637 10
 1180 0054 0222     		movs	r2, #2
 1181 0056 02FA03F3 		lsl	r3, r2, r3
 1182 005a 7B61     		str	r3, [r7, #20]
 1183 005c 07E0     		b	.L47
 1184              	.L46:
 638:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 639:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 640:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 641:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Half Transfer Complete flag */
 642:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     temp = (uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU);
 1185              		.loc 1 642 43
 1186 005e FB68     		ldr	r3, [r7, #12]
 1187 0060 5B6C     		ldr	r3, [r3, #68]
 1188              		.loc 1 642 58
 1189 0062 03F01F03 		and	r3, r3, #31
 1190              		.loc 1 642 10
 1191 0066 0422     		movs	r2, #4
ARM GAS  /tmp/ccTKcnH4.s 			page 33


 1192 0068 02FA03F3 		lsl	r3, r2, r3
 1193 006c 7B61     		str	r3, [r7, #20]
 1194              	.L47:
 643:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 644:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 645:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Get tick */
 646:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   tickstart = HAL_GetTick();
 1195              		.loc 1 646 15
 1196 006e FFF7FEFF 		bl	HAL_GetTick
 1197 0072 3861     		str	r0, [r7, #16]
 647:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   while (0U == (hdma->DmaBaseAddress->ISR & temp))
 1198              		.loc 1 648 9
 1199 0074 3FE0     		b	.L48
 1200              	.L51:
 649:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 650:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if ((0U != (hdma->DmaBaseAddress->ISR & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU)
 1201              		.loc 1 650 21
 1202 0076 FB68     		ldr	r3, [r7, #12]
 1203 0078 1B6C     		ldr	r3, [r3, #64]
 1204              		.loc 1 650 37
 1205 007a 1A68     		ldr	r2, [r3]
 1206              		.loc 1 650 77
 1207 007c FB68     		ldr	r3, [r7, #12]
 1208 007e 5B6C     		ldr	r3, [r3, #68]
 1209              		.loc 1 650 92
 1210 0080 03F01F03 		and	r3, r3, #31
 1211              		.loc 1 650 69
 1212 0084 0821     		movs	r1, #8
 1213 0086 01FA03F3 		lsl	r3, r1, r3
 1214              		.loc 1 650 43
 1215 008a 1340     		ands	r3, r3, r2
 1216              		.loc 1 650 8
 1217 008c 002B     		cmp	r3, #0
 1218 008e 16D0     		beq	.L49
 651:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 652:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* When a DMA transfer error occurs */
 653:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* A hardware clear of its EN bits is performed */
 654:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Clear all flags */
 655:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 1219              		.loc 1 655 68
 1220 0090 FB68     		ldr	r3, [r7, #12]
 1221 0092 5B6C     		ldr	r3, [r3, #68]
 1222              		.loc 1 655 83
 1223 0094 03F01F02 		and	r2, r3, #31
 1224              		.loc 1 655 11
 1225 0098 FB68     		ldr	r3, [r7, #12]
 1226 009a 1B6C     		ldr	r3, [r3, #64]
 1227              		.loc 1 655 60
 1228 009c 0121     		movs	r1, #1
 1229 009e 01FA02F2 		lsl	r2, r1, r2
 1230              		.loc 1 655 34
 1231 00a2 5A60     		str	r2, [r3, #4]
 656:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 657:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Update error code */
 658:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->ErrorCode = HAL_DMA_ERROR_TE;
 1232              		.loc 1 658 23
ARM GAS  /tmp/ccTKcnH4.s 			page 34


 1233 00a4 FB68     		ldr	r3, [r7, #12]
 1234 00a6 0122     		movs	r2, #1
 1235 00a8 DA63     		str	r2, [r3, #60]
 659:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 660:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Change the DMA state */
 661:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->State = HAL_DMA_STATE_READY;
 1236              		.loc 1 661 19
 1237 00aa FB68     		ldr	r3, [r7, #12]
 1238 00ac 0122     		movs	r2, #1
 1239 00ae 83F82520 		strb	r2, [r3, #37]
 662:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 663:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Process Unlocked */
 664:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       __HAL_UNLOCK(hdma);
 1240              		.loc 1 664 7
 1241 00b2 FB68     		ldr	r3, [r7, #12]
 1242 00b4 0022     		movs	r2, #0
 1243 00b6 83F82420 		strb	r2, [r3, #36]
 665:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 666:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       return HAL_ERROR;
 1244              		.loc 1 666 14
 1245 00ba 0123     		movs	r3, #1
 1246 00bc 75E0     		b	.L44
 1247              	.L49:
 667:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 668:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Check for the Timeout */
 669:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (Timeout != HAL_MAX_DELAY)
 1248              		.loc 1 669 8
 1249 00be 7B68     		ldr	r3, [r7, #4]
 1250 00c0 B3F1FF3F 		cmp	r3, #-1
 1251 00c4 17D0     		beq	.L48
 670:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 671:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 1252              		.loc 1 671 13
 1253 00c6 FFF7FEFF 		bl	HAL_GetTick
 1254 00ca 0246     		mov	r2, r0
 1255              		.loc 1 671 27
 1256 00cc 3B69     		ldr	r3, [r7, #16]
 1257 00ce D31A     		subs	r3, r2, r3
 1258              		.loc 1 671 10
 1259 00d0 7A68     		ldr	r2, [r7, #4]
 1260 00d2 9A42     		cmp	r2, r3
 1261 00d4 02D3     		bcc	.L50
 1262              		.loc 1 671 51 discriminator 1
 1263 00d6 7B68     		ldr	r3, [r7, #4]
 1264 00d8 002B     		cmp	r3, #0
 1265 00da 0CD1     		bne	.L48
 1266              	.L50:
 672:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       {
 673:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         /* Update error code */
 674:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 1267              		.loc 1 674 25
 1268 00dc FB68     		ldr	r3, [r7, #12]
 1269 00de 2022     		movs	r2, #32
 1270 00e0 DA63     		str	r2, [r3, #60]
 675:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 676:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         /* Change the DMA state */
 677:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->State = HAL_DMA_STATE_READY;
ARM GAS  /tmp/ccTKcnH4.s 			page 35


 1271              		.loc 1 677 21
 1272 00e2 FB68     		ldr	r3, [r7, #12]
 1273 00e4 0122     		movs	r2, #1
 1274 00e6 83F82520 		strb	r2, [r3, #37]
 678:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 679:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         /* Process Unlocked */
 680:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         __HAL_UNLOCK(hdma);
 1275              		.loc 1 680 9
 1276 00ea FB68     		ldr	r3, [r7, #12]
 1277 00ec 0022     		movs	r2, #0
 1278 00ee 83F82420 		strb	r2, [r3, #36]
 681:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 682:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         return HAL_ERROR;
 1279              		.loc 1 682 16
 1280 00f2 0123     		movs	r3, #1
 1281 00f4 59E0     		b	.L44
 1282              	.L48:
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 1283              		.loc 1 648 21
 1284 00f6 FB68     		ldr	r3, [r7, #12]
 1285 00f8 1B6C     		ldr	r3, [r3, #64]
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 1286              		.loc 1 648 37
 1287 00fa 1A68     		ldr	r2, [r3]
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 1288              		.loc 1 648 43
 1289 00fc 7B69     		ldr	r3, [r7, #20]
 1290 00fe 1340     		ands	r3, r3, r2
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 1291              		.loc 1 648 9
 1292 0100 002B     		cmp	r3, #0
 1293 0102 B8D0     		beq	.L51
 683:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       }
 684:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 685:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 686:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 687:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /*Check for DMAMUX Request generator (if used) overrun status */
 688:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (hdma->DMAmuxRequestGen != 0U)
 1294              		.loc 1 688 11
 1295 0104 FB68     		ldr	r3, [r7, #12]
 1296 0106 5B6D     		ldr	r3, [r3, #84]
 1297              		.loc 1 688 6
 1298 0108 002B     		cmp	r3, #0
 1299 010a 1AD0     		beq	.L52
 689:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 690:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* if using DMAMUX request generator Check for DMAMUX request generator overrun */
 691:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 1300              		.loc 1 691 14
 1301 010c FB68     		ldr	r3, [r7, #12]
 1302 010e 9B6D     		ldr	r3, [r3, #88]
 1303              		.loc 1 691 38
 1304 0110 1A68     		ldr	r2, [r3]
 1305              		.loc 1 691 51
 1306 0112 FB68     		ldr	r3, [r7, #12]
 1307 0114 DB6D     		ldr	r3, [r3, #92]
 1308              		.loc 1 691 45
 1309 0116 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccTKcnH4.s 			page 36


 1310              		.loc 1 691 8
 1311 0118 002B     		cmp	r3, #0
 1312 011a 12D0     		beq	.L52
 692:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 693:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Disable the request gen overrun interrupt */
 694:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 1313              		.loc 1 694 11
 1314 011c FB68     		ldr	r3, [r7, #12]
 1315 011e 5B6D     		ldr	r3, [r3, #84]
 1316              		.loc 1 694 36
 1317 0120 1A68     		ldr	r2, [r3]
 1318              		.loc 1 694 11
 1319 0122 FB68     		ldr	r3, [r7, #12]
 1320 0124 5B6D     		ldr	r3, [r3, #84]
 1321              		.loc 1 694 36
 1322 0126 42F48072 		orr	r2, r2, #256
 1323 012a 1A60     		str	r2, [r3]
 695:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 696:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Clear the DMAMUX request generator overrun flag */
 697:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 1324              		.loc 1 697 11
 1325 012c FB68     		ldr	r3, [r7, #12]
 1326 012e 9B6D     		ldr	r3, [r3, #88]
 1327              		.loc 1 697 49
 1328 0130 FA68     		ldr	r2, [r7, #12]
 1329 0132 D26D     		ldr	r2, [r2, #92]
 1330              		.loc 1 697 43
 1331 0134 5A60     		str	r2, [r3, #4]
 698:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 699:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Update error code */
 700:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 1332              		.loc 1 700 23
 1333 0136 FB68     		ldr	r3, [r7, #12]
 1334 0138 DB6B     		ldr	r3, [r3, #60]
 1335 013a 43F48062 		orr	r2, r3, #1024
 1336 013e FB68     		ldr	r3, [r7, #12]
 1337 0140 DA63     		str	r2, [r3, #60]
 1338              	.L52:
 701:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 702:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 703:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 704:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Check for DMAMUX Synchronization overrun */
 705:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 1339              		.loc 1 705 12
 1340 0142 FB68     		ldr	r3, [r7, #12]
 1341 0144 DB6C     		ldr	r3, [r3, #76]
 1342              		.loc 1 705 33
 1343 0146 1A68     		ldr	r2, [r3]
 1344              		.loc 1 705 45
 1345 0148 FB68     		ldr	r3, [r7, #12]
 1346 014a 1B6D     		ldr	r3, [r3, #80]
 1347              		.loc 1 705 39
 1348 014c 1340     		ands	r3, r3, r2
 1349              		.loc 1 705 6
 1350 014e 002B     		cmp	r3, #0
 1351 0150 0AD0     		beq	.L53
 706:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
ARM GAS  /tmp/ccTKcnH4.s 			page 37


 707:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the DMAMUX synchro overrun flag */
 708:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 1352              		.loc 1 708 9
 1353 0152 FB68     		ldr	r3, [r7, #12]
 1354 0154 DB6C     		ldr	r3, [r3, #76]
 1355              		.loc 1 708 42
 1356 0156 FA68     		ldr	r2, [r7, #12]
 1357 0158 126D     		ldr	r2, [r2, #80]
 1358              		.loc 1 708 36
 1359 015a 5A60     		str	r2, [r3, #4]
 709:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 710:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Update error code */
 711:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 1360              		.loc 1 711 21
 1361 015c FB68     		ldr	r3, [r7, #12]
 1362 015e DB6B     		ldr	r3, [r3, #60]
 1363 0160 43F40072 		orr	r2, r3, #512
 1364 0164 FB68     		ldr	r3, [r7, #12]
 1365 0166 DA63     		str	r2, [r3, #60]
 1366              	.L53:
 712:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 713:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 714:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 1367              		.loc 1 714 6
 1368 0168 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1369 016a 002B     		cmp	r3, #0
 1370 016c 0ED1     		bne	.L54
 715:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 716:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the transfer complete flag */
 717:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU));
 1371              		.loc 1 717 66
 1372 016e FB68     		ldr	r3, [r7, #12]
 1373 0170 5B6C     		ldr	r3, [r3, #68]
 1374              		.loc 1 717 81
 1375 0172 03F01F02 		and	r2, r3, #31
 1376              		.loc 1 717 9
 1377 0176 FB68     		ldr	r3, [r7, #12]
 1378 0178 1B6C     		ldr	r3, [r3, #64]
 1379              		.loc 1 717 58
 1380 017a 0221     		movs	r1, #2
 1381 017c 01FA02F2 		lsl	r2, r1, r2
 1382              		.loc 1 717 32
 1383 0180 5A60     		str	r2, [r3, #4]
 718:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 719:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* The selected Channelx EN bit is cleared (DMA is disabled and
 720:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     all transfers are complete) */
 721:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->State = HAL_DMA_STATE_READY;
 1384              		.loc 1 721 17
 1385 0182 FB68     		ldr	r3, [r7, #12]
 1386 0184 0122     		movs	r2, #1
 1387 0186 83F82520 		strb	r2, [r3, #37]
 1388 018a 09E0     		b	.L55
 1389              	.L54:
 722:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 724:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 725:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the half transfer complete flag */
ARM GAS  /tmp/ccTKcnH4.s 			page 38


 726:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU));
 1390              		.loc 1 726 66
 1391 018c FB68     		ldr	r3, [r7, #12]
 1392 018e 5B6C     		ldr	r3, [r3, #68]
 1393              		.loc 1 726 81
 1394 0190 03F01F02 		and	r2, r3, #31
 1395              		.loc 1 726 9
 1396 0194 FB68     		ldr	r3, [r7, #12]
 1397 0196 1B6C     		ldr	r3, [r3, #64]
 1398              		.loc 1 726 58
 1399 0198 0421     		movs	r1, #4
 1400 019a 01FA02F2 		lsl	r2, r1, r2
 1401              		.loc 1 726 32
 1402 019e 5A60     		str	r2, [r3, #4]
 1403              	.L55:
 727:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 728:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 729:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Process unlocked */
 730:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_UNLOCK(hdma);
 1404              		.loc 1 730 3
 1405 01a0 FB68     		ldr	r3, [r7, #12]
 1406 01a2 0022     		movs	r2, #0
 1407 01a4 83F82420 		strb	r2, [r3, #36]
 731:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 732:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return HAL_OK;
 1408              		.loc 1 732 10
 1409 01a8 0023     		movs	r3, #0
 1410              	.L44:
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 1411              		.loc 1 733 1
 1412 01aa 1846     		mov	r0, r3
 1413 01ac 1837     		adds	r7, r7, #24
 1414              	.LCFI34:
 1415              		.cfi_def_cfa_offset 8
 1416 01ae BD46     		mov	sp, r7
 1417              	.LCFI35:
 1418              		.cfi_def_cfa_register 13
 1419              		@ sp needed
 1420 01b0 80BD     		pop	{r7, pc}
 1421              		.cfi_endproc
 1422              	.LFE331:
 1424              		.section	.text.HAL_DMA_IRQHandler,"ax",%progbits
 1425              		.align	1
 1426              		.global	HAL_DMA_IRQHandler
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1430              		.fpu fpv4-sp-d16
 1432              	HAL_DMA_IRQHandler:
 1433              	.LFB332:
 734:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 735:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 736:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Handle DMA interrupt request.
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 738:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 739:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval None
 740:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
ARM GAS  /tmp/ccTKcnH4.s 			page 39


 741:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
 742:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 1434              		.loc 1 742 1
 1435              		.cfi_startproc
 1436              		@ args = 0, pretend = 0, frame = 16
 1437              		@ frame_needed = 1, uses_anonymous_args = 0
 1438 0000 80B5     		push	{r7, lr}
 1439              	.LCFI36:
 1440              		.cfi_def_cfa_offset 8
 1441              		.cfi_offset 7, -8
 1442              		.cfi_offset 14, -4
 1443 0002 84B0     		sub	sp, sp, #16
 1444              	.LCFI37:
 1445              		.cfi_def_cfa_offset 24
 1446 0004 00AF     		add	r7, sp, #0
 1447              	.LCFI38:
 1448              		.cfi_def_cfa_register 7
 1449 0006 7860     		str	r0, [r7, #4]
 743:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 1450              		.loc 1 743 26
 1451 0008 7B68     		ldr	r3, [r7, #4]
 1452 000a 1B6C     		ldr	r3, [r3, #64]
 1453              		.loc 1 743 12
 1454 000c 1B68     		ldr	r3, [r3]
 1455 000e FB60     		str	r3, [r7, #12]
 744:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t source_it = hdma->Instance->CCR;
 1456              		.loc 1 744 28
 1457 0010 7B68     		ldr	r3, [r7, #4]
 1458 0012 1B68     		ldr	r3, [r3]
 1459              		.loc 1 744 12
 1460 0014 1B68     		ldr	r3, [r3]
 1461 0016 BB60     		str	r3, [r7, #8]
 745:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Half Transfer Complete Interrupt management ******************************/
 747:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (sourc
 1462              		.loc 1 747 57
 1463 0018 7B68     		ldr	r3, [r7, #4]
 1464 001a 5B6C     		ldr	r3, [r3, #68]
 1465              		.loc 1 747 72
 1466 001c 03F01F03 		and	r3, r3, #31
 1467              		.loc 1 747 49
 1468 0020 0422     		movs	r2, #4
 1469 0022 9A40     		lsls	r2, r2, r3
 1470              		.loc 1 747 23
 1471 0024 FB68     		ldr	r3, [r7, #12]
 1472 0026 1340     		ands	r3, r3, r2
 1473              		.loc 1 747 6
 1474 0028 002B     		cmp	r3, #0
 1475 002a 26D0     		beq	.L57
 1476              		.loc 1 747 105 discriminator 1
 1477 002c BB68     		ldr	r3, [r7, #8]
 1478 002e 03F00403 		and	r3, r3, #4
 1479              		.loc 1 747 84 discriminator 1
 1480 0032 002B     		cmp	r3, #0
 1481 0034 21D0     		beq	.L57
 748:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 749:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
ARM GAS  /tmp/ccTKcnH4.s 			page 40


 750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 1482              		.loc 1 750 14
 1483 0036 7B68     		ldr	r3, [r7, #4]
 1484 0038 1B68     		ldr	r3, [r3]
 1485              		.loc 1 750 24
 1486 003a 1B68     		ldr	r3, [r3]
 1487              		.loc 1 750 30
 1488 003c 03F02003 		and	r3, r3, #32
 1489              		.loc 1 750 8
 1490 0040 002B     		cmp	r3, #0
 1491 0042 07D1     		bne	.L58
 751:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 752:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Disable the half transfer interrupt */
 753:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 1492              		.loc 1 753 7
 1493 0044 7B68     		ldr	r3, [r7, #4]
 1494 0046 1B68     		ldr	r3, [r3]
 1495 0048 1A68     		ldr	r2, [r3]
 1496 004a 7B68     		ldr	r3, [r7, #4]
 1497 004c 1B68     		ldr	r3, [r3]
 1498 004e 22F00402 		bic	r2, r2, #4
 1499 0052 1A60     		str	r2, [r3]
 1500              	.L58:
 754:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 755:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the half transfer complete flag */
 756:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 1501              		.loc 1 756 67
 1502 0054 7B68     		ldr	r3, [r7, #4]
 1503 0056 5B6C     		ldr	r3, [r3, #68]
 1504              		.loc 1 756 82
 1505 0058 03F01F02 		and	r2, r3, #31
 1506              		.loc 1 756 9
 1507 005c 7B68     		ldr	r3, [r7, #4]
 1508 005e 1B6C     		ldr	r3, [r3, #64]
 1509              		.loc 1 756 59
 1510 0060 0421     		movs	r1, #4
 1511 0062 01FA02F2 		lsl	r2, r1, r2
 1512              		.loc 1 756 32
 1513 0066 5A60     		str	r2, [r3, #4]
 757:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 758:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA peripheral state is not updated in Half Transfer */
 759:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* but in Transfer Complete case */
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 761:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (hdma->XferHalfCpltCallback != NULL)
 1514              		.loc 1 761 13
 1515 0068 7B68     		ldr	r3, [r7, #4]
 1516 006a 1B6B     		ldr	r3, [r3, #48]
 1517              		.loc 1 761 8
 1518 006c 002B     		cmp	r3, #0
 1519 006e 71D0     		beq	.L60
 762:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 763:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Half transfer callback */
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->XferHalfCpltCallback(hdma);
 1520              		.loc 1 764 11
 1521 0070 7B68     		ldr	r3, [r7, #4]
 1522 0072 1B6B     		ldr	r3, [r3, #48]
 1523              		.loc 1 764 7
ARM GAS  /tmp/ccTKcnH4.s 			page 41


 1524 0074 7868     		ldr	r0, [r7, #4]
 1525 0076 9847     		blx	r3
 1526              	.LVL1:
 761:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 1527              		.loc 1 761 8
 1528 0078 6CE0     		b	.L60
 1529              	.L57:
 765:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 766:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 767:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Transfer Complete Interrupt management ***********************************/
 768:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 1530              		.loc 1 768 62
 1531 007a 7B68     		ldr	r3, [r7, #4]
 1532 007c 5B6C     		ldr	r3, [r3, #68]
 1533              		.loc 1 768 77
 1534 007e 03F01F03 		and	r3, r3, #31
 1535              		.loc 1 768 54
 1536 0082 0222     		movs	r2, #2
 1537 0084 9A40     		lsls	r2, r2, r3
 1538              		.loc 1 768 28
 1539 0086 FB68     		ldr	r3, [r7, #12]
 1540 0088 1340     		ands	r3, r3, r2
 1541              		.loc 1 768 11
 1542 008a 002B     		cmp	r3, #0
 1543 008c 2ED0     		beq	.L61
 769:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****            && (0U != (source_it & DMA_IT_TC)))
 1544              		.loc 1 769 33
 1545 008e BB68     		ldr	r3, [r7, #8]
 1546 0090 03F00203 		and	r3, r3, #2
 1547              		.loc 1 769 12
 1548 0094 002B     		cmp	r3, #0
 1549 0096 29D0     		beq	.L61
 770:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 771:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 1550              		.loc 1 771 14
 1551 0098 7B68     		ldr	r3, [r7, #4]
 1552 009a 1B68     		ldr	r3, [r3]
 1553              		.loc 1 771 24
 1554 009c 1B68     		ldr	r3, [r3]
 1555              		.loc 1 771 30
 1556 009e 03F02003 		and	r3, r3, #32
 1557              		.loc 1 771 8
 1558 00a2 002B     		cmp	r3, #0
 1559 00a4 0BD1     		bne	.L62
 772:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Disable the transfer complete and error interrupt */
 774:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 1560              		.loc 1 774 7
 1561 00a6 7B68     		ldr	r3, [r7, #4]
 1562 00a8 1B68     		ldr	r3, [r3]
 1563 00aa 1A68     		ldr	r2, [r3]
 1564 00ac 7B68     		ldr	r3, [r7, #4]
 1565 00ae 1B68     		ldr	r3, [r3]
 1566 00b0 22F00A02 		bic	r2, r2, #10
 1567 00b4 1A60     		str	r2, [r3]
 775:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 776:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Change the DMA state */
ARM GAS  /tmp/ccTKcnH4.s 			page 42


 777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->State = HAL_DMA_STATE_READY;
 1568              		.loc 1 777 19
 1569 00b6 7B68     		ldr	r3, [r7, #4]
 1570 00b8 0122     		movs	r2, #1
 1571 00ba 83F82520 		strb	r2, [r3, #37]
 1572              	.L62:
 778:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 779:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the transfer complete flag */
 780:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 1573              		.loc 1 780 67
 1574 00be 7B68     		ldr	r3, [r7, #4]
 1575 00c0 5B6C     		ldr	r3, [r3, #68]
 1576              		.loc 1 780 82
 1577 00c2 03F01F02 		and	r2, r3, #31
 1578              		.loc 1 780 9
 1579 00c6 7B68     		ldr	r3, [r7, #4]
 1580 00c8 1B6C     		ldr	r3, [r3, #64]
 1581              		.loc 1 780 59
 1582 00ca 0221     		movs	r1, #2
 1583 00cc 01FA02F2 		lsl	r2, r1, r2
 1584              		.loc 1 780 32
 1585 00d0 5A60     		str	r2, [r3, #4]
 781:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 782:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Process Unlocked */
 783:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 1586              		.loc 1 783 5
 1587 00d2 7B68     		ldr	r3, [r7, #4]
 1588 00d4 0022     		movs	r2, #0
 1589 00d6 83F82420 		strb	r2, [r3, #36]
 784:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 785:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (hdma->XferCpltCallback != NULL)
 1590              		.loc 1 785 13
 1591 00da 7B68     		ldr	r3, [r7, #4]
 1592 00dc DB6A     		ldr	r3, [r3, #44]
 1593              		.loc 1 785 8
 1594 00de 002B     		cmp	r3, #0
 1595 00e0 38D0     		beq	.L60
 786:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 787:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Transfer complete callback */
 788:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->XferCpltCallback(hdma);
 1596              		.loc 1 788 11
 1597 00e2 7B68     		ldr	r3, [r7, #4]
 1598 00e4 DB6A     		ldr	r3, [r3, #44]
 1599              		.loc 1 788 7
 1600 00e6 7868     		ldr	r0, [r7, #4]
 1601 00e8 9847     		blx	r3
 1602              	.LVL2:
 785:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 1603              		.loc 1 785 8
 1604 00ea 33E0     		b	.L60
 1605              	.L61:
 789:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 790:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 791:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Transfer Error Interrupt management **************************************/
 792:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 1606              		.loc 1 792 62
 1607 00ec 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccTKcnH4.s 			page 43


 1608 00ee 5B6C     		ldr	r3, [r3, #68]
 1609              		.loc 1 792 77
 1610 00f0 03F01F03 		and	r3, r3, #31
 1611              		.loc 1 792 54
 1612 00f4 0822     		movs	r2, #8
 1613 00f6 9A40     		lsls	r2, r2, r3
 1614              		.loc 1 792 28
 1615 00f8 FB68     		ldr	r3, [r7, #12]
 1616 00fa 1340     		ands	r3, r3, r2
 1617              		.loc 1 792 11
 1618 00fc 002B     		cmp	r3, #0
 1619 00fe 2AD0     		beq	.L66
 793:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****            && (0U != (source_it & DMA_IT_TE)))
 1620              		.loc 1 793 33
 1621 0100 BB68     		ldr	r3, [r7, #8]
 1622 0102 03F00803 		and	r3, r3, #8
 1623              		.loc 1 793 12
 1624 0106 002B     		cmp	r3, #0
 1625 0108 25D0     		beq	.L66
 794:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 795:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* When a DMA transfer error occurs */
 796:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* A hardware clear of its EN bits is performed */
 797:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Disable ALL DMA IT */
 798:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 1626              		.loc 1 798 5
 1627 010a 7B68     		ldr	r3, [r7, #4]
 1628 010c 1B68     		ldr	r3, [r3]
 1629 010e 1A68     		ldr	r2, [r3]
 1630 0110 7B68     		ldr	r3, [r7, #4]
 1631 0112 1B68     		ldr	r3, [r3]
 1632 0114 22F00E02 		bic	r2, r2, #14
 1633 0118 1A60     		str	r2, [r3]
 799:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 800:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear all flags */
 801:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 1634              		.loc 1 801 66
 1635 011a 7B68     		ldr	r3, [r7, #4]
 1636 011c 5B6C     		ldr	r3, [r3, #68]
 1637              		.loc 1 801 81
 1638 011e 03F01F02 		and	r2, r3, #31
 1639              		.loc 1 801 9
 1640 0122 7B68     		ldr	r3, [r7, #4]
 1641 0124 1B6C     		ldr	r3, [r3, #64]
 1642              		.loc 1 801 58
 1643 0126 0121     		movs	r1, #1
 1644 0128 01FA02F2 		lsl	r2, r1, r2
 1645              		.loc 1 801 32
 1646 012c 5A60     		str	r2, [r3, #4]
 802:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 803:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Update error code */
 804:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->ErrorCode = HAL_DMA_ERROR_TE;
 1647              		.loc 1 804 21
 1648 012e 7B68     		ldr	r3, [r7, #4]
 1649 0130 0122     		movs	r2, #1
 1650 0132 DA63     		str	r2, [r3, #60]
 805:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 806:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Change the DMA state */
ARM GAS  /tmp/ccTKcnH4.s 			page 44


 807:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->State = HAL_DMA_STATE_READY;
 1651              		.loc 1 807 17
 1652 0134 7B68     		ldr	r3, [r7, #4]
 1653 0136 0122     		movs	r2, #1
 1654 0138 83F82520 		strb	r2, [r3, #37]
 808:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 809:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Process Unlocked */
 810:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     __HAL_UNLOCK(hdma);
 1655              		.loc 1 810 5
 1656 013c 7B68     		ldr	r3, [r7, #4]
 1657 013e 0022     		movs	r2, #0
 1658 0140 83F82420 		strb	r2, [r3, #36]
 811:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 812:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     if (hdma->XferErrorCallback != NULL)
 1659              		.loc 1 812 13
 1660 0144 7B68     		ldr	r3, [r7, #4]
 1661 0146 5B6B     		ldr	r3, [r3, #52]
 1662              		.loc 1 812 8
 1663 0148 002B     		cmp	r3, #0
 1664 014a 04D0     		beq	.L66
 813:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 814:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       /* Transfer error callback */
 815:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       hdma->XferErrorCallback(hdma);
 1665              		.loc 1 815 11
 1666 014c 7B68     		ldr	r3, [r7, #4]
 1667 014e 5B6B     		ldr	r3, [r3, #52]
 1668              		.loc 1 815 7
 1669 0150 7868     		ldr	r0, [r7, #4]
 1670 0152 9847     		blx	r3
 1671              	.LVL3:
 1672              	.L60:
 816:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 817:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 818:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 819:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 820:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Nothing To Do */
 821:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 822:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return;
 1673              		.loc 1 822 3 discriminator 1
 1674 0154 00BF     		nop
 1675              	.L66:
 1676              		.loc 1 822 3 is_stmt 0
 1677 0156 00BF     		nop
 823:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 1678              		.loc 1 823 1 is_stmt 1
 1679 0158 1037     		adds	r7, r7, #16
 1680              	.LCFI39:
 1681              		.cfi_def_cfa_offset 8
 1682 015a BD46     		mov	sp, r7
 1683              	.LCFI40:
 1684              		.cfi_def_cfa_register 13
 1685              		@ sp needed
 1686 015c 80BD     		pop	{r7, pc}
 1687              		.cfi_endproc
 1688              	.LFE332:
 1690              		.section	.text.HAL_DMA_RegisterCallback,"ax",%progbits
 1691              		.align	1
ARM GAS  /tmp/ccTKcnH4.s 			page 45


 1692              		.global	HAL_DMA_RegisterCallback
 1693              		.syntax unified
 1694              		.thumb
 1695              		.thumb_func
 1696              		.fpu fpv4-sp-d16
 1698              	HAL_DMA_RegisterCallback:
 1699              	.LFB333:
 824:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 825:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 826:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Register callbacks
 827:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma                 pointer to a DMA_HandleTypeDef structure that contains
 828:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                               the configuration information for the specified DMA Channel.
 829:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  CallbackID           User Callback identifer
 830:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
 831:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  pCallback            pointer to private callbacsk function which has pointer to
 832:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                               a DMA_HandleTypeDef structure as parameter.
 833:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 834:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 835:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef Callb
 836:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 1700              		.loc 1 836 1
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 24
 1703              		@ frame_needed = 1, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
 1705 0000 80B4     		push	{r7}
 1706              	.LCFI41:
 1707              		.cfi_def_cfa_offset 4
 1708              		.cfi_offset 7, -4
 1709 0002 87B0     		sub	sp, sp, #28
 1710              	.LCFI42:
 1711              		.cfi_def_cfa_offset 32
 1712 0004 00AF     		add	r7, sp, #0
 1713              	.LCFI43:
 1714              		.cfi_def_cfa_register 7
 1715 0006 F860     		str	r0, [r7, #12]
 1716 0008 0B46     		mov	r3, r1
 1717 000a 7A60     		str	r2, [r7, #4]
 1718 000c FB72     		strb	r3, [r7, #11]
 837:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   HAL_StatusTypeDef status = HAL_OK;
 1719              		.loc 1 837 21
 1720 000e 0023     		movs	r3, #0
 1721 0010 FB75     		strb	r3, [r7, #23]
 838:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 839:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Process locked */
 840:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_LOCK(hdma);
 1722              		.loc 1 840 3
 1723 0012 FB68     		ldr	r3, [r7, #12]
 1724 0014 93F82430 		ldrb	r3, [r3, #36]	@ zero_extendqisi2
 1725 0018 012B     		cmp	r3, #1
 1726 001a 01D1     		bne	.L68
 1727              		.loc 1 840 3 is_stmt 0 discriminator 1
 1728 001c 0223     		movs	r3, #2
 1729 001e 32E0     		b	.L69
 1730              	.L68:
 1731              		.loc 1 840 3 discriminator 2
 1732 0020 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccTKcnH4.s 			page 46


 1733 0022 0122     		movs	r2, #1
 1734 0024 83F82420 		strb	r2, [r3, #36]
 841:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 842:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_STATE_READY == hdma->State)
 1735              		.loc 1 842 34 is_stmt 1 discriminator 2
 1736 0028 FB68     		ldr	r3, [r7, #12]
 1737 002a 93F82530 		ldrb	r3, [r3, #37]
 1738 002e DBB2     		uxtb	r3, r3
 1739              		.loc 1 842 6 discriminator 2
 1740 0030 012B     		cmp	r3, #1
 1741 0032 21D1     		bne	.L70
 843:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 844:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     switch (CallbackID)
 1742              		.loc 1 844 5
 1743 0034 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1744 0036 032B     		cmp	r3, #3
 1745 0038 1AD8     		bhi	.L71
 1746 003a 01A2     		adr	r2, .L73
 1747 003c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1748              		.p2align 2
 1749              	.L73:
 1750 0040 51000000 		.word	.L76+1
 1751 0044 59000000 		.word	.L75+1
 1752 0048 61000000 		.word	.L74+1
 1753 004c 69000000 		.word	.L72+1
 1754              		.p2align 1
 1755              	.L76:
 845:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 846:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_CPLT_CB_ID:
 847:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferCpltCallback = pCallback;
 1756              		.loc 1 847 32
 1757 0050 FB68     		ldr	r3, [r7, #12]
 1758 0052 7A68     		ldr	r2, [r7, #4]
 1759 0054 DA62     		str	r2, [r3, #44]
 848:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1760              		.loc 1 848 9
 1761 0056 11E0     		b	.L78
 1762              	.L75:
 849:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 850:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_HALFCPLT_CB_ID:
 851:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferHalfCpltCallback = pCallback;
 1763              		.loc 1 851 36
 1764 0058 FB68     		ldr	r3, [r7, #12]
 1765 005a 7A68     		ldr	r2, [r7, #4]
 1766 005c 1A63     		str	r2, [r3, #48]
 852:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1767              		.loc 1 852 9
 1768 005e 0DE0     		b	.L78
 1769              	.L74:
 853:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 854:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_ERROR_CB_ID:
 855:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferErrorCallback = pCallback;
 1770              		.loc 1 855 33
 1771 0060 FB68     		ldr	r3, [r7, #12]
 1772 0062 7A68     		ldr	r2, [r7, #4]
 1773 0064 5A63     		str	r2, [r3, #52]
 856:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
ARM GAS  /tmp/ccTKcnH4.s 			page 47


 1774              		.loc 1 856 9
 1775 0066 09E0     		b	.L78
 1776              	.L72:
 857:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 858:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_ABORT_CB_ID:
 859:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferAbortCallback = pCallback;
 1777              		.loc 1 859 33
 1778 0068 FB68     		ldr	r3, [r7, #12]
 1779 006a 7A68     		ldr	r2, [r7, #4]
 1780 006c 9A63     		str	r2, [r3, #56]
 860:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1781              		.loc 1 860 9
 1782 006e 05E0     		b	.L78
 1783              	.L71:
 861:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 862:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       default:
 863:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         status = HAL_ERROR;
 1784              		.loc 1 863 16
 1785 0070 0123     		movs	r3, #1
 1786 0072 FB75     		strb	r3, [r7, #23]
 864:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1787              		.loc 1 864 9
 1788 0074 00BF     		nop
 1789 0076 01E0     		b	.L78
 1790              	.L70:
 865:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 866:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 867:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 868:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 869:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     status = HAL_ERROR;
 1791              		.loc 1 869 12
 1792 0078 0123     		movs	r3, #1
 1793 007a FB75     		strb	r3, [r7, #23]
 1794              	.L78:
 870:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 871:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 872:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Release Lock */
 873:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_UNLOCK(hdma);
 1795              		.loc 1 873 3
 1796 007c FB68     		ldr	r3, [r7, #12]
 1797 007e 0022     		movs	r2, #0
 1798 0080 83F82420 		strb	r2, [r3, #36]
 874:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 875:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return status;
 1799              		.loc 1 875 10
 1800 0084 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1801              	.L69:
 876:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 1802              		.loc 1 876 1
 1803 0086 1846     		mov	r0, r3
 1804 0088 1C37     		adds	r7, r7, #28
 1805              	.LCFI44:
 1806              		.cfi_def_cfa_offset 4
 1807 008a BD46     		mov	sp, r7
 1808              	.LCFI45:
 1809              		.cfi_def_cfa_register 13
 1810              		@ sp needed
ARM GAS  /tmp/ccTKcnH4.s 			page 48


 1811 008c 5DF8047B 		ldr	r7, [sp], #4
 1812              	.LCFI46:
 1813              		.cfi_restore 7
 1814              		.cfi_def_cfa_offset 0
 1815 0090 7047     		bx	lr
 1816              		.cfi_endproc
 1817              	.LFE333:
 1819 0092 00BF     		.section	.text.HAL_DMA_UnRegisterCallback,"ax",%progbits
 1820              		.align	1
 1821              		.global	HAL_DMA_UnRegisterCallback
 1822              		.syntax unified
 1823              		.thumb
 1824              		.thumb_func
 1825              		.fpu fpv4-sp-d16
 1827              	HAL_DMA_UnRegisterCallback:
 1828              	.LFB334:
 877:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 878:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 879:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  UnRegister callbacks
 880:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma                 pointer to a DMA_HandleTypeDef structure that contains
 881:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                               the configuration information for the specified DMA Channel.
 882:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  CallbackID           User Callback identifer
 883:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
 884:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
 885:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 886:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef Cal
 887:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 1829              		.loc 1 887 1
 1830              		.cfi_startproc
 1831              		@ args = 0, pretend = 0, frame = 16
 1832              		@ frame_needed = 1, uses_anonymous_args = 0
 1833              		@ link register save eliminated.
 1834 0000 80B4     		push	{r7}
 1835              	.LCFI47:
 1836              		.cfi_def_cfa_offset 4
 1837              		.cfi_offset 7, -4
 1838 0002 85B0     		sub	sp, sp, #20
 1839              	.LCFI48:
 1840              		.cfi_def_cfa_offset 24
 1841 0004 00AF     		add	r7, sp, #0
 1842              	.LCFI49:
 1843              		.cfi_def_cfa_register 7
 1844 0006 7860     		str	r0, [r7, #4]
 1845 0008 0B46     		mov	r3, r1
 1846 000a FB70     		strb	r3, [r7, #3]
 888:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   HAL_StatusTypeDef status = HAL_OK;
 1847              		.loc 1 888 21
 1848 000c 0023     		movs	r3, #0
 1849 000e FB73     		strb	r3, [r7, #15]
 889:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 890:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Process locked */
 891:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_LOCK(hdma);
 1850              		.loc 1 891 3
 1851 0010 7B68     		ldr	r3, [r7, #4]
 1852 0012 93F82430 		ldrb	r3, [r3, #36]	@ zero_extendqisi2
 1853 0016 012B     		cmp	r3, #1
 1854 0018 01D1     		bne	.L80
ARM GAS  /tmp/ccTKcnH4.s 			page 49


 1855              		.loc 1 891 3 is_stmt 0 discriminator 1
 1856 001a 0223     		movs	r3, #2
 1857 001c 42E0     		b	.L81
 1858              	.L80:
 1859              		.loc 1 891 3 discriminator 2
 1860 001e 7B68     		ldr	r3, [r7, #4]
 1861 0020 0122     		movs	r2, #1
 1862 0022 83F82420 		strb	r2, [r3, #36]
 892:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 893:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (HAL_DMA_STATE_READY == hdma->State)
 1863              		.loc 1 893 34 is_stmt 1 discriminator 2
 1864 0026 7B68     		ldr	r3, [r7, #4]
 1865 0028 93F82530 		ldrb	r3, [r3, #37]
 1866 002c DBB2     		uxtb	r3, r3
 1867              		.loc 1 893 6 discriminator 2
 1868 002e 012B     		cmp	r3, #1
 1869 0030 31D1     		bne	.L82
 894:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 895:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     switch (CallbackID)
 1870              		.loc 1 895 5
 1871 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1872 0034 042B     		cmp	r3, #4
 1873 0036 2AD8     		bhi	.L83
 1874 0038 01A2     		adr	r2, .L85
 1875 003a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1876 003e 00BF     		.p2align 2
 1877              	.L85:
 1878 0040 55000000 		.word	.L89+1
 1879 0044 5D000000 		.word	.L88+1
 1880 0048 65000000 		.word	.L87+1
 1881 004c 6D000000 		.word	.L86+1
 1882 0050 75000000 		.word	.L84+1
 1883              		.p2align 1
 1884              	.L89:
 896:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     {
 897:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_CPLT_CB_ID:
 898:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferCpltCallback = NULL;
 1885              		.loc 1 898 32
 1886 0054 7B68     		ldr	r3, [r7, #4]
 1887 0056 0022     		movs	r2, #0
 1888 0058 DA62     		str	r2, [r3, #44]
 899:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1889              		.loc 1 899 9
 1890 005a 1EE0     		b	.L91
 1891              	.L88:
 900:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 901:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_HALFCPLT_CB_ID:
 902:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferHalfCpltCallback = NULL;
 1892              		.loc 1 902 36
 1893 005c 7B68     		ldr	r3, [r7, #4]
 1894 005e 0022     		movs	r2, #0
 1895 0060 1A63     		str	r2, [r3, #48]
 903:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1896              		.loc 1 903 9
 1897 0062 1AE0     		b	.L91
 1898              	.L87:
 904:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
ARM GAS  /tmp/ccTKcnH4.s 			page 50


 905:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_ERROR_CB_ID:
 906:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferErrorCallback = NULL;
 1899              		.loc 1 906 33
 1900 0064 7B68     		ldr	r3, [r7, #4]
 1901 0066 0022     		movs	r2, #0
 1902 0068 5A63     		str	r2, [r3, #52]
 907:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1903              		.loc 1 907 9
 1904 006a 16E0     		b	.L91
 1905              	.L86:
 908:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 909:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case  HAL_DMA_XFER_ABORT_CB_ID:
 910:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferAbortCallback = NULL;
 1906              		.loc 1 910 33
 1907 006c 7B68     		ldr	r3, [r7, #4]
 1908 006e 0022     		movs	r2, #0
 1909 0070 9A63     		str	r2, [r3, #56]
 911:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1910              		.loc 1 911 9
 1911 0072 12E0     		b	.L91
 1912              	.L84:
 912:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 913:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       case   HAL_DMA_XFER_ALL_CB_ID:
 914:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferCpltCallback = NULL;
 1913              		.loc 1 914 32
 1914 0074 7B68     		ldr	r3, [r7, #4]
 1915 0076 0022     		movs	r2, #0
 1916 0078 DA62     		str	r2, [r3, #44]
 915:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferHalfCpltCallback = NULL;
 1917              		.loc 1 915 36
 1918 007a 7B68     		ldr	r3, [r7, #4]
 1919 007c 0022     		movs	r2, #0
 1920 007e 1A63     		str	r2, [r3, #48]
 916:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferErrorCallback = NULL;
 1921              		.loc 1 916 33
 1922 0080 7B68     		ldr	r3, [r7, #4]
 1923 0082 0022     		movs	r2, #0
 1924 0084 5A63     		str	r2, [r3, #52]
 917:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         hdma->XferAbortCallback = NULL;
 1925              		.loc 1 917 33
 1926 0086 7B68     		ldr	r3, [r7, #4]
 1927 0088 0022     		movs	r2, #0
 1928 008a 9A63     		str	r2, [r3, #56]
 918:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1929              		.loc 1 918 9
 1930 008c 05E0     		b	.L91
 1931              	.L83:
 919:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 920:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       default:
 921:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         status = HAL_ERROR;
 1932              		.loc 1 921 16
 1933 008e 0123     		movs	r3, #1
 1934 0090 FB73     		strb	r3, [r7, #15]
 922:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****         break;
 1935              		.loc 1 922 9
 1936 0092 00BF     		nop
 1937 0094 01E0     		b	.L91
ARM GAS  /tmp/ccTKcnH4.s 			page 51


 1938              	.L82:
 923:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     }
 924:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 925:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
 926:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
 927:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     status = HAL_ERROR;
 1939              		.loc 1 927 12
 1940 0096 0123     		movs	r3, #1
 1941 0098 FB73     		strb	r3, [r7, #15]
 1942              	.L91:
 928:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 929:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 930:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Release Lock */
 931:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   __HAL_UNLOCK(hdma);
 1943              		.loc 1 931 3
 1944 009a 7B68     		ldr	r3, [r7, #4]
 1945 009c 0022     		movs	r2, #0
 1946 009e 83F82420 		strb	r2, [r3, #36]
 932:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 933:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return status;
 1947              		.loc 1 933 10
 1948 00a2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1949              	.L81:
 934:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 1950              		.loc 1 934 1
 1951 00a4 1846     		mov	r0, r3
 1952 00a6 1437     		adds	r7, r7, #20
 1953              	.LCFI50:
 1954              		.cfi_def_cfa_offset 4
 1955 00a8 BD46     		mov	sp, r7
 1956              	.LCFI51:
 1957              		.cfi_def_cfa_register 13
 1958              		@ sp needed
 1959 00aa 5DF8047B 		ldr	r7, [sp], #4
 1960              	.LCFI52:
 1961              		.cfi_restore 7
 1962              		.cfi_def_cfa_offset 0
 1963 00ae 7047     		bx	lr
 1964              		.cfi_endproc
 1965              	.LFE334:
 1967              		.section	.text.HAL_DMA_GetState,"ax",%progbits
 1968              		.align	1
 1969              		.global	HAL_DMA_GetState
 1970              		.syntax unified
 1971              		.thumb
 1972              		.thumb_func
 1973              		.fpu fpv4-sp-d16
 1975              	HAL_DMA_GetState:
 1976              	.LFB335:
 935:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 936:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 937:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @}
 938:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 939:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 940:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 941:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 942:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @defgroup DMA_Exported_Functions_Group3 Peripheral State and Errors functions
ARM GAS  /tmp/ccTKcnH4.s 			page 52


 943:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *  @brief    Peripheral State and Errors functions
 944:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *
 945:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** @verbatim
 946:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****  ===============================================================================
 947:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****             ##### Peripheral State and Errors functions #####
 948:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****  ===============================================================================
 949:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     [..]
 950:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     This subsection provides functions allowing to
 951:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Check the DMA state
 952:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****       (+) Get error code
 953:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 954:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** @endverbatim
 955:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
 956:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 957:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 958:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 959:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Return the DMA hande state.
 960:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
 961:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *               the configuration information for the specified DMA Channel.
 962:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL state
 963:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 964:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
 965:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 1977              		.loc 1 965 1
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 8
 1980              		@ frame_needed = 1, uses_anonymous_args = 0
 1981              		@ link register save eliminated.
 1982 0000 80B4     		push	{r7}
 1983              	.LCFI53:
 1984              		.cfi_def_cfa_offset 4
 1985              		.cfi_offset 7, -4
 1986 0002 83B0     		sub	sp, sp, #12
 1987              	.LCFI54:
 1988              		.cfi_def_cfa_offset 16
 1989 0004 00AF     		add	r7, sp, #0
 1990              	.LCFI55:
 1991              		.cfi_def_cfa_register 7
 1992 0006 7860     		str	r0, [r7, #4]
 966:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Return DMA handle state */
 967:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return hdma->State;
 1993              		.loc 1 967 14
 1994 0008 7B68     		ldr	r3, [r7, #4]
 1995 000a 93F82530 		ldrb	r3, [r3, #37]
 1996 000e DBB2     		uxtb	r3, r3
 968:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 1997              		.loc 1 968 1
 1998 0010 1846     		mov	r0, r3
 1999 0012 0C37     		adds	r7, r7, #12
 2000              	.LCFI56:
 2001              		.cfi_def_cfa_offset 4
 2002 0014 BD46     		mov	sp, r7
 2003              	.LCFI57:
 2004              		.cfi_def_cfa_register 13
 2005              		@ sp needed
 2006 0016 5DF8047B 		ldr	r7, [sp], #4
 2007              	.LCFI58:
ARM GAS  /tmp/ccTKcnH4.s 			page 53


 2008              		.cfi_restore 7
 2009              		.cfi_def_cfa_offset 0
 2010 001a 7047     		bx	lr
 2011              		.cfi_endproc
 2012              	.LFE335:
 2014              		.section	.text.HAL_DMA_GetError,"ax",%progbits
 2015              		.align	1
 2016              		.global	HAL_DMA_GetError
 2017              		.syntax unified
 2018              		.thumb
 2019              		.thumb_func
 2020              		.fpu fpv4-sp-d16
 2022              	HAL_DMA_GetError:
 2023              	.LFB336:
 969:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 970:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 971:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Return the DMA error code.
 972:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
 973:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *              the configuration information for the specified DMA Channel.
 974:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval DMA Error Code
 975:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 976:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
 977:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 2024              		.loc 1 977 1
 2025              		.cfi_startproc
 2026              		@ args = 0, pretend = 0, frame = 8
 2027              		@ frame_needed = 1, uses_anonymous_args = 0
 2028              		@ link register save eliminated.
 2029 0000 80B4     		push	{r7}
 2030              	.LCFI59:
 2031              		.cfi_def_cfa_offset 4
 2032              		.cfi_offset 7, -4
 2033 0002 83B0     		sub	sp, sp, #12
 2034              	.LCFI60:
 2035              		.cfi_def_cfa_offset 16
 2036 0004 00AF     		add	r7, sp, #0
 2037              	.LCFI61:
 2038              		.cfi_def_cfa_register 7
 2039 0006 7860     		str	r0, [r7, #4]
 978:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   return hdma->ErrorCode;
 2040              		.loc 1 978 14
 2041 0008 7B68     		ldr	r3, [r7, #4]
 2042 000a DB6B     		ldr	r3, [r3, #60]
 979:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 2043              		.loc 1 979 1
 2044 000c 1846     		mov	r0, r3
 2045 000e 0C37     		adds	r7, r7, #12
 2046              	.LCFI62:
 2047              		.cfi_def_cfa_offset 4
 2048 0010 BD46     		mov	sp, r7
 2049              	.LCFI63:
 2050              		.cfi_def_cfa_register 13
 2051              		@ sp needed
 2052 0012 5DF8047B 		ldr	r7, [sp], #4
 2053              	.LCFI64:
 2054              		.cfi_restore 7
 2055              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccTKcnH4.s 			page 54


 2056 0016 7047     		bx	lr
 2057              		.cfi_endproc
 2058              	.LFE336:
 2060              		.section	.text.DMA_SetConfig,"ax",%progbits
 2061              		.align	1
 2062              		.syntax unified
 2063              		.thumb
 2064              		.thumb_func
 2065              		.fpu fpv4-sp-d16
 2067              	DMA_SetConfig:
 2068              	.LFB337:
 980:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 981:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 982:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @}
 983:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 984:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 985:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 986:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @}
 987:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 988:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 989:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /** @addtogroup DMA_Private_Functions
 990:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @{
 991:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
 992:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 993:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
 994:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Sets the DMA Transfer parameter.
 995:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
 996:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                     the configuration information for the specified DMA Channel.
 997:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  SrcAddress The source memory Buffer address
 998:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  DstAddress The destination memory Buffer address
 999:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  DataLength The length of data to be transferred from source to destination
1000:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval HAL status
1001:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
1002:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32
1003:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 2069              		.loc 1 1003 1
 2070              		.cfi_startproc
 2071              		@ args = 0, pretend = 0, frame = 16
 2072              		@ frame_needed = 1, uses_anonymous_args = 0
 2073              		@ link register save eliminated.
 2074 0000 80B4     		push	{r7}
 2075              	.LCFI65:
 2076              		.cfi_def_cfa_offset 4
 2077              		.cfi_offset 7, -4
 2078 0002 85B0     		sub	sp, sp, #20
 2079              	.LCFI66:
 2080              		.cfi_def_cfa_offset 24
 2081 0004 00AF     		add	r7, sp, #0
 2082              	.LCFI67:
 2083              		.cfi_def_cfa_register 7
 2084 0006 F860     		str	r0, [r7, #12]
 2085 0008 B960     		str	r1, [r7, #8]
 2086 000a 7A60     		str	r2, [r7, #4]
 2087 000c 3B60     		str	r3, [r7]
1004:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clear the DMAMUX synchro overrun flag */
1005:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 2088              		.loc 1 1005 7
ARM GAS  /tmp/ccTKcnH4.s 			page 55


 2089 000e FB68     		ldr	r3, [r7, #12]
 2090 0010 DB6C     		ldr	r3, [r3, #76]
 2091              		.loc 1 1005 40
 2092 0012 FA68     		ldr	r2, [r7, #12]
 2093 0014 126D     		ldr	r2, [r2, #80]
 2094              		.loc 1 1005 34
 2095 0016 5A60     		str	r2, [r3, #4]
1006:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1007:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if (hdma->DMAmuxRequestGen != 0U)
 2096              		.loc 1 1007 11
 2097 0018 FB68     		ldr	r3, [r7, #12]
 2098 001a 5B6D     		ldr	r3, [r3, #84]
 2099              		.loc 1 1007 6
 2100 001c 002B     		cmp	r3, #0
 2101 001e 04D0     		beq	.L97
1008:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
1009:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Clear the DMAMUX request generator overrun flag */
1010:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 2102              		.loc 1 1010 9
 2103 0020 FB68     		ldr	r3, [r7, #12]
 2104 0022 9B6D     		ldr	r3, [r3, #88]
 2105              		.loc 1 1010 47
 2106 0024 FA68     		ldr	r2, [r7, #12]
 2107 0026 D26D     		ldr	r2, [r2, #92]
 2108              		.loc 1 1010 41
 2109 0028 5A60     		str	r2, [r3, #4]
 2110              	.L97:
1011:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
1012:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1013:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Clear all flags */
1014:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 2111              		.loc 1 1014 54
 2112 002a FB68     		ldr	r3, [r7, #12]
 2113 002c 5B6C     		ldr	r3, [r3, #68]
 2114              		.loc 1 1014 69
 2115 002e 03F01F02 		and	r2, r3, #31
 2116              		.loc 1 1014 7
 2117 0032 FB68     		ldr	r3, [r7, #12]
 2118 0034 1B6C     		ldr	r3, [r3, #64]
 2119              		.loc 1 1014 46
 2120 0036 0121     		movs	r1, #1
 2121 0038 01FA02F2 		lsl	r2, r1, r2
 2122              		.loc 1 1014 30
 2123 003c 5A60     		str	r2, [r3, #4]
1015:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1016:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Configure DMA Channel data length */
1017:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->Instance->CNDTR = DataLength;
 2124              		.loc 1 1017 7
 2125 003e FB68     		ldr	r3, [r7, #12]
 2126 0040 1B68     		ldr	r3, [r3]
 2127              		.loc 1 1017 25
 2128 0042 3A68     		ldr	r2, [r7]
 2129 0044 5A60     		str	r2, [r3, #4]
1018:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1019:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Memory to Peripheral */
1020:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 2130              		.loc 1 1020 18
ARM GAS  /tmp/ccTKcnH4.s 			page 56


 2131 0046 FB68     		ldr	r3, [r7, #12]
 2132 0048 9B68     		ldr	r3, [r3, #8]
 2133              		.loc 1 1020 6
 2134 004a 102B     		cmp	r3, #16
 2135 004c 08D1     		bne	.L98
1021:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
1022:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Configure DMA Channel destination address */
1023:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->Instance->CPAR = DstAddress;
 2136              		.loc 1 1023 9
 2137 004e FB68     		ldr	r3, [r7, #12]
 2138 0050 1B68     		ldr	r3, [r3]
 2139              		.loc 1 1023 26
 2140 0052 7A68     		ldr	r2, [r7, #4]
 2141 0054 9A60     		str	r2, [r3, #8]
1024:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1025:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Configure DMA Channel source address */
1026:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->Instance->CMAR = SrcAddress;
 2142              		.loc 1 1026 9
 2143 0056 FB68     		ldr	r3, [r7, #12]
 2144 0058 1B68     		ldr	r3, [r3]
 2145              		.loc 1 1026 26
 2146 005a BA68     		ldr	r2, [r7, #8]
 2147 005c DA60     		str	r2, [r3, #12]
1027:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
1028:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* Peripheral to Memory */
1029:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
1030:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
1031:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Configure DMA Channel source address */
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->Instance->CPAR = SrcAddress;
1033:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1034:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* Configure DMA Channel destination address */
1035:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     hdma->Instance->CMAR = DstAddress;
1036:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
1037:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 2148              		.loc 1 1037 1
 2149 005e 07E0     		b	.L100
 2150              	.L98:
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 2151              		.loc 1 1032 9
 2152 0060 FB68     		ldr	r3, [r7, #12]
 2153 0062 1B68     		ldr	r3, [r3]
1032:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
 2154              		.loc 1 1032 26
 2155 0064 BA68     		ldr	r2, [r7, #8]
 2156 0066 9A60     		str	r2, [r3, #8]
1035:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 2157              		.loc 1 1035 9
 2158 0068 FB68     		ldr	r3, [r7, #12]
 2159 006a 1B68     		ldr	r3, [r3]
1035:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
 2160              		.loc 1 1035 26
 2161 006c 7A68     		ldr	r2, [r7, #4]
 2162 006e DA60     		str	r2, [r3, #12]
 2163              	.L100:
 2164              		.loc 1 1037 1
 2165 0070 00BF     		nop
 2166 0072 1437     		adds	r7, r7, #20
ARM GAS  /tmp/ccTKcnH4.s 			page 57


 2167              	.LCFI68:
 2168              		.cfi_def_cfa_offset 4
 2169 0074 BD46     		mov	sp, r7
 2170              	.LCFI69:
 2171              		.cfi_def_cfa_register 13
 2172              		@ sp needed
 2173 0076 5DF8047B 		ldr	r7, [sp], #4
 2174              	.LCFI70:
 2175              		.cfi_restore 7
 2176              		.cfi_def_cfa_offset 0
 2177 007a 7047     		bx	lr
 2178              		.cfi_endproc
 2179              	.LFE337:
 2181              		.section	.text.DMA_CalcDMAMUXChannelBaseAndMask,"ax",%progbits
 2182              		.align	1
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2186              		.fpu fpv4-sp-d16
 2188              	DMA_CalcDMAMUXChannelBaseAndMask:
 2189              	.LFB338:
1038:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1039:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
1040:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Updates the DMA handle with the DMAMUX  channel and status mask depending on stream num
1041:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
1042:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                     the configuration information for the specified DMA Stream.
1043:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval None
1044:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
1045:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
1046:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 2190              		.loc 1 1046 1
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 24
 2193              		@ frame_needed = 1, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
 2195 0000 80B4     		push	{r7}
 2196              	.LCFI71:
 2197              		.cfi_def_cfa_offset 4
 2198              		.cfi_offset 7, -4
 2199 0002 87B0     		sub	sp, sp, #28
 2200              	.LCFI72:
 2201              		.cfi_def_cfa_offset 32
 2202 0004 00AF     		add	r7, sp, #0
 2203              	.LCFI73:
 2204              		.cfi_def_cfa_register 7
 2205 0006 7860     		str	r0, [r7, #4]
1047:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t dmamux_base_addr;
1048:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t channel_number;
1049:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;
1050:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1051:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* check if instance is not outside the DMA channel range */
1052:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 2206              		.loc 1 1052 21
 2207 0008 7B68     		ldr	r3, [r7, #4]
 2208 000a 1B68     		ldr	r3, [r3]
 2209              		.loc 1 1052 7
 2210 000c 1A46     		mov	r2, r3
ARM GAS  /tmp/ccTKcnH4.s 			page 58


 2211              		.loc 1 1052 6
 2212 000e 164B     		ldr	r3, .L104
 2213 0010 9A42     		cmp	r2, r3
 2214 0012 02D8     		bhi	.L102
1053:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
1054:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA1 */
1055:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 2215              		.loc 1 1055 25
 2216 0014 154B     		ldr	r3, .L104+4
 2217 0016 7B61     		str	r3, [r7, #20]
 2218 0018 01E0     		b	.L103
 2219              	.L102:
1056:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
1057:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   else
1058:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   {
1059:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     /* DMA2 */
1060:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** #if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx
1061:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 2220              		.loc 1 1061 25
 2221 001a 154B     		ldr	r3, .L104+8
 2222 001c 7B61     		str	r3, [r7, #20]
 2223              	.L103:
1062:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** #elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
1063:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMAMUX1_ChannelBase = DMAMUX1_Channel6;
1064:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** #else
1065:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****     DMAMUX1_ChannelBase = DMAMUX1_Channel7;
1066:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** #endif /* STM32G4x1xx) */
1067:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   }
1068:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 2224              		.loc 1 1068 20
 2225 001e 7B69     		ldr	r3, [r7, #20]
 2226 0020 3B61     		str	r3, [r7, #16]
1069:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 2227              		.loc 1 1069 36
 2228 0022 7B68     		ldr	r3, [r7, #4]
 2229 0024 1B68     		ldr	r3, [r3]
 2230              		.loc 1 1069 47
 2231 0026 DBB2     		uxtb	r3, r3
 2232              		.loc 1 1069 56
 2233 0028 083B     		subs	r3, r3, #8
 2234              		.loc 1 1069 18
 2235 002a 124A     		ldr	r2, .L104+12
 2236 002c A2FB0323 		umull	r2, r3, r2, r3
 2237 0030 1B09     		lsrs	r3, r3, #4
 2238 0032 FB60     		str	r3, [r7, #12]
1070:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelInde
 2239              		.loc 1 1070 87
 2240 0034 7B68     		ldr	r3, [r7, #4]
 2241 0036 5B6C     		ldr	r3, [r3, #68]
 2242              		.loc 1 1070 102
 2243 0038 9B08     		lsrs	r3, r3, #2
 2244              		.loc 1 1070 109
 2245 003a 9A00     		lsls	r2, r3, #2
 2246              		.loc 1 1070 51
 2247 003c 3B69     		ldr	r3, [r7, #16]
 2248 003e 1344     		add	r3, r3, r2
 2249              		.loc 1 1070 25
ARM GAS  /tmp/ccTKcnH4.s 			page 59


 2250 0040 1A46     		mov	r2, r3
 2251              		.loc 1 1070 23
 2252 0042 7B68     		ldr	r3, [r7, #4]
 2253 0044 9A64     		str	r2, [r3, #72]
1071:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 2254              		.loc 1 1071 29
 2255 0046 7B68     		ldr	r3, [r7, #4]
 2256 0048 0B4A     		ldr	r2, .L104+16
 2257 004a DA64     		str	r2, [r3, #76]
1072:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 2258              		.loc 1 1072 58
 2259 004c FB68     		ldr	r3, [r7, #12]
 2260 004e 03F01F03 		and	r3, r3, #31
 2261              		.loc 1 1072 39
 2262 0052 0122     		movs	r2, #1
 2263 0054 9A40     		lsls	r2, r2, r3
 2264              		.loc 1 1072 33
 2265 0056 7B68     		ldr	r3, [r7, #4]
 2266 0058 1A65     		str	r2, [r3, #80]
1073:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 2267              		.loc 1 1073 1
 2268 005a 00BF     		nop
 2269 005c 1C37     		adds	r7, r7, #28
 2270              	.LCFI74:
 2271              		.cfi_def_cfa_offset 4
 2272 005e BD46     		mov	sp, r7
 2273              	.LCFI75:
 2274              		.cfi_def_cfa_register 13
 2275              		@ sp needed
 2276 0060 5DF8047B 		ldr	r7, [sp], #4
 2277              	.LCFI76:
 2278              		.cfi_restore 7
 2279              		.cfi_def_cfa_offset 0
 2280 0064 7047     		bx	lr
 2281              	.L105:
 2282 0066 00BF     		.align	2
 2283              	.L104:
 2284 0068 07040240 		.word	1073873927
 2285 006c 00080240 		.word	1073874944
 2286 0070 20080240 		.word	1073874976
 2287 0074 CDCCCCCC 		.word	-858993459
 2288 0078 80080240 		.word	1073875072
 2289              		.cfi_endproc
 2290              	.LFE338:
 2292              		.section	.text.DMA_CalcDMAMUXRequestGenBaseAndMask,"ax",%progbits
 2293              		.align	1
 2294              		.syntax unified
 2295              		.thumb
 2296              		.thumb_func
 2297              		.fpu fpv4-sp-d16
 2299              	DMA_CalcDMAMUXRequestGenBaseAndMask:
 2300              	.LFB339:
1074:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1075:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** /**
1076:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @brief  Updates the DMA handle with the DMAMUX  request generator params
1077:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
1078:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   *                     the configuration information for the specified DMA Channel.
ARM GAS  /tmp/ccTKcnH4.s 			page 60


1079:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   * @retval None
1080:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   */
1081:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1082:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
1083:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** {
 2301              		.loc 1 1083 1
 2302              		.cfi_startproc
 2303              		@ args = 0, pretend = 0, frame = 16
 2304              		@ frame_needed = 1, uses_anonymous_args = 0
 2305              		@ link register save eliminated.
 2306 0000 80B4     		push	{r7}
 2307              	.LCFI77:
 2308              		.cfi_def_cfa_offset 4
 2309              		.cfi_offset 7, -4
 2310 0002 85B0     		sub	sp, sp, #20
 2311              	.LCFI78:
 2312              		.cfi_def_cfa_offset 24
 2313 0004 00AF     		add	r7, sp, #0
 2314              	.LCFI79:
 2315              		.cfi_def_cfa_register 7
 2316 0006 7860     		str	r0, [r7, #4]
1084:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 2317              		.loc 1 1084 33
 2318 0008 7B68     		ldr	r3, [r7, #4]
 2319 000a 5B68     		ldr	r3, [r3, #4]
 2320              		.loc 1 1084 12
 2321 000c DBB2     		uxtb	r3, r3
 2322 000e FB60     		str	r3, [r7, #12]
1085:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1086:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   /* DMA Channels are connected to DMAMUX1 request generator blocks*/
1087:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGener
 2323              		.loc 1 1087 58
 2324 0010 FA68     		ldr	r2, [r7, #12]
 2325 0012 0B4B     		ldr	r3, .L107
 2326 0014 1344     		add	r3, r3, r2
 2327 0016 9B00     		lsls	r3, r3, #2
 2328              		.loc 1 1087 28
 2329 0018 1A46     		mov	r2, r3
 2330              		.loc 1 1087 26
 2331 001a 7B68     		ldr	r3, [r7, #4]
 2332 001c 5A65     		str	r2, [r3, #84]
1088:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1089:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 2333              		.loc 1 1089 32
 2334 001e 7B68     		ldr	r3, [r7, #4]
 2335 0020 084A     		ldr	r2, .L107+4
 2336 0022 9A65     		str	r2, [r3, #88]
1090:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** 
1091:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c ****   hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 2337              		.loc 1 1091 55
 2338 0024 FB68     		ldr	r3, [r7, #12]
 2339 0026 013B     		subs	r3, r3, #1
 2340              		.loc 1 1091 61
 2341 0028 03F01F03 		and	r3, r3, #31
 2342              		.loc 1 1091 42
 2343 002c 0122     		movs	r2, #1
 2344 002e 9A40     		lsls	r2, r2, r3
ARM GAS  /tmp/ccTKcnH4.s 			page 61


 2345              		.loc 1 1091 36
 2346 0030 7B68     		ldr	r3, [r7, #4]
 2347 0032 DA65     		str	r2, [r3, #92]
1092:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c **** }
 2348              		.loc 1 1092 1
 2349 0034 00BF     		nop
 2350 0036 1437     		adds	r7, r7, #20
 2351              	.LCFI80:
 2352              		.cfi_def_cfa_offset 4
 2353 0038 BD46     		mov	sp, r7
 2354              	.LCFI81:
 2355              		.cfi_def_cfa_register 13
 2356              		@ sp needed
 2357 003a 5DF8047B 		ldr	r7, [sp], #4
 2358              	.LCFI82:
 2359              		.cfi_restore 7
 2360              		.cfi_def_cfa_offset 0
 2361 003e 7047     		bx	lr
 2362              	.L108:
 2363              		.align	2
 2364              	.L107:
 2365 0040 3F820010 		.word	268468799
 2366 0044 40090240 		.word	1073875264
 2367              		.cfi_endproc
 2368              	.LFE339:
 2370              		.text
 2371              	.Letext0:
 2372              		.file 2 "/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/machine/_default_types.h"
 2373              		.file 3 "/opt/gcc-arm-none-eabi-8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 2374              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2375              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 2376              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 2377              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 2378              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 2379              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 2380              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
ARM GAS  /tmp/ccTKcnH4.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_dma.c
     /tmp/ccTKcnH4.s:18     .text.HAL_DMA_Init:0000000000000000 $t
     /tmp/ccTKcnH4.s:26     .text.HAL_DMA_Init:0000000000000000 HAL_DMA_Init
     /tmp/ccTKcnH4.s:2188   .text.DMA_CalcDMAMUXChannelBaseAndMask:0000000000000000 DMA_CalcDMAMUXChannelBaseAndMask
     /tmp/ccTKcnH4.s:2299   .text.DMA_CalcDMAMUXRequestGenBaseAndMask:0000000000000000 DMA_CalcDMAMUXRequestGenBaseAndMask
     /tmp/ccTKcnH4.s:269    .text.HAL_DMA_Init:0000000000000138 $d
     /tmp/ccTKcnH4.s:279    .text.HAL_DMA_DeInit:0000000000000000 $t
     /tmp/ccTKcnH4.s:286    .text.HAL_DMA_DeInit:0000000000000000 HAL_DMA_DeInit
     /tmp/ccTKcnH4.s:496    .text.HAL_DMA_DeInit:0000000000000114 $d
     /tmp/ccTKcnH4.s:506    .text.HAL_DMA_Start:0000000000000000 $t
     /tmp/ccTKcnH4.s:513    .text.HAL_DMA_Start:0000000000000000 HAL_DMA_Start
     /tmp/ccTKcnH4.s:2067   .text.DMA_SetConfig:0000000000000000 DMA_SetConfig
     /tmp/ccTKcnH4.s:614    .text.HAL_DMA_Start_IT:0000000000000000 $t
     /tmp/ccTKcnH4.s:621    .text.HAL_DMA_Start_IT:0000000000000000 HAL_DMA_Start_IT
     /tmp/ccTKcnH4.s:795    .text.HAL_DMA_Abort:0000000000000000 $t
     /tmp/ccTKcnH4.s:802    .text.HAL_DMA_Abort:0000000000000000 HAL_DMA_Abort
     /tmp/ccTKcnH4.s:941    .text.HAL_DMA_Abort_IT:0000000000000000 $t
     /tmp/ccTKcnH4.s:948    .text.HAL_DMA_Abort_IT:0000000000000000 HAL_DMA_Abort_IT
     /tmp/ccTKcnH4.s:1105   .text.HAL_DMA_PollForTransfer:0000000000000000 $t
     /tmp/ccTKcnH4.s:1112   .text.HAL_DMA_PollForTransfer:0000000000000000 HAL_DMA_PollForTransfer
     /tmp/ccTKcnH4.s:1425   .text.HAL_DMA_IRQHandler:0000000000000000 $t
     /tmp/ccTKcnH4.s:1432   .text.HAL_DMA_IRQHandler:0000000000000000 HAL_DMA_IRQHandler
     /tmp/ccTKcnH4.s:1691   .text.HAL_DMA_RegisterCallback:0000000000000000 $t
     /tmp/ccTKcnH4.s:1698   .text.HAL_DMA_RegisterCallback:0000000000000000 HAL_DMA_RegisterCallback
     /tmp/ccTKcnH4.s:1750   .text.HAL_DMA_RegisterCallback:0000000000000040 $d
     /tmp/ccTKcnH4.s:1754   .text.HAL_DMA_RegisterCallback:0000000000000050 $t
     /tmp/ccTKcnH4.s:1820   .text.HAL_DMA_UnRegisterCallback:0000000000000000 $t
     /tmp/ccTKcnH4.s:1827   .text.HAL_DMA_UnRegisterCallback:0000000000000000 HAL_DMA_UnRegisterCallback
     /tmp/ccTKcnH4.s:1878   .text.HAL_DMA_UnRegisterCallback:0000000000000040 $d
     /tmp/ccTKcnH4.s:1883   .text.HAL_DMA_UnRegisterCallback:0000000000000054 $t
     /tmp/ccTKcnH4.s:1968   .text.HAL_DMA_GetState:0000000000000000 $t
     /tmp/ccTKcnH4.s:1975   .text.HAL_DMA_GetState:0000000000000000 HAL_DMA_GetState
     /tmp/ccTKcnH4.s:2015   .text.HAL_DMA_GetError:0000000000000000 $t
     /tmp/ccTKcnH4.s:2022   .text.HAL_DMA_GetError:0000000000000000 HAL_DMA_GetError
     /tmp/ccTKcnH4.s:2061   .text.DMA_SetConfig:0000000000000000 $t
     /tmp/ccTKcnH4.s:2182   .text.DMA_CalcDMAMUXChannelBaseAndMask:0000000000000000 $t
     /tmp/ccTKcnH4.s:2284   .text.DMA_CalcDMAMUXChannelBaseAndMask:0000000000000068 $d
     /tmp/ccTKcnH4.s:2293   .text.DMA_CalcDMAMUXRequestGenBaseAndMask:0000000000000000 $t
     /tmp/ccTKcnH4.s:2365   .text.DMA_CalcDMAMUXRequestGenBaseAndMask:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_GetTick
