<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<body>

<h1 id="_Content.name">AXI Control Register</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x38</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr class="reserved-field"><td>[31:19]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td>-</td>
<td></td>
</tr>
<tr id="axi_xmit_resp_max"><td>[18:16]</td>
<td><a href="#axi_xmit_resp_max.desc">axi_xmit_resp_max</a></td>
<td>rw</td>
<td>0x4</td>
<td></td>
<td>AXI Maximum Outstanding Write Respond Queue</td>
<td>H<a class="headerlink" href="#axi_xmit_resp_max" title="Permalink to this row"></a></td>
</tr>
<tr class="reserved-field"><td>[15:9]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td>-</td>
<td></td>
</tr>
<tr id="axi_data_par_ena"><td>[8]</td>
<td><a href="#axi_data_par_ena.desc">axi_data_par_ena</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>AXI Data Parity Check Enable</td>
<td>H<a class="headerlink" href="#axi_data_par_ena" title="Permalink to this row"></a></td>
</tr>
<tr id="axi_wdata_par_even"><td>[7]</td>
<td><a href="#axi_wdata_par_even.desc">axi_wdata_par_even</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>AXI Write Data Even Parity</td>
<td>H<a class="headerlink" href="#axi_wdata_par_even" title="Permalink to this row"></a></td>
</tr>
<tr id="axi_rdata_par_even"><td>[6]</td>
<td><a href="#axi_rdata_par_even.desc">axi_rdata_par_even</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>AXI Read Data Even Parity</td>
<td>H<a class="headerlink" href="#axi_rdata_par_even" title="Permalink to this row"></a></td>
</tr>
<tr id="link_list_swap_dis"><td>[5]</td>
<td><a href="#link_list_swap_dis.desc">link_list_swap_dis</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Disable Word/Byte Swap During Link List</td>
<td>H<a class="headerlink" href="#link_list_swap_dis" title="Permalink to this row"></a></td>
</tr>
<tr id="dma_loop_back_en"><td>[4]</td>
<td><a href="#dma_loop_back_en.desc">dma_loop_back_en</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>DMA Loop Back Enable</td>
<td>H<a class="headerlink" href="#dma_loop_back_en" title="Permalink to this row"></a></td>
</tr>
<tr id="out_axi_ms_wrd_swp"><td>[3]</td>
<td><a href="#out_axi_ms_wrd_swp.desc">out_axi_ms_wrd_swp</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Master AXI Output Data Bus Word Swap Enable</td>
<td>H<a class="headerlink" href="#out_axi_ms_wrd_swp" title="Permalink to this row"></a></td>
</tr>
<tr id="out_axi_ms_byte_swp"><td>[2]</td>
<td><a href="#out_axi_ms_byte_swp.desc">out_axi_ms_byte_swp</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Master AXI Output Data Bus Byte Swap Enable</td>
<td>H<a class="headerlink" href="#out_axi_ms_byte_swp" title="Permalink to this row"></a></td>
</tr>
<tr id="in_axi_ms_wrd_swp"><td>[1]</td>
<td><a href="#in_axi_ms_wrd_swp.desc">in_axi_ms_wrd_swp</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Master AXI Input Data Bus Word Swap Enable</td>
<td>H<a class="headerlink" href="#in_axi_ms_wrd_swp" title="Permalink to this row"></a></td>
</tr>
<tr id="in_axi_ms_byte_swp"><td>[0]</td>
<td><a href="#in_axi_ms_byte_swp.desc">in_axi_ms_byte_swp</a></td>
<td>rw</td>
<td>0x0</td>
<td></td>
<td>Master AXI Input Data Bus Byte Swap Enable</td>
<td>H<a class="headerlink" href="#in_axi_ms_byte_swp" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<h2>Field Descriptions</h2>
<h3 id="axi_xmit_resp_max.desc">axi_xmit_resp_max - AXI Maximum Outstanding Write Respond Queue<a class="headerlink" href="#axi_xmit_resp_max.desc" title="Permalink to this headline"></a></h3>
<p>This field provides the maximum outstanding AXI Write Transaction<p></p>
Response Queue. When the maximum outstanding AXI Write Transaction Response Queue is not full, the new AXI write transaction can start after the current write data transfer completes w/o waiting for the response phase to complete.<p></p>
</p>
<h3 id="axi_data_par_ena.desc">axi_data_par_ena - AXI Data Parity Check Enable<a class="headerlink" href="#axi_data_par_ena.desc" title="Permalink to this headline"></a></h3>
<p>When this is set, AXI Data Bus Parity check is enabled.<p></p>
</p>
<h3 id="axi_wdata_par_even.desc">axi_wdata_par_even - AXI Write Data Even Parity<a class="headerlink" href="#axi_wdata_par_even.desc" title="Permalink to this headline"></a></h3>
<p>When this is set, AXI Write Data Bus Even Parity mode is selected.<p></p>
</p>
<h3 id="axi_rdata_par_even.desc">axi_rdata_par_even - AXI Read Data Even Parity<a class="headerlink" href="#axi_rdata_par_even.desc" title="Permalink to this headline"></a></h3>
<p>When this is set, AXI Read Data Bus Even Parity mode is selected.<p></p>
</p>
<h3 id="link_list_swap_dis.desc">link_list_swap_dis - Disable Word/Byte Swap During Link List<a class="headerlink" href="#link_list_swap_dis.desc" title="Permalink to this headline"></a></h3>
<p>When this is set, the IN_AXI_MS_BYTE_SWP and<p></p>
IN_AXI_MS_WRD_SWP are disable during Link List Read operation.<p></p>
This is useful when the Link Lists stored in the system memory as little endian compared to the big endian of the data format.<p></p>
</p>
<h3 id="dma_loop_back_en.desc">dma_loop_back_en - DMA Loop Back Enable<a class="headerlink" href="#dma_loop_back_en.desc" title="Permalink to this headline"></a></h3>
<p>This bit is used for self test mode. When this bit is set, the loop back between Input DMA internal bus and the Output DMA internal bus is enabled.<p></p>
</p>
<h3 id="out_axi_ms_wrd_swp.desc">out_axi_ms_wrd_swp - Master AXI Output Data Bus Word Swap Enable<a class="headerlink" href="#out_axi_ms_wrd_swp.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the upper and lower words of the 64 bit output data bus are swapped.<p></p>
</p>
<h3 id="out_axi_ms_byte_swp.desc">out_axi_ms_byte_swp - Master AXI Output Data Bus Byte Swap Enable<a class="headerlink" href="#out_axi_ms_byte_swp.desc" title="Permalink to this headline"></a></h3>
<p>Within the 32-bit upper and lower words of the output data bus, the bytes are swapped. Bits [7:0] are swapped with bits [31:24], and bits [15:8] are swapped with bits [23:16].<p></p>
</p>
<h3 id="in_axi_ms_wrd_swp.desc">in_axi_ms_wrd_swp - Master AXI Input Data Bus Word Swap Enable<a class="headerlink" href="#in_axi_ms_wrd_swp.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the upper and lower word sof the 64 bit input data bus are swapped.<p></p>
</p>
<h3 id="in_axi_ms_byte_swp.desc">in_axi_ms_byte_swp - Master AXI Input Data Bus Byte Swap Enable<a class="headerlink" href="#in_axi_ms_byte_swp.desc" title="Permalink to this headline"></a></h3>
<p>Within the 32-bit upper and lower words of the output data bus, the bytes are swapped. Bits [7:0] are swapped with bits [31:24], and bits [15:8] are swapped with bits [23:16].<p></p>
</p>
</body>
</html>