Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jun  3 18:03:54 2019
| Host         : LAPTOP-I6CLNL9U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             144 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------+--------------------+------------------+----------------+
|      Clock Signal     |       Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------+--------------------+------------------+----------------+
|  clk1/clk             |                           | clk1/clk_out_reg_0 |                1 |              2 |
|  clk1/clk             | count/NUM0/value_reg[0]_2 | clk1/clk_out_reg_0 |                2 |              8 |
|  clk1/clk             | count/NUM2/value_reg[0]_1 | clk1/clk_out_reg_0 |                3 |              8 |
|  clk1/clk             | count/NUM1/value_reg[3]_1 | clk1/clk_out_reg_0 |                2 |              8 |
|  clk1/clk             | count/NUM3/value_reg[0]_0 | clk1/clk_out_reg_0 |                2 |              8 |
|  clk_100mhz_IBUF_BUFG |                           | clk1/clk_out_reg_0 |               20 |            142 |
+-----------------------+---------------------------+--------------------+------------------+----------------+


