

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Tue Dec  7 22:45:05 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15256|    15256| 0.153 ms | 0.153 ms |  15257|  15257|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_correlator_fu_174  |correlator  |    15029|    15029| 0.150 ms | 0.150 ms |  15029|  15029|   none  |
        |grp_filter_fu_243      |filter      |      188|      188| 1.880 us | 1.880 us |    188|    188|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       33|       33|         2|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|   92|   20330|  11182|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    176|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   92|   20348|  11388|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   41|      19|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+----+-------+------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------+------------+---------+----+-------+------+-----+
    |grp_correlator_fu_174  |correlator  |        3|   0|  11296|  6248|    0|
    |grp_filter_fu_243      |filter      |        0|  92|   9034|  4934|    0|
    +-----------------------+------------+---------+----+-------+------+-----+
    |Total                  |            |        3|  92|  20330| 11182|    0|
    +-----------------------+------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |correlators_output_final_U  |correlators_output_final  |        1|  0|   0|    0|    33|   32|     1|         1056|
    |temp_output_V_U             |temp_output_V             |        1|  0|   0|    0|   170|   36|     1|         6120|
    +----------------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                          |        2|  0|   0|    0|   203|   68|     2|         7176|
    +----------------------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_256_p2       |     +    |   0|  0|  15|           6|           1|
    |icmp_ln29_fu_250_p2      |   icmp   |   0|  0|  11|           6|           6|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  30|          15|          10|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |correlators_output_final_address0  |  15|          3|    6|         18|
    |correlators_output_final_ce0       |  15|          3|    1|          3|
    |correlators_output_final_we0       |   9|          2|    1|          2|
    |i_reg_163                          |   9|          2|    6|         12|
    |temp_output_V_address0             |  21|          4|    8|         32|
    |temp_output_V_ce0                  |  21|          4|    1|          4|
    |temp_output_V_d0                   |  15|          3|   36|        108|
    |temp_output_V_we0                  |  15|          3|    1|          3|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 176|         35|   62|        193|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |grp_correlator_fu_174_ap_start_reg  |  1|   0|    1|          0|
    |grp_filter_fu_243_ap_start_reg      |  1|   0|    1|          0|
    |i_reg_163                           |  6|   0|    6|          0|
    |icmp_ln29_reg_277                   |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 18|   0|   18|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   e2e_system  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   e2e_system  | return value |
|output_signal         | out |   32|   ap_vld   | output_signal |    pointer   |
|output_signal_ap_vld  | out |    1|   ap_vld   | output_signal |    pointer   |
|input_signal          |  in |   32|   ap_none  |  input_signal |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

