Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 15:35:32 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 3096 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__2/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__6/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__6/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__7/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dj1/slowclk/slowclock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dpt1/depth_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.195      -16.683                     28                  373        0.261        0.000                      0                  373        3.000        0.000                       0                   190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 3.961        0.000                      0                  121        0.261        0.000                      0                  121        3.000        0.000                       0                   100  
  clk_out1_clk_wiz_0       -1.195      -16.683                     28                  252        0.264        0.000                      0                  252        4.130        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 1.200ns (20.025%)  route 4.792ns (79.975%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.626     5.147    vc1/CLK_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          1.186     6.789    vc1/count2_reg[5]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.913 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.665     7.578    vc1/sclk_i_24_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.702 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.473     8.175    vc1/sclk_i_23_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.713     9.012    vc1/sclk_i_17_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.136 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           1.014    10.150    vc1/sclk_i_13_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.274 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.741    11.015    vc1/sclk_i_5_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.139 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    11.139    vc1/sclk_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y53         FDRE (Setup_fdre_C_D)        0.029    15.101    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y53         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y54         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y54         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.756%)  route 2.557ns (82.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.732     6.274    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.370 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.825     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y54         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.469    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.727    clr1/slowclk/counter_reg[15]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.730    clr1/slowclk/counter_reg[11]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.983    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clr1/slowclk/counter_reg[3]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.985    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.755    c0/J_MIC3_Pin1_OBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.800    c0/SLOW_CLK_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.474    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  grd1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  grd1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.783    grd1/slowclk/clock
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X1Y13          FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.988    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.729    clr1/slowclk/counter_reg[19]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.981    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.588     1.471    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clr1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.732    clr1/slowclk/counter_reg[7]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clr1/slowclk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[4]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  clr1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.984    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    clr1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.725    clr1/slowclk/counter_reg[20]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clr1/slowclk/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[20]_i_1_n_7
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.853     1.980    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  clr1/slowclk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clr1/slowclk/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.727    clr1/slowclk/counter_reg[8]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  clr1/slowclk/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    clr1/slowclk/counter_reg[8]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  clr1/slowclk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.983    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  clr1/slowclk/counter_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    clr1/slowclk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.469    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clr1/slowclk/counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.726    clr1/slowclk/counter_reg[12]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  clr1/slowclk/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    clr1/slowclk/counter_reg[12]_i_1_n_7
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    clr1/slowclk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y46     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y48     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y48     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y46     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y46     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y46     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y46     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y47     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y48     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y48     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53     vc1/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y55     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y55     vc1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53     vc1/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53     vc1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y53     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y54     vc1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y54     vc1/count2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.195ns,  Total Violation      -16.683ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.377ns  (logic 3.247ns (31.290%)  route 7.130ns (68.710%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.456    15.395    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.124    15.519 r  d3/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    15.519    d3/VGA_CONTROL_n_435
    SLICE_X7Y28          FDRE                                         r  d3/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    14.324    d3/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.373ns  (logic 3.247ns (31.302%)  route 7.126ns (68.697%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.452    15.391    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.124    15.515 r  d3/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    15.515    d3/VGA_CONTROL_n_433
    SLICE_X7Y28          FDRE                                         r  d3/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    14.322    d3/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.371ns  (logic 3.247ns (31.307%)  route 7.124ns (68.693%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.450    15.390    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X4Y28          LUT4 (Prop_lut4_I1_O)        0.124    15.514 r  d3/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    15.514    d3/VGA_CONTROL_n_436
    SLICE_X4Y28          FDRE                                         r  d3/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X4Y28          FDRE                                         r  d3/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    14.322    d3/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 -1.191    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.360ns  (logic 3.247ns (31.343%)  route 7.113ns (68.657%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.438    15.378    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.124    15.502 r  d3/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    15.502    d3/VGA_CONTROL_n_430
    SLICE_X7Y28          FDRE                                         r  d3/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    14.324    d3/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -15.502    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 3.247ns (31.346%)  route 7.112ns (68.654%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.437    15.377    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.124    15.501 r  d3/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.501    d3/VGA_CONTROL_n_438
    SLICE_X7Y28          FDRE                                         r  d3/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.032    14.325    d3/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -15.501    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 3.242ns (31.257%)  route 7.130ns (68.743%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.456    15.395    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.119    15.514 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    15.514    d3/VGA_CONTROL_n_437
    SLICE_X7Y28          FDRE                                         r  d3/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    14.368    d3/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 3.241ns (31.263%)  route 7.126ns (68.737%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.452    15.391    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.118    15.509 r  d3/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    15.509    d3/VGA_CONTROL_n_434
    SLICE_X7Y28          FDRE                                         r  d3/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    14.368    d3/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.365ns  (logic 3.241ns (31.268%)  route 7.124ns (68.732%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.450    15.390    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.118    15.508 r  d3/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    15.508    d3/VGA_CONTROL_n_398
    SLICE_X4Y28          FDRE                                         r  d3/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X4Y28          FDRE                                         r  d3/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    14.368    d3/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 3.243ns (31.316%)  route 7.113ns (68.684%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.438    15.378    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.120    15.498 r  d3/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    15.498    d3/VGA_CONTROL_n_432
    SLICE_X7Y28          FDRE                                         r  d3/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    14.368    d3/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 3.240ns (31.299%)  route 7.112ns (68.701%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.621     5.142    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y21          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1133, routed)        1.598     7.196    d1/Sample_Memory_reg_960_1023_0_2/ADDRB0
    SLICE_X12Y19         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.320 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.255     8.576    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.700 f  d1/VGA_RED[3]_i_202/O
                         net (fo=1, routed)           0.000     8.700    d1/VGA_RED[3]_i_202_n_0
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.917 f  d1/VGA_RED_reg[3]_i_116/O
                         net (fo=1, routed)           0.631     9.547    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.299     9.846 f  d3/VGA_CONTROL/VGA_RED[3]_i_53/O
                         net (fo=3, routed)           0.413    10.259    d3/VGA_CONTROL/VGA_RED[3]_i_53_n_0
    SLICE_X15Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.383 r  d3/VGA_CONTROL/VGA_RED[3]_i_48/O
                         net (fo=9, routed)           0.319    10.702    d3/VGA_CONTROL/VGA_RED[3]_i_48_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.826 r  d3/VGA_CONTROL/VGA_RED[3]_i_45/O
                         net (fo=11, routed)          0.662    11.488    d3/VGA_CONTROL/VGA_RED[3]_i_45_n_0
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.612 r  d3/VGA_CONTROL/VGA_RED[3]_i_127/O
                         net (fo=1, routed)           0.000    11.612    d3/VGA_CONTROL/VGA_RED[3]_i_127_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.013 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.013    d3/VGA_CONTROL/VGA_RED_reg[3]_i_59_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.127    d3/VGA_CONTROL/VGA_RED_reg[3]_i_37_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.398 r  d3/VGA_CONTROL/VGA_RED_reg[3]_i_60/CO[0]
                         net (fo=1, routed)           0.609    13.007    d3/VGA_CONTROL_n_72
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.373    13.380 r  d3/VGA_RED[3]_i_35/O
                         net (fo=1, routed)           0.264    13.644    d3/VGA_RED[3]_i_35_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.768 r  d3/VGA_RED[3]_i_20/O
                         net (fo=1, routed)           0.516    14.284    d3/VGA_RED[3]_i_20_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.408 f  d3/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.408    14.816    d3/VGA_CONTROL/v_cntr_reg_reg[7]_2
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    14.940 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.437    15.377    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y28          LUT4 (Prop_lut4_I1_O)        0.117    15.494 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    15.494    d3/VGA_CONTROL_n_439
    SLICE_X7Y28          FDRE                                         r  d3/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          1.505    14.106    d3/CLK_VGA
    SLICE_X7Y28          FDRE                                         r  d3/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.366    
                         clock uncertainty           -0.072    14.293    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    14.368    d3/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=48, routed)          0.120     1.725    d3/VGA_CONTROL/out[10]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.494%)  route 0.213ns (56.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.588     1.471    d3/VGA_CONTROL/clk_out1
    SLICE_X2Y31          FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.213     1.848    d3/VGA_VERT_SYNC
    SLICE_X7Y31          FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.855     1.982    d3/CLK_VGA
    SLICE_X7Y31          FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.070     1.574    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.915%)  route 0.157ns (38.085%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=80, routed)          0.157     1.763    d3/VGA_CONTROL/out[7]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.252ns (57.157%)  route 0.189ns (42.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.557     1.440    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y32         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=100, routed)         0.189     1.770    d3/VGA_CONTROL/VGA_RED_reg[3][6]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X28Y32         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.825     1.952    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y32         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    d3/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.292ns (64.965%)  route 0.157ns (35.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=80, routed)          0.157     1.763    d3/VGA_CONTROL/out[7]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.914 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_6
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/h_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.252ns (55.728%)  route 0.200ns (44.272%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.558     1.441    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y33         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=83, routed)          0.200     1.782    d3/VGA_CONTROL/VGA_RED_reg[3][10]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X28Y33         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.826     1.953    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y33         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    d3/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.249ns (52.698%)  route 0.224ns (47.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.583     1.466    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y22          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=348, routed)         0.224     1.831    d3/VGA_CONTROL/out[6]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.939 r  d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X7Y22          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.851     1.978    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y22          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.105     1.571    d3/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.285ns (60.141%)  route 0.189ns (39.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.557     1.440    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y32         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=100, routed)         0.189     1.770    d3/VGA_CONTROL/VGA_RED_reg[3][6]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.914 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X28Y32         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.825     1.952    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y32         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.285ns (58.739%)  route 0.200ns (41.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.558     1.441    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y33         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=83, routed)          0.200     1.782    d3/VGA_CONTROL/VGA_RED_reg[3][10]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.926 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X28Y33         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.826     1.953    d3/VGA_CONTROL/clk_out1
    SLICE_X28Y33         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.332ns (67.828%)  route 0.157ns (32.172%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=80, routed)          0.157     1.763    d3/VGA_CONTROL/out[7]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.954 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=85, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X7Y23          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.384    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d3/p0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d3/p0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d3/p12/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d3/p12/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d3/p4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d3/p4/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d3/t2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d3/t2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d3/t4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d3/VGA_CLK_108M/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y25     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y31      d3/VGA_CONTROL/v_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y16      d3/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y28      d3/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y28      d3/VGA_BLUE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y28      d3/VGA_BLUE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y28      d3/VGA_BLUE_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y21      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y23      d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y23      d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y23      d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y23      d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y18     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y19      d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X4Y22      d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y22      d3/VGA_CONTROL/h_cntr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y22     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y25      d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



