<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s__core__base" xml:lang="en-US">
<title>Core Definitions</title>
<indexterm><primary>Core Definitions</primary></indexterm>
<para>

<para>Definitions for base addresses, unions, and structures. </para>
 
</para>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___core___function_interface">Functions and Instructions Reference</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s___core___n_v_i_c_functions">NVIC Functions</link></para>

<para>Functions that manage interrupts and exceptions via the NVIC. </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>   (0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>   (0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>   (0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>   (0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>   (0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>   (0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   (0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>   ((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>   ((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>   ((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>   ((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>   ((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>   (0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>   (0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>   (0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>   (0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   (0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>   ((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>   ((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>   ((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>   ((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>   ((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Definitions for base addresses, unions, and structures. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug   ((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01250">1250</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug   ((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01389">1389</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE   (0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01238">1238</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE   (0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01377">1377</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT   ((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</computeroutput></para>
<para>DWT configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01248">1248</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT   ((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</computeroutput></para>
<para>DWT configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01387">1387</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE   (0xE0001000UL)</computeroutput></para>
<para>DWT Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01236">1236</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE   (0xE0001000UL)</computeroutput></para>
<para>DWT Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01375">1375</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM   ((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01247">1247</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM   ((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01386">1386</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE   (0xE0000000UL)</computeroutput></para>
<para>ITM Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01235">1235</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE   (0xE0000000UL)</computeroutput></para>
<para>ITM Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01374">1374</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00476">476</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00583">583</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01246">1246</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC   ((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01385">1385</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00471">471</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00578">578</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01240">1240</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01379">1379</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00474">474</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00581">581</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01244">1244</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB   ((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01383">1383</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00472">472</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00579">579</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01241">1241</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01380">1380</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB   ((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01243">1243</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB   ((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01382">1382</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE   (0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00469">469</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE   (0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00576">576</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE   (0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01234">1234</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE   (0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01373">1373</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00475">475</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00582">582</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01245">1245</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick   ((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01384">1384</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00470">470</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00577">577</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01239">1239</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE   (<link linkend="_group___c_m_s_i_s__core__base_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01378">1378</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI   ((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</computeroutput></para>
<para>TPI configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01249">1249</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI   ((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</computeroutput></para>
<para>TPI configuration struct 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01388">1388</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE   (0xE0040000UL)</computeroutput></para>
<para>TPI Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01237">1237</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE   (0xE0040000UL)</computeroutput></para>
<para>TPI Base Address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01376">1376</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
</section>
</section>
