
---------- Begin Simulation Statistics ----------
simSeconds                                   1.169141                       # Number of seconds simulated (Second)
simTicks                                 1169141249500                       # Number of ticks simulated (Tick)
finalTick                                1169141249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2769.92                       # Real time elapsed on the host (Second)
hostTickRate                                422085023                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2277656                       # Number of bytes of host memory used (Byte)
simInsts                                    200000000                       # Number of instructions simulated (Count)
simOps                                      251896233                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    72204                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      90940                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2338282500                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              11.691413                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.085533                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       353469821                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       18                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      348262103                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    806                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            101573574                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         361763654                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1412095622                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.246628                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.630127                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1170216275     82.87%     82.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 166109455     11.76%     94.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  55676803      3.94%     98.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10991744      0.78%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7879925      0.56%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1051852      0.07%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    142139      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     27416      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                        13      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1412095622                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                3979851    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   108      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     108872468     31.26%     31.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     15440522      4.43%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     35.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp      4033555      1.16%     36.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     36.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     36.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc      4033575      1.16%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     38.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    163366597     46.91%     84.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     52515386     15.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      348262103                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.148939                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3979959                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011428                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2112600593                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               455052654                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       284197776                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   352242062                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    392105                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        32107150                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       926186878                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      119594757                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      74648303                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     64997962                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     55758624                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           182      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          210      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           24      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     16010571     78.69%     78.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      4335187     21.31%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           72      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       20346246                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return           65      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          103      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           17      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4569148     76.32%     76.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1417119     23.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           11      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       5986463                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           89      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            8      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1602957     99.99%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           61      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           42      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1603163                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          117      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          107      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            7      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     11441421     79.68%     79.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2918067     20.32%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           61      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     14359780                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            6      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           55      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            7      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1600897     99.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           31      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           42      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1601038                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      8865412     43.57%     43.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     11480633     56.43%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          182      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           19      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     20346246                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       947955     59.13%     59.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       655202     40.87%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1603163                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          16010581                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      7146073                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1603163                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            261                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       947965                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        655198                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             20346246                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               947915                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                20344950                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999936                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             274                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              96                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               77                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          182      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          210      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           24      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     16010571     78.69%     78.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      4335187     21.31%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           72      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     20346246                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          181     13.97%     13.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          135     10.42%     24.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           24      1.85%     26.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond          798     61.57%     87.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           86      6.64%     94.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.44% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           72      5.56%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          1296                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           89      0.01%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       947765     99.98%     99.99% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           61      0.01%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       947915                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           89      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       947765     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           61      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       947915                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           96                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           19                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           77                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           50                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          146                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                  305                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                    302                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                191                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    111                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 111                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       101665331                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1603006                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1398809823                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.180079                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.824713                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1284280896     91.81%     91.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        61403712      4.39%     96.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        29878704      2.14%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3556966      0.25%     98.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5522348      0.39%     98.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1911023      0.14%     99.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3874815      0.28%     99.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1880054      0.13%     99.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         6501305      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1398809823                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   114                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     93172877     36.99%     36.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     13018171      5.17%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp      4026891      1.60%     43.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc      4026908      1.60%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     45.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     85754857     34.04%     79.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     51896529     20.60%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    251896233                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6501305                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            200000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              251896233                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      200000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        251896233                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 11.691413                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.085533                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          137651386                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         229482963                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         85754857                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        51896529                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     93172877     36.99%     36.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     13018171      5.17%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     42.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp      4026891      1.60%     43.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     43.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     43.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc      4026908      1.60%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     45.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     85754857     34.04%     79.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     51896529     20.60%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    251896233                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     14359780                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     14359595                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          185                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     11441430                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2918350                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          114                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          117                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                790705730                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             566908455                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  43536387                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               9335875                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1609175                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10842918                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   157                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              359396879                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   697                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           347869998                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                    10                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         15858440                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       163238176                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       52515242                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.148772                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     1346341294                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     110789138                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     407067207                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    215933323                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         215753418                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    241545035                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      4026908                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads      16134269                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     16330633                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           11480830                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     253669557                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3218664                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1731                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles      2267620                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  20776839                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1457377                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1412095622                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.263873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.367029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1355205139     95.97%     95.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3539751      0.25%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2138267      0.15%     96.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3140647      0.22%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2628601      0.19%     96.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3966481      0.28%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1444570      0.10%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3896069      0.28%     97.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 36136097      2.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1412095622                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             293453022                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.125499                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           20346246                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.008701                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles   1154547382                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1609175                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  369141490                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 26761689                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              353469849                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  165                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                119594757                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                74648303                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    13                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   9917632                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  9399332                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           9241                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         655210                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       947821                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1603031                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                284198010                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               284197776                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 210068642                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 342056665                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.121541                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.614134                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    22150254                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                33839887                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                9241                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               22751773                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               134890                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               72106218                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           85754827                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             91.326330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            79.221988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               18331085     21.38%     21.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              2939202      3.43%     24.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49              1726094      2.01%     26.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  681      0.00%     26.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     26.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89             10732414     12.52%     39.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99             13721524     16.00%     55.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            9399886     10.96%     66.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            8082026      9.42%     75.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129            5675047      6.62%     82.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            3400165      3.96%     86.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            2328139      2.71%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            2184574      2.55%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1802706      2.10%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            1564644      1.82%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189            1102545      1.29%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             829203      0.97%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             333329      0.39%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             267420      0.31%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             214538      0.25%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             111196      0.13%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              82125      0.10%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              83138      0.10%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              74200      0.09%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              70621      0.08%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              57374      0.07%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              35957      0.04%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           604993      0.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1295                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             85754827                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1609175                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                794925929                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               520574442                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1628                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  46353684                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              48630764                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              355667624                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents               42507031                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4892140                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  62276                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           424917656                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1803612986                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                440158096                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 20120459                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             303916245                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                121001361                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      13                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  75780442                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1745869939                       # The number of ROB reads (Count)
system.cpu.rob.writes                       720408962                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                200000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  251896233                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     8                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  20776839.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  80420050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001617981134                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        154964                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        154964                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            235239906                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             2337500                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    103421191                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    51896498                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  103421191                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  51896498                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 4712008                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               49408792                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        4.46                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                    134                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                     31                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2               47659333                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               34984854                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               20776839                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                    21                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    10                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2              51896308                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                   159                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 15478702                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 19441216                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                 17961475                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                 15710628                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                 12487354                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                  8994976                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                  4372321                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                  2597924                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                  1054787                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   459103                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  125960                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   20279                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    3738                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     640                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                    2531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    3812                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                   96300                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  146015                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  156805                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  157944                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  158221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  159512                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  162819                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  163041                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  167973                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  165746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  162911                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  158130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  157224                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  157337                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  155915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  155145                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                     259                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       154964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      636.979705                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     631.014900                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      85.995870                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319           24      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351           78      0.05%      0.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383          236      0.15%      0.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-415          639      0.41%      0.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::416-447         1460      0.94%      1.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-479         3081      1.99%      3.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-511         5846      3.77%      7.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-543         9557      6.17%     13.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::544-575        14544      9.39%     22.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-607        19918     12.85%     35.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::608-639        23637     15.25%     50.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-671        23375     15.08%     66.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::672-703        19604     12.65%     78.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-735        13987      9.03%     87.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::736-767         9239      5.96%     93.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-799         5110      3.30%     97.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::800-831         2662      1.72%     98.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-863         1169      0.75%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::864-895          518      0.33%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-927          176      0.11%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::928-959           68      0.04%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::960-991           22      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::992-1023            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1055            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1184-1215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-1951            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         154964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       154964                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.053083                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.049972                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.330057                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            150509     97.13%     97.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1434      0.93%     98.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2294      1.48%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               706      0.46%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                19      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         154964                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                301568512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1800234056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             207586545                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1539791754.64888954                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               177554718.12219214                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1169141248000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                        7527.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   1329717696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    451668328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      9950602                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1137345634.300964832306                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 386324858.688513815403                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 8511034.919224275276                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     20776839                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     82644352                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     51896498                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 553728553610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 2733555518168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 66614129060040                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26651.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     33076.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1283595.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   1329717696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    470516356                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1800234052                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   1329717696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   1329717696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    207586545                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    207586545                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      20776839                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      82644351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        103421190                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     51896498                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        51896498                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1137345634                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       402446117                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1539791751                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1137345634                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1137345634                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      177554718                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         177554718                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1137345634                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      580000835                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1717346469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              98709183                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              2487650                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0      21372893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        599339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        601058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        600992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        600004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        602401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        601679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        602013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        601720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        604812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       606406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       605098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       606536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       605401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       605755                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       605856                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       606021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       601748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       600684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       601884                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       603750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       602716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       602121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       601093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       604681                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       602126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       601907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       599964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28     59264757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       597527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       598679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       597562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         73384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         73942                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         73592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         73788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         73854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         74328                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         73742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         73717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         73616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         74150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        74443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        74471                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        74186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        74027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        74618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        74191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16        73797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17        74126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18        74168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19        74477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20        73696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21        74284                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22        73669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23        73770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24        73792                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25        74419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26        73908                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27        73681                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       194939                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29        74129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30        73426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31        73320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             1560663042742                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           328898997756                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        3287284071778                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15810.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33302.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             90908691                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             2314660                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      7973476                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   812.267473                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   638.576624                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   355.830750                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       673715      8.45%      8.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       589596      7.39%     15.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       276205      3.46%     19.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       207852      2.61%     21.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       195172      2.45%     24.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       187638      2.35%     26.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       135946      1.70%     28.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       111715      1.40%     29.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      5595637     70.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      7973476                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         6317387712                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       159209600                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              5403.442668                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               136.176531                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    28.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                28.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.71                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     4409576943.406934                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     7784591037.550757                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    83444475325.412582                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   2793237897.743781                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 101487821039.247803                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 546386832175.859558                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 4406642093.807158                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   750713176513.228149                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    642.106484                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4799378918                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  52556700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1111785170582                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     8024079523.824148                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     14165578285.290291                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    187305179627.324280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   3075267760.656464                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 101487821039.247803                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 544223263283.893860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 5900273410.225071                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   864181462930.466675                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    739.159159                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3583257904                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  52556700000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1113001291596                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq            103421158                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           103421158                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            51896494                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           51896494                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                 29                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                29                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq              4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     41553677                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    269081697                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               310635374                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   1329717632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    678102893                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2007820525                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          155317689                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                155317689    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            155317689                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1169141249500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        103607093500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        53437106380                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       115604140928                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
