{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753137066398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753137066409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 15:31:06 2025 " "Processing started: Mon Jul 21 15:31:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753137066409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137066409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137066409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753137066873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753137066873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_rc4_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_rc4_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137078007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137078007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137078297 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137078297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137078297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753137078334 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "secret_key simple_rc4_solution.sv(34) " "Verilog HDL warning at simple_rc4_solution.sv(34): object secret_key used but never assigned" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753137078335 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(63) " "Verilog HDL assignment warning at simple_rc4_solution.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078335 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(64) " "Verilog HDL assignment warning at simple_rc4_solution.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078335 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(65) " "Verilog HDL assignment warning at simple_rc4_solution.sv(65): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078335 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(66) " "Verilog HDL assignment warning at simple_rc4_solution.sv(66): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078336 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(67) " "Verilog HDL assignment warning at simple_rc4_solution.sv(67): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078336 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(68) " "Verilog HDL assignment warning at simple_rc4_solution.sv(68): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078336 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "secret_key 0 simple_rc4_solution.sv(34) " "Net \"secret_key\" at simple_rc4_solution.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753137078336 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR simple_rc4_solution.sv(4) " "Output port \"LEDR\" at simple_rc4_solution.sv(4) has no driver" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753137078336 "|ksa"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE task_1.sv(9) " "Verilog HDL Declaration information at task_1.sv(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753137078368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "task_1.sv 1 1 " "Using design file task_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 task_1 " "Found entity 1: task_1" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137078369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753137078369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_1 task_1:inst_task_1 " "Elaborating entity \"task_1\" for hierarchy \"task_1:inst_task_1\"" {  } { { "simple_rc4_solution.sv" "inst_task_1" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137078369 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "counter task_1.sv(21) " "Verilog HDL warning at task_1.sv(21): object counter used but never assigned" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753137078370 "|ksa|task_1:inst_task_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 task_1.sv(32) " "Verilog HDL assignment warning at task_1.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753137078370 "|ksa|task_1:inst_task_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "counter 0 task_1.sv(21) " "Net \"counter\" at task_1.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753137078370 "|ksa|task_1:inst_task_1"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753137078381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753137078381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_rc4_solution.sv" "SevenSegmentDisplayDecoder_inst0" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137078382 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753137078733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753137078783 "|ksa|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753137078783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137078818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753137079004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753137079004 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1753137079043 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1753137079043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1753137079059 "|ksa|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1753137079059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753137079059 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753137079059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753137079059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753137079090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 21 15:31:19 2025 " "Processing ended: Mon Jul 21 15:31:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753137079090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753137079090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753137079090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753137079090 ""}
