Protel Design System Design Rule Check
PCB File : C:\Users\LE TUAN THANH\Downloads\tai lieu\ÐHBK\Nãm 4\233\Project\PCB\PCB_DOAN2\PCB1.PcbDoc
Date     : 02/07/2024
Time     : 12:48:23 CH

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.2mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.7mm) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-25(91.22mm,56.432mm) on Top Layer And Pad U2-26(91.22mm,56.932mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-26(91.22mm,56.932mm) on Top Layer And Pad U2-27(91.22mm,57.432mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-27(91.22mm,57.432mm) on Top Layer And Pad U2-28(91.22mm,57.932mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-28(91.22mm,57.932mm) on Top Layer And Pad U2-29(91.22mm,58.432mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-29(91.22mm,58.432mm) on Top Layer And Pad U2-30(91.22mm,58.932mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-30(91.22mm,58.932mm) on Top Layer And Pad U2-31(91.22mm,59.432mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-31(91.22mm,59.432mm) on Top Layer And Pad U2-32(91.22mm,59.932mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-32(91.22mm,59.932mm) on Top Layer And Pad U2-33(91.22mm,60.432mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-33(91.22mm,60.432mm) on Top Layer And Pad U2-34(91.22mm,60.932mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-34(91.22mm,60.932mm) on Top Layer And Pad U2-35(91.22mm,61.432mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-35(91.22mm,61.432mm) on Top Layer And Pad U2-36(91.22mm,61.932mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-37(89.745mm,63.407mm) on Top Layer And Pad U2-38(89.245mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-38(89.245mm,63.407mm) on Top Layer And Pad U2-39(88.745mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-39(88.745mm,63.407mm) on Top Layer And Pad U2-40(88.245mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-40(88.245mm,63.407mm) on Top Layer And Pad U2-41(87.745mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-41(87.745mm,63.407mm) on Top Layer And Pad U2-42(87.245mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-42(87.245mm,63.407mm) on Top Layer And Pad U2-43(86.745mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-43(86.745mm,63.407mm) on Top Layer And Pad U2-44(86.245mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-44(86.245mm,63.407mm) on Top Layer And Pad U2-45(85.745mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-45(85.745mm,63.407mm) on Top Layer And Pad U2-46(85.245mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-46(85.245mm,63.407mm) on Top Layer And Pad U2-47(84.745mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U2-47(84.745mm,63.407mm) on Top Layer And Pad U2-48(84.245mm,63.407mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
Rule Violations :22

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (114.478mm,70.843mm) on Top Overlay And Pad USB1-5(114.474mm,72.657mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad AMS1-1(87.397mm,44.083mm) on Top Layer And Text "C7" (84.83mm,43.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-1(87.397mm,44.083mm) on Top Layer And Track (88.897mm,38.433mm)(88.897mm,45.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad AMS1-2(87.397mm,41.783mm) on Top Layer And Text "C7" (84.83mm,43.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-2(87.397mm,41.783mm) on Top Layer And Track (88.897mm,38.433mm)(88.897mm,45.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-3(87.397mm,39.483mm) on Top Layer And Track (88.897mm,38.433mm)(88.897mm,45.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(70.683mm,64.643mm) on Top Layer And Track (70.002mm,62.789mm)(70.002mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(70.683mm,64.643mm) on Top Layer And Track (70.002mm,65.354mm)(70.002mm,66.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(63.683mm,64.643mm) on Top Layer And Track (64.364mm,62.789mm)(64.364mm,63.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(63.683mm,64.643mm) on Top Layer And Track (64.364mm,65.354mm)(64.364mm,66.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-1(63.881mm,38.862mm) on Top Layer And Track (62.027mm,39.543mm)(63.17mm,39.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-1(63.881mm,38.862mm) on Top Layer And Track (64.592mm,39.543mm)(65.735mm,39.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-2(63.881mm,45.862mm) on Top Layer And Track (62.027mm,45.181mm)(63.17mm,45.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-2(63.881mm,45.862mm) on Top Layer And Track (64.592mm,45.181mm)(65.735mm,45.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT3-1(69.342mm,38.847mm) on Top Layer And Track (67.488mm,39.528mm)(68.631mm,39.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT3-1(69.342mm,38.847mm) on Top Layer And Track (70.053mm,39.528mm)(71.196mm,39.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT3-2(69.342mm,45.847mm) on Top Layer And Track (67.488mm,45.166mm)(68.631mm,45.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT3-2(69.342mm,45.847mm) on Top Layer And Track (70.053mm,45.166mm)(71.196mm,45.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C10-1(102.489mm,50.788mm) on Top Layer And Track (101.905mm,48.666mm)(101.905mm,51.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C10-1(102.489mm,50.788mm) on Top Layer And Track (101.905mm,51.384mm)(103.073mm,51.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-1(102.489mm,50.788mm) on Top Layer And Track (102.083mm,49.936mm)(102.083mm,50.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-1(102.489mm,50.788mm) on Top Layer And Track (102.895mm,49.936mm)(102.895mm,50.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C10-1(102.489mm,50.788mm) on Top Layer And Track (103.073mm,48.666mm)(103.073mm,51.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C10-2(102.489mm,49.288mm) on Top Layer And Track (101.905mm,48.666mm)(101.905mm,51.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C10-2(102.489mm,49.288mm) on Top Layer And Track (101.905mm,48.666mm)(103.073mm,48.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-2(102.489mm,49.288mm) on Top Layer And Track (102.083mm,49.936mm)(102.083mm,50.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-2(102.489mm,49.288mm) on Top Layer And Track (102.895mm,49.936mm)(102.895mm,50.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C10-2(102.489mm,49.288mm) on Top Layer And Track (103.073mm,48.666mm)(103.073mm,51.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C1-1(66.56mm,60.706mm) on Top Layer And Track (65.964mm,60.122mm)(65.964mm,61.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(66.56mm,60.706mm) on Top Layer And Track (65.964mm,60.122mm)(68.682mm,60.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(66.56mm,60.706mm) on Top Layer And Track (65.964mm,61.29mm)(68.682mm,61.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(66.56mm,60.706mm) on Top Layer And Track (67.208mm,60.3mm)(67.412mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(66.56mm,60.706mm) on Top Layer And Track (67.208mm,61.112mm)(67.412mm,61.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-1(98.449mm,53.721mm) on Top Layer And Track (97.853mm,53.137mm)(100.571mm,53.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C11-1(98.449mm,53.721mm) on Top Layer And Track (97.853mm,53.137mm)(97.853mm,54.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-1(98.449mm,53.721mm) on Top Layer And Track (97.853mm,54.305mm)(100.571mm,54.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-1(98.449mm,53.721mm) on Top Layer And Track (99.097mm,53.315mm)(99.301mm,53.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-1(98.449mm,53.721mm) on Top Layer And Track (99.097mm,54.127mm)(99.301mm,54.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C11-2(99.949mm,53.721mm) on Top Layer And Track (100.571mm,53.137mm)(100.571mm,54.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-2(99.949mm,53.721mm) on Top Layer And Track (97.853mm,53.137mm)(100.571mm,53.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C11-2(99.949mm,53.721mm) on Top Layer And Track (97.853mm,54.305mm)(100.571mm,54.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(99.949mm,53.721mm) on Top Layer And Track (99.097mm,53.315mm)(99.301mm,53.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(99.949mm,53.721mm) on Top Layer And Track (99.097mm,54.127mm)(99.301mm,54.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(68.06mm,60.706mm) on Top Layer And Track (65.964mm,60.122mm)(68.682mm,60.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(68.06mm,60.706mm) on Top Layer And Track (65.964mm,61.29mm)(68.682mm,61.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(68.06mm,60.706mm) on Top Layer And Track (67.208mm,60.3mm)(67.412mm,60.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(68.06mm,60.706mm) on Top Layer And Track (67.208mm,61.112mm)(67.412mm,61.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-2(68.06mm,60.706mm) on Top Layer And Track (68.682mm,60.122mm)(68.682mm,61.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C12-1(98.449mm,56.007mm) on Top Layer And Track (97.853mm,55.423mm)(100.571mm,55.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C12-1(98.449mm,56.007mm) on Top Layer And Track (97.853mm,55.423mm)(97.853mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C12-1(98.449mm,56.007mm) on Top Layer And Track (97.853mm,56.591mm)(100.571mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-1(98.449mm,56.007mm) on Top Layer And Track (99.097mm,55.601mm)(99.301mm,55.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-1(98.449mm,56.007mm) on Top Layer And Track (99.097mm,56.413mm)(99.301mm,56.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C12-2(99.949mm,56.007mm) on Top Layer And Track (100.571mm,55.423mm)(100.571mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C12-2(99.949mm,56.007mm) on Top Layer And Track (97.853mm,55.423mm)(100.571mm,55.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C12-2(99.949mm,56.007mm) on Top Layer And Track (97.853mm,56.591mm)(100.571mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(99.949mm,56.007mm) on Top Layer And Track (99.097mm,55.601mm)(99.301mm,55.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(99.949mm,56.007mm) on Top Layer And Track (99.097mm,56.413mm)(99.301mm,56.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C13-1(50.038mm,53.848mm) on Top Layer And Track (47.916mm,53.264mm)(50.634mm,53.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C13-1(50.038mm,53.848mm) on Top Layer And Track (47.916mm,54.432mm)(50.634mm,54.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-1(50.038mm,53.848mm) on Top Layer And Track (49.186mm,53.442mm)(49.39mm,53.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-1(50.038mm,53.848mm) on Top Layer And Track (49.186mm,54.254mm)(49.39mm,54.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C13-1(50.038mm,53.848mm) on Top Layer And Track (50.634mm,53.264mm)(50.634mm,54.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C13-2(48.538mm,53.848mm) on Top Layer And Track (47.916mm,53.264mm)(47.916mm,54.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C13-2(48.538mm,53.848mm) on Top Layer And Track (47.916mm,53.264mm)(50.634mm,53.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C13-2(48.538mm,53.848mm) on Top Layer And Track (47.916mm,54.432mm)(50.634mm,54.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(48.538mm,53.848mm) on Top Layer And Track (49.186mm,53.442mm)(49.39mm,53.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(48.538mm,53.848mm) on Top Layer And Track (49.186mm,54.254mm)(49.39mm,54.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-1(50.026mm,56.007mm) on Top Layer And Track (47.904mm,55.423mm)(50.622mm,55.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-1(50.026mm,56.007mm) on Top Layer And Track (47.904mm,56.591mm)(50.622mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-1(50.026mm,56.007mm) on Top Layer And Track (49.174mm,55.601mm)(49.378mm,55.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-1(50.026mm,56.007mm) on Top Layer And Track (49.174mm,56.413mm)(49.378mm,56.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C14-1(50.026mm,56.007mm) on Top Layer And Track (50.622mm,55.423mm)(50.622mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C14-2(48.526mm,56.007mm) on Top Layer And Track (47.904mm,55.423mm)(47.904mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(48.526mm,56.007mm) on Top Layer And Track (47.904mm,55.423mm)(50.622mm,55.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(48.526mm,56.007mm) on Top Layer And Track (47.904mm,56.591mm)(50.622mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(48.526mm,56.007mm) on Top Layer And Track (49.174mm,55.601mm)(49.378mm,55.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(48.526mm,56.007mm) on Top Layer And Track (49.174mm,56.413mm)(49.378mm,56.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(77.973mm,64.897mm) on Top Layer And Track (76.795mm,64.211mm)(77.252mm,64.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(77.973mm,64.897mm) on Top Layer And Track (76.795mm,65.583mm)(77.252mm,65.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-1(77.973mm,64.897mm) on Top Layer And Track (77.394mm,64.005mm)(78.78mm,64.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-1(77.973mm,64.897mm) on Top Layer And Track (77.394mm,65.783mm)(78.78mm,65.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C15-1(77.973mm,64.897mm) on Top Layer And Track (78.78mm,64.005mm)(78.78mm,65.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C15-2(76.073mm,64.897mm) on Top Layer And Track (75.275mm,64.005mm)(75.275mm,65.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-2(76.073mm,64.897mm) on Top Layer And Track (75.275mm,64.005mm)(76.619mm,64.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(76.073mm,64.897mm) on Top Layer And Track (75.275mm,65.783mm)(76.619mm,65.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(76.073mm,64.897mm) on Top Layer And Track (76.795mm,64.211mm)(77.252mm,64.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(76.073mm,64.897mm) on Top Layer And Track (76.795mm,65.583mm)(77.252mm,65.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-1(100.203mm,76.315mm) on Top Layer And Track (100.609mm,75.463mm)(100.609mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-1(100.203mm,76.315mm) on Top Layer And Track (100.787mm,74.193mm)(100.787mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-1(100.203mm,76.315mm) on Top Layer And Track (99.619mm,74.193mm)(99.619mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C16-1(100.203mm,76.315mm) on Top Layer And Track (99.619mm,76.911mm)(100.787mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-1(100.203mm,76.315mm) on Top Layer And Track (99.797mm,75.463mm)(99.797mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(100.203mm,74.815mm) on Top Layer And Track (100.609mm,75.463mm)(100.609mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-2(100.203mm,74.815mm) on Top Layer And Track (100.787mm,74.193mm)(100.787mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C16-2(100.203mm,74.815mm) on Top Layer And Track (99.619mm,74.193mm)(100.787mm,74.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C16-2(100.203mm,74.815mm) on Top Layer And Track (99.619mm,74.193mm)(99.619mm,76.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(100.203mm,74.815mm) on Top Layer And Track (99.797mm,75.463mm)(99.797mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(77.908mm,53.47mm) on Top Layer And Track (76.729mm,52.785mm)(77.186mm,52.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(77.908mm,53.47mm) on Top Layer And Track (76.729mm,54.156mm)(77.186mm,54.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-1(77.908mm,53.47mm) on Top Layer And Track (77.329mm,52.578mm)(78.715mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-1(77.908mm,53.47mm) on Top Layer And Track (77.329mm,54.356mm)(78.715mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C17-1(77.908mm,53.47mm) on Top Layer And Track (78.715mm,52.578mm)(78.715mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C17-2(76.008mm,53.47mm) on Top Layer And Track (75.209mm,52.578mm)(75.209mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-2(76.008mm,53.47mm) on Top Layer And Track (75.209mm,52.578mm)(76.554mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-2(76.008mm,53.47mm) on Top Layer And Track (75.209mm,54.356mm)(76.554mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(76.008mm,53.47mm) on Top Layer And Track (76.729mm,52.785mm)(77.186mm,52.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(76.008mm,53.47mm) on Top Layer And Track (76.729mm,54.156mm)(77.186mm,54.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C18-1(82.193mm,66.04mm) on Top Layer And Track (81.597mm,65.456mm)(81.597mm,66.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-1(82.193mm,66.04mm) on Top Layer And Track (81.597mm,65.456mm)(84.315mm,65.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-1(82.193mm,66.04mm) on Top Layer And Track (81.597mm,66.624mm)(84.315mm,66.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-1(82.193mm,66.04mm) on Top Layer And Track (82.841mm,65.634mm)(83.045mm,65.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-1(82.193mm,66.04mm) on Top Layer And Track (82.841mm,66.446mm)(83.045mm,66.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-2(83.693mm,66.04mm) on Top Layer And Track (81.597mm,65.456mm)(84.315mm,65.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C18-2(83.693mm,66.04mm) on Top Layer And Track (81.597mm,66.624mm)(84.315mm,66.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-2(83.693mm,66.04mm) on Top Layer And Track (82.841mm,65.634mm)(83.045mm,65.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-2(83.693mm,66.04mm) on Top Layer And Track (82.841mm,66.446mm)(83.045mm,66.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C18-2(83.693mm,66.04mm) on Top Layer And Track (84.315mm,65.456mm)(84.315mm,66.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C19-1(82.193mm,68.072mm) on Top Layer And Track (81.597mm,67.488mm)(81.597mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-1(82.193mm,68.072mm) on Top Layer And Track (81.597mm,67.488mm)(84.315mm,67.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-1(82.193mm,68.072mm) on Top Layer And Track (81.597mm,68.656mm)(84.315mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-1(82.193mm,68.072mm) on Top Layer And Track (82.841mm,67.666mm)(83.045mm,67.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-1(82.193mm,68.072mm) on Top Layer And Track (82.841mm,68.478mm)(83.045mm,68.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-2(83.693mm,68.072mm) on Top Layer And Track (81.597mm,67.488mm)(84.315mm,67.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C19-2(83.693mm,68.072mm) on Top Layer And Track (81.597mm,68.656mm)(84.315mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-2(83.693mm,68.072mm) on Top Layer And Track (82.841mm,67.666mm)(83.045mm,67.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-2(83.693mm,68.072mm) on Top Layer And Track (82.841mm,68.478mm)(83.045mm,68.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C19-2(83.693mm,68.072mm) on Top Layer And Track (84.315mm,67.488mm)(84.315mm,68.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-1(95.631mm,63.857mm) on Top Layer And Track (95.047mm,61.735mm)(95.047mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C20-1(95.631mm,63.857mm) on Top Layer And Track (95.047mm,64.453mm)(96.215mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C20-1(95.631mm,63.857mm) on Top Layer And Track (95.225mm,63.005mm)(95.225mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C20-1(95.631mm,63.857mm) on Top Layer And Track (96.037mm,63.005mm)(96.037mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-1(95.631mm,63.857mm) on Top Layer And Track (96.215mm,61.735mm)(96.215mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-2(95.631mm,62.357mm) on Top Layer And Track (95.047mm,61.735mm)(95.047mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C20-2(95.631mm,62.357mm) on Top Layer And Track (95.047mm,61.735mm)(96.215mm,61.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C20-2(95.631mm,62.357mm) on Top Layer And Track (95.225mm,63.005mm)(95.225mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C20-2(95.631mm,62.357mm) on Top Layer And Track (96.037mm,63.005mm)(96.037mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C20-2(95.631mm,62.357mm) on Top Layer And Track (96.215mm,61.735mm)(96.215mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C2-1(80.657mm,49.149mm) on Top Layer And Track (80.061mm,48.565mm)(80.061mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-1(80.657mm,49.149mm) on Top Layer And Track (80.061mm,48.565mm)(82.779mm,48.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-1(80.657mm,49.149mm) on Top Layer And Track (80.061mm,49.733mm)(82.779mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(80.657mm,49.149mm) on Top Layer And Track (81.305mm,48.743mm)(81.509mm,48.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(80.657mm,49.149mm) on Top Layer And Track (81.305mm,49.555mm)(81.509mm,49.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-1(94.234mm,63.857mm) on Top Layer And Track (93.65mm,61.735mm)(93.65mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C21-1(94.234mm,63.857mm) on Top Layer And Track (93.65mm,64.453mm)(94.818mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-1(94.234mm,63.857mm) on Top Layer And Track (93.828mm,63.005mm)(93.828mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-1(94.234mm,63.857mm) on Top Layer And Track (94.64mm,63.005mm)(94.64mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-1(94.234mm,63.857mm) on Top Layer And Track (94.818mm,61.735mm)(94.818mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-2(94.234mm,62.357mm) on Top Layer And Track (93.65mm,61.735mm)(93.65mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C21-2(94.234mm,62.357mm) on Top Layer And Track (93.65mm,61.735mm)(94.818mm,61.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-2(94.234mm,62.357mm) on Top Layer And Track (93.828mm,63.005mm)(93.828mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C21-2(94.234mm,62.357mm) on Top Layer And Track (94.64mm,63.005mm)(94.64mm,63.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C21-2(94.234mm,62.357mm) on Top Layer And Track (94.818mm,61.735mm)(94.818mm,64.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-2(82.157mm,49.149mm) on Top Layer And Track (80.061mm,48.565mm)(82.779mm,48.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-2(82.157mm,49.149mm) on Top Layer And Track (80.061mm,49.733mm)(82.779mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(82.157mm,49.149mm) on Top Layer And Track (81.305mm,48.743mm)(81.509mm,48.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(82.157mm,49.149mm) on Top Layer And Track (81.305mm,49.555mm)(81.509mm,49.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C2-2(82.157mm,49.149mm) on Top Layer And Track (82.779mm,48.565mm)(82.779mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C22-1(44.613mm,53.867mm) on Top Layer And Track (44.017mm,53.283mm)(44.017mm,54.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C22-1(44.613mm,53.867mm) on Top Layer And Track (44.017mm,53.283mm)(46.735mm,53.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C22-1(44.613mm,53.867mm) on Top Layer And Track (44.017mm,54.451mm)(46.735mm,54.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C22-1(44.613mm,53.867mm) on Top Layer And Track (45.261mm,53.461mm)(45.465mm,53.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C22-1(44.613mm,53.867mm) on Top Layer And Track (45.261mm,54.273mm)(45.465mm,54.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C22-2(46.113mm,53.867mm) on Top Layer And Track (44.017mm,53.283mm)(46.735mm,53.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C22-2(46.113mm,53.867mm) on Top Layer And Track (44.017mm,54.451mm)(46.735mm,54.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C22-2(46.113mm,53.867mm) on Top Layer And Track (45.261mm,53.461mm)(45.465mm,53.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C22-2(46.113mm,53.867mm) on Top Layer And Track (45.261mm,54.273mm)(45.465mm,54.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C22-2(46.113mm,53.867mm) on Top Layer And Track (46.735mm,53.283mm)(46.735mm,54.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C23-1(44.589mm,56.153mm) on Top Layer And Track (43.993mm,55.569mm)(43.993mm,56.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-1(44.589mm,56.153mm) on Top Layer And Track (43.993mm,55.569mm)(46.711mm,55.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-1(44.589mm,56.153mm) on Top Layer And Track (43.993mm,56.737mm)(46.711mm,56.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C23-1(44.589mm,56.153mm) on Top Layer And Track (45.237mm,55.747mm)(45.441mm,55.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C23-1(44.589mm,56.153mm) on Top Layer And Track (45.237mm,56.559mm)(45.441mm,56.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-2(46.089mm,56.153mm) on Top Layer And Track (43.993mm,55.569mm)(46.711mm,55.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C23-2(46.089mm,56.153mm) on Top Layer And Track (43.993mm,56.737mm)(46.711mm,56.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C23-2(46.089mm,56.153mm) on Top Layer And Track (45.237mm,55.747mm)(45.441mm,55.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C23-2(46.089mm,56.153mm) on Top Layer And Track (45.237mm,56.559mm)(45.441mm,56.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C23-2(46.089mm,56.153mm) on Top Layer And Track (46.711mm,55.569mm)(46.711mm,56.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-1(92.952mm,52.197mm) on Top Layer And Track (90.83mm,51.613mm)(93.548mm,51.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-1(92.952mm,52.197mm) on Top Layer And Track (90.83mm,52.781mm)(93.548mm,52.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-1(92.952mm,52.197mm) on Top Layer And Track (92.1mm,51.791mm)(92.304mm,51.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-1(92.952mm,52.197mm) on Top Layer And Track (92.1mm,52.603mm)(92.304mm,52.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C24-1(92.952mm,52.197mm) on Top Layer And Track (93.548mm,51.613mm)(93.548mm,52.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C24-2(91.452mm,52.197mm) on Top Layer And Track (90.83mm,51.613mm)(90.83mm,52.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-2(91.452mm,52.197mm) on Top Layer And Track (90.83mm,51.613mm)(93.548mm,51.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C24-2(91.452mm,52.197mm) on Top Layer And Track (90.83mm,52.781mm)(93.548mm,52.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-2(91.452mm,52.197mm) on Top Layer And Track (92.1mm,51.791mm)(92.304mm,51.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C24-2(91.452mm,52.197mm) on Top Layer And Track (92.1mm,52.603mm)(92.304mm,52.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-1(92.952mm,49.657mm) on Top Layer And Track (90.83mm,49.073mm)(93.548mm,49.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-1(92.952mm,49.657mm) on Top Layer And Track (90.83mm,50.241mm)(93.548mm,50.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C25-1(92.952mm,49.657mm) on Top Layer And Track (92.1mm,49.251mm)(92.304mm,49.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C25-1(92.952mm,49.657mm) on Top Layer And Track (92.1mm,50.063mm)(92.304mm,50.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C25-1(92.952mm,49.657mm) on Top Layer And Track (93.548mm,49.073mm)(93.548mm,50.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C25-2(91.452mm,49.657mm) on Top Layer And Track (90.83mm,49.073mm)(90.83mm,50.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-2(91.452mm,49.657mm) on Top Layer And Track (90.83mm,49.073mm)(93.548mm,49.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C25-2(91.452mm,49.657mm) on Top Layer And Track (90.83mm,50.241mm)(93.548mm,50.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C25-2(91.452mm,49.657mm) on Top Layer And Track (92.1mm,49.251mm)(92.304mm,49.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C25-2(91.452mm,49.657mm) on Top Layer And Track (92.1mm,50.063mm)(92.304mm,50.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C3-1(82.308mm,45.974mm) on Top Layer And Track (81.712mm,45.39mm)(81.712mm,46.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(82.308mm,45.974mm) on Top Layer And Track (81.712mm,45.39mm)(84.43mm,45.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(82.308mm,45.974mm) on Top Layer And Track (81.712mm,46.558mm)(84.43mm,46.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-1(82.308mm,45.974mm) on Top Layer And Track (82.956mm,45.568mm)(83.16mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-1(82.308mm,45.974mm) on Top Layer And Track (82.956mm,46.38mm)(83.16mm,46.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(83.808mm,45.974mm) on Top Layer And Track (81.712mm,45.39mm)(84.43mm,45.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(83.808mm,45.974mm) on Top Layer And Track (81.712mm,46.558mm)(84.43mm,46.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(83.808mm,45.974mm) on Top Layer And Track (82.956mm,45.568mm)(83.16mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(83.808mm,45.974mm) on Top Layer And Track (82.956mm,46.38mm)(83.16mm,46.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C3-2(83.808mm,45.974mm) on Top Layer And Track (84.43mm,45.39mm)(84.43mm,46.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-1(83.185mm,37.973mm) on Top Layer And Track (82.601mm,37.377mm)(82.601mm,40.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C4-1(83.185mm,37.973mm) on Top Layer And Track (82.601mm,37.377mm)(83.769mm,37.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-1(83.185mm,37.973mm) on Top Layer And Track (82.779mm,38.621mm)(82.779mm,38.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-1(83.185mm,37.973mm) on Top Layer And Track (83.591mm,38.621mm)(83.591mm,38.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-1(83.185mm,37.973mm) on Top Layer And Track (83.769mm,37.377mm)(83.769mm,40.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-2(83.185mm,39.473mm) on Top Layer And Track (82.601mm,37.377mm)(82.601mm,40.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C4-2(83.185mm,39.473mm) on Top Layer And Track (82.601mm,40.095mm)(83.769mm,40.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(83.185mm,39.473mm) on Top Layer And Track (82.779mm,38.621mm)(82.779mm,38.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(83.185mm,39.473mm) on Top Layer And Track (83.591mm,38.621mm)(83.591mm,38.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C4-2(83.185mm,39.473mm) on Top Layer And Track (83.769mm,37.377mm)(83.769mm,40.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C5-1(80.899mm,37.985mm) on Top Layer And Track (80.315mm,37.389mm)(80.315mm,40.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C5-1(80.899mm,37.985mm) on Top Layer And Track (80.315mm,37.389mm)(81.483mm,37.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-1(80.899mm,37.985mm) on Top Layer And Track (80.493mm,38.633mm)(80.493mm,38.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-1(80.899mm,37.985mm) on Top Layer And Track (81.305mm,38.633mm)(81.305mm,38.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C5-1(80.899mm,37.985mm) on Top Layer And Track (81.483mm,37.389mm)(81.483mm,40.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C5-2(80.899mm,39.485mm) on Top Layer And Track (80.315mm,37.389mm)(80.315mm,40.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C5-2(80.899mm,39.485mm) on Top Layer And Track (80.315mm,40.107mm)(81.483mm,40.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(80.899mm,39.485mm) on Top Layer And Track (80.493mm,38.633mm)(80.493mm,38.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(80.899mm,39.485mm) on Top Layer And Track (81.305mm,38.633mm)(81.305mm,38.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C5-2(80.899mm,39.485mm) on Top Layer And Track (81.483mm,37.389mm)(81.483mm,40.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C6-1(91.706mm,36.068mm) on Top Layer And Track (91.11mm,35.484mm)(91.11mm,36.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-1(91.706mm,36.068mm) on Top Layer And Track (91.11mm,35.484mm)(93.828mm,35.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-1(91.706mm,36.068mm) on Top Layer And Track (91.11mm,36.652mm)(93.828mm,36.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-1(91.706mm,36.068mm) on Top Layer And Track (92.354mm,35.662mm)(92.558mm,35.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-1(91.706mm,36.068mm) on Top Layer And Track (92.354mm,36.474mm)(92.558mm,36.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-2(93.206mm,36.068mm) on Top Layer And Track (91.11mm,35.484mm)(93.828mm,35.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C6-2(93.206mm,36.068mm) on Top Layer And Track (91.11mm,36.652mm)(93.828mm,36.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(93.206mm,36.068mm) on Top Layer And Track (92.354mm,35.662mm)(92.558mm,35.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(93.206mm,36.068mm) on Top Layer And Track (92.354mm,36.474mm)(92.558mm,36.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C6-2(93.206mm,36.068mm) on Top Layer And Track (93.828mm,35.484mm)(93.828mm,36.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(83.82mm,43.295mm) on Top Layer And Track (83.236mm,41.173mm)(83.236mm,43.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C7-1(83.82mm,43.295mm) on Top Layer And Track (83.236mm,43.891mm)(84.404mm,43.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-1(83.82mm,43.295mm) on Top Layer And Track (83.414mm,42.443mm)(83.414mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-1(83.82mm,43.295mm) on Top Layer And Track (84.226mm,42.443mm)(84.226mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(83.82mm,43.295mm) on Top Layer And Track (84.404mm,41.173mm)(84.404mm,43.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(83.82mm,41.795mm) on Top Layer And Track (83.236mm,41.173mm)(83.236mm,43.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C7-2(83.82mm,41.795mm) on Top Layer And Track (83.236mm,41.173mm)(84.404mm,41.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(83.82mm,41.795mm) on Top Layer And Track (83.414mm,42.443mm)(83.414mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(83.82mm,41.795mm) on Top Layer And Track (84.226mm,42.443mm)(84.226mm,42.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(83.82mm,41.795mm) on Top Layer And Track (84.404mm,41.173mm)(84.404mm,43.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-1(97.917mm,46.609mm) on Top Layer And Track (97.321mm,46.025mm)(100.039mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C8-1(97.917mm,46.609mm) on Top Layer And Track (97.321mm,46.025mm)(97.321mm,47.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-1(97.917mm,46.609mm) on Top Layer And Track (97.321mm,47.193mm)(100.039mm,47.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-1(97.917mm,46.609mm) on Top Layer And Track (98.565mm,46.203mm)(98.769mm,46.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-1(97.917mm,46.609mm) on Top Layer And Track (98.565mm,47.015mm)(98.769mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C8-2(99.417mm,46.609mm) on Top Layer And Track (100.039mm,46.025mm)(100.039mm,47.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-2(99.417mm,46.609mm) on Top Layer And Track (97.321mm,46.025mm)(100.039mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-2(99.417mm,46.609mm) on Top Layer And Track (97.321mm,47.193mm)(100.039mm,47.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(99.417mm,46.609mm) on Top Layer And Track (98.565mm,46.203mm)(98.769mm,46.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(99.417mm,46.609mm) on Top Layer And Track (98.565mm,47.015mm)(98.769mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-1(95.377mm,48.768mm) on Top Layer And Track (94.793mm,46.646mm)(94.793mm,49.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C9-1(95.377mm,48.768mm) on Top Layer And Track (94.793mm,49.364mm)(95.961mm,49.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-1(95.377mm,48.768mm) on Top Layer And Track (94.971mm,47.916mm)(94.971mm,48.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-1(95.377mm,48.768mm) on Top Layer And Track (95.783mm,47.916mm)(95.783mm,48.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-1(95.377mm,48.768mm) on Top Layer And Track (95.961mm,46.646mm)(95.961mm,49.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-2(95.377mm,47.268mm) on Top Layer And Track (94.793mm,46.646mm)(94.793mm,49.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C9-2(95.377mm,47.268mm) on Top Layer And Track (94.793mm,46.646mm)(95.961mm,46.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(95.377mm,47.268mm) on Top Layer And Track (94.971mm,47.916mm)(94.971mm,48.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(95.377mm,47.268mm) on Top Layer And Track (95.783mm,47.916mm)(95.783mm,48.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-2(95.377mm,47.268mm) on Top Layer And Track (95.961mm,46.646mm)(95.961mm,49.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(103.759mm,40.862mm) on Top Layer And Track (103.759mm,39.162mm)(103.759mm,39.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (102.108mm,35.306mm)(103.505mm,35.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (103.259mm,38.462mm)(104.259mm,38.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (103.259mm,39.162mm)(103.759mm,38.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (103.505mm,35.112mm)(103.505mm,35.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (103.759mm,38.362mm)(103.759mm,38.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (103.759mm,38.462mm)(104.159mm,39.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (104.013mm,35.112mm)(104.013mm,35.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(103.759mm,36.862mm) on Top Layer And Track (104.013mm,35.306mm)(105.41mm,35.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(97.917mm,37.116mm) on Top Layer And Track (97.917mm,38.616mm)(97.917mm,38.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (96.266mm,42.672mm)(97.663mm,42.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (97.417mm,39.516mm)(98.417mm,39.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (97.517mm,38.816mm)(97.917mm,39.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (97.663mm,42.672mm)(97.663mm,42.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (97.917mm,39.516mm)(97.917mm,39.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (97.917mm,39.516mm)(98.417mm,38.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (98.171mm,42.672mm)(98.171mm,42.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(97.917mm,41.116mm) on Top Layer And Track (98.171mm,42.672mm)(99.568mm,42.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC1-1(52.438mm,62.409mm) on Top Layer And Track (52.888mm,59.514mm)(52.888mm,62.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC1-14(52.438mm,60.019mm) on Top Layer And Track (52.888mm,59.514mm)(52.888mm,62.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC1-7(47.638mm,62.409mm) on Top Layer And Track (47.188mm,59.514mm)(47.188mm,62.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC1-8(47.638mm,60.019mm) on Top Layer And Track (47.188mm,59.514mm)(47.188mm,62.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(83.82mm,78.486mm) on Top Layer And Track (83.82mm,77.597mm)(83.82mm,77.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(83.82mm,78.486mm) on Top Layer And Track (83.82mm,77.597mm)(86.106mm,77.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(83.82mm,78.486mm) on Top Layer And Track (83.82mm,79.248mm)(83.82mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(83.82mm,78.486mm) on Top Layer And Track (83.82mm,79.375mm)(86.106mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(86.106mm,78.486mm) on Top Layer And Track (83.82mm,77.597mm)(86.106mm,77.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(86.106mm,78.486mm) on Top Layer And Track (83.82mm,79.375mm)(86.106mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(86.106mm,78.486mm) on Top Layer And Track (86.106mm,77.597mm)(86.106mm,77.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(86.106mm,78.486mm) on Top Layer And Track (86.106mm,79.248mm)(86.106mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-1(81.661mm,78.486mm) on Top Layer And Track (79.375mm,77.597mm)(81.661mm,77.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-1(81.661mm,78.486mm) on Top Layer And Track (79.375mm,79.375mm)(81.661mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-1(81.661mm,78.486mm) on Top Layer And Track (81.661mm,77.597mm)(81.661mm,77.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-1(81.661mm,78.486mm) on Top Layer And Track (81.661mm,79.248mm)(81.661mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(79.375mm,78.486mm) on Top Layer And Track (79.375mm,77.597mm)(79.375mm,77.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(79.375mm,78.486mm) on Top Layer And Track (79.375mm,77.597mm)(81.661mm,77.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(79.375mm,78.486mm) on Top Layer And Track (79.375mm,79.248mm)(79.375mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(79.375mm,78.486mm) on Top Layer And Track (79.375mm,79.375mm)(81.661mm,79.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Q1-1(68.047mm,51.892mm) on Top Layer And Track (65.532mm,51.181mm)(68.072mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad Q1-2(68.052mm,53.817mm) on Top Layer And Track (65.532mm,54.483mm)(68.072mm,54.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q1-3(65.552mm,52.837mm) on Top Layer And Track (65.532mm,51.181mm)(65.532mm,52.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad Q1-3(65.552mm,52.837mm) on Top Layer And Track (65.532mm,53.467mm)(65.532mm,54.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R10-1(53.582mm,56.007mm) on Top Layer And Track (51.46mm,55.423mm)(54.178mm,55.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R10-1(53.582mm,56.007mm) on Top Layer And Track (51.46mm,56.591mm)(54.178mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R10-1(53.582mm,56.007mm) on Top Layer And Track (52.73mm,55.601mm)(52.934mm,55.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R10-1(53.582mm,56.007mm) on Top Layer And Track (52.73mm,56.413mm)(52.934mm,56.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R10-1(53.582mm,56.007mm) on Top Layer And Track (54.178mm,55.423mm)(54.178mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-2(52.082mm,56.007mm) on Top Layer And Track (51.46mm,55.423mm)(51.46mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R10-2(52.082mm,56.007mm) on Top Layer And Track (51.46mm,55.423mm)(54.178mm,55.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R10-2(52.082mm,56.007mm) on Top Layer And Track (51.46mm,56.591mm)(54.178mm,56.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R10-2(52.082mm,56.007mm) on Top Layer And Track (52.73mm,55.601mm)(52.934mm,55.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R10-2(52.082mm,56.007mm) on Top Layer And Track (52.73mm,56.413mm)(52.934mm,56.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R1-1(86.094mm,74.041mm) on Top Layer And Track (83.972mm,73.457mm)(86.69mm,73.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R1-1(86.094mm,74.041mm) on Top Layer And Track (83.972mm,74.625mm)(86.69mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R1-1(86.094mm,74.041mm) on Top Layer And Track (85.242mm,73.635mm)(85.446mm,73.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R1-1(86.094mm,74.041mm) on Top Layer And Track (85.242mm,74.447mm)(85.446mm,74.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R1-1(86.094mm,74.041mm) on Top Layer And Track (86.69mm,73.457mm)(86.69mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-1(106.172mm,65.024mm) on Top Layer And Track (104.05mm,64.44mm)(106.768mm,64.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-1(106.172mm,65.024mm) on Top Layer And Track (104.05mm,65.608mm)(106.768mm,65.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-1(106.172mm,65.024mm) on Top Layer And Track (105.32mm,64.618mm)(105.524mm,64.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-1(106.172mm,65.024mm) on Top Layer And Track (105.32mm,65.43mm)(105.524mm,65.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R11-1(106.172mm,65.024mm) on Top Layer And Track (106.768mm,64.44mm)(106.768mm,65.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-2(104.672mm,65.024mm) on Top Layer And Track (104.05mm,64.44mm)(104.05mm,65.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-2(104.672mm,65.024mm) on Top Layer And Track (104.05mm,64.44mm)(106.768mm,64.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R11-2(104.672mm,65.024mm) on Top Layer And Track (104.05mm,65.608mm)(106.768mm,65.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-2(104.672mm,65.024mm) on Top Layer And Track (105.32mm,64.618mm)(105.524mm,64.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R11-2(104.672mm,65.024mm) on Top Layer And Track (105.32mm,65.43mm)(105.524mm,65.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-2(84.594mm,74.041mm) on Top Layer And Track (83.972mm,73.457mm)(83.972mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R1-2(84.594mm,74.041mm) on Top Layer And Track (83.972mm,73.457mm)(86.69mm,73.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R1-2(84.594mm,74.041mm) on Top Layer And Track (83.972mm,74.625mm)(86.69mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R1-2(84.594mm,74.041mm) on Top Layer And Track (85.242mm,73.635mm)(85.446mm,73.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R1-2(84.594mm,74.041mm) on Top Layer And Track (85.242mm,74.447mm)(85.446mm,74.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R12-1(106.16mm,68.707mm) on Top Layer And Track (104.038mm,68.123mm)(106.756mm,68.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R12-1(106.16mm,68.707mm) on Top Layer And Track (104.038mm,69.291mm)(106.756mm,69.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R12-1(106.16mm,68.707mm) on Top Layer And Track (105.308mm,68.301mm)(105.512mm,68.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R12-1(106.16mm,68.707mm) on Top Layer And Track (105.308mm,69.113mm)(105.512mm,69.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R12-1(106.16mm,68.707mm) on Top Layer And Track (106.756mm,68.123mm)(106.756mm,69.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-2(104.66mm,68.707mm) on Top Layer And Track (104.038mm,68.123mm)(104.038mm,69.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R12-2(104.66mm,68.707mm) on Top Layer And Track (104.038mm,68.123mm)(106.756mm,68.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R12-2(104.66mm,68.707mm) on Top Layer And Track (104.038mm,69.291mm)(106.756mm,69.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R12-2(104.66mm,68.707mm) on Top Layer And Track (105.308mm,68.301mm)(105.512mm,68.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R12-2(104.66mm,68.707mm) on Top Layer And Track (105.308mm,69.113mm)(105.512mm,69.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R13-1(106.172mm,71.12mm) on Top Layer And Track (104.05mm,70.536mm)(106.768mm,70.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R13-1(106.172mm,71.12mm) on Top Layer And Track (104.05mm,71.704mm)(106.768mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R13-1(106.172mm,71.12mm) on Top Layer And Track (105.32mm,70.714mm)(105.524mm,70.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R13-1(106.172mm,71.12mm) on Top Layer And Track (105.32mm,71.526mm)(105.524mm,71.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R13-1(106.172mm,71.12mm) on Top Layer And Track (106.768mm,70.536mm)(106.768mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R13-2(104.672mm,71.12mm) on Top Layer And Track (104.05mm,70.536mm)(104.05mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R13-2(104.672mm,71.12mm) on Top Layer And Track (104.05mm,70.536mm)(106.768mm,70.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R13-2(104.672mm,71.12mm) on Top Layer And Track (104.05mm,71.704mm)(106.768mm,71.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R13-2(104.672mm,71.12mm) on Top Layer And Track (105.32mm,70.714mm)(105.524mm,70.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R13-2(104.672mm,71.12mm) on Top Layer And Track (105.32mm,71.526mm)(105.524mm,71.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R14-1(72.771mm,58.19mm) on Top Layer And Track (72.187mm,57.594mm)(72.187mm,60.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R14-1(72.771mm,58.19mm) on Top Layer And Track (72.187mm,57.594mm)(73.355mm,57.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R14-1(72.771mm,58.19mm) on Top Layer And Track (72.365mm,58.838mm)(72.365mm,59.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R14-1(72.771mm,58.19mm) on Top Layer And Track (73.177mm,58.838mm)(73.177mm,59.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R14-1(72.771mm,58.19mm) on Top Layer And Track (73.355mm,57.594mm)(73.355mm,60.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R14-2(72.771mm,59.69mm) on Top Layer And Track (72.187mm,57.594mm)(72.187mm,60.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-2(72.771mm,59.69mm) on Top Layer And Track (72.187mm,60.312mm)(73.355mm,60.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R14-2(72.771mm,59.69mm) on Top Layer And Track (72.365mm,58.838mm)(72.365mm,59.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R14-2(72.771mm,59.69mm) on Top Layer And Track (73.177mm,58.838mm)(73.177mm,59.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R14-2(72.771mm,59.69mm) on Top Layer And Track (73.355mm,57.594mm)(73.355mm,60.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R15-1(76.696mm,74.549mm) on Top Layer And Track (74.574mm,73.965mm)(77.292mm,73.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R15-1(76.696mm,74.549mm) on Top Layer And Track (74.574mm,75.133mm)(77.292mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R15-1(76.696mm,74.549mm) on Top Layer And Track (75.844mm,74.143mm)(76.048mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R15-1(76.696mm,74.549mm) on Top Layer And Track (75.844mm,74.955mm)(76.048mm,74.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R15-1(76.696mm,74.549mm) on Top Layer And Track (77.292mm,73.965mm)(77.292mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R15-2(75.196mm,74.549mm) on Top Layer And Track (74.574mm,73.965mm)(74.574mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R15-2(75.196mm,74.549mm) on Top Layer And Track (74.574mm,73.965mm)(77.292mm,73.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R15-2(75.196mm,74.549mm) on Top Layer And Track (74.574mm,75.133mm)(77.292mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R15-2(75.196mm,74.549mm) on Top Layer And Track (75.844mm,74.143mm)(76.048mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R15-2(75.196mm,74.549mm) on Top Layer And Track (75.844mm,74.955mm)(76.048mm,74.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(71.755mm,50.431mm) on Top Layer And Track (71.171mm,49.835mm)(71.171mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R2-1(71.755mm,50.431mm) on Top Layer And Track (71.171mm,49.835mm)(72.339mm,49.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-1(71.755mm,50.431mm) on Top Layer And Track (71.349mm,51.079mm)(71.349mm,51.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-1(71.755mm,50.431mm) on Top Layer And Track (72.161mm,51.079mm)(72.161mm,51.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(71.755mm,50.431mm) on Top Layer And Track (72.339mm,49.835mm)(72.339mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-2(71.755mm,51.931mm) on Top Layer And Track (71.171mm,49.835mm)(71.171mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-2(71.755mm,51.931mm) on Top Layer And Track (71.171mm,52.553mm)(72.339mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-2(71.755mm,51.931mm) on Top Layer And Track (71.349mm,51.079mm)(71.349mm,51.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-2(71.755mm,51.931mm) on Top Layer And Track (72.161mm,51.079mm)(72.161mm,51.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-2(71.755mm,51.931mm) on Top Layer And Track (72.339mm,49.835mm)(72.339mm,52.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-1(60.325mm,63.881mm) on Top Layer And Track (59.741mm,63.285mm)(59.741mm,66.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R3-1(60.325mm,63.881mm) on Top Layer And Track (59.741mm,63.285mm)(60.909mm,63.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-1(60.325mm,63.881mm) on Top Layer And Track (59.919mm,64.529mm)(59.919mm,64.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-1(60.325mm,63.881mm) on Top Layer And Track (60.731mm,64.529mm)(60.731mm,64.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-1(60.325mm,63.881mm) on Top Layer And Track (60.909mm,63.285mm)(60.909mm,66.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-2(60.325mm,65.381mm) on Top Layer And Track (59.741mm,63.285mm)(59.741mm,66.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R3-2(60.325mm,65.381mm) on Top Layer And Track (59.741mm,66.003mm)(60.909mm,66.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-2(60.325mm,65.381mm) on Top Layer And Track (59.919mm,64.529mm)(59.919mm,64.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R3-2(60.325mm,65.381mm) on Top Layer And Track (60.731mm,64.529mm)(60.731mm,64.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-2(60.325mm,65.381mm) on Top Layer And Track (60.909mm,63.285mm)(60.909mm,66.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R4-1(77.724mm,49.137mm) on Top Layer And Track (77.14mm,47.015mm)(77.14mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R4-1(77.724mm,49.137mm) on Top Layer And Track (77.14mm,49.733mm)(78.308mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R4-1(77.724mm,49.137mm) on Top Layer And Track (77.318mm,48.285mm)(77.318mm,48.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R4-1(77.724mm,49.137mm) on Top Layer And Track (78.13mm,48.285mm)(78.13mm,48.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R4-1(77.724mm,49.137mm) on Top Layer And Track (78.308mm,47.015mm)(78.308mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R4-2(77.724mm,47.637mm) on Top Layer And Track (77.14mm,47.015mm)(77.14mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-2(77.724mm,47.637mm) on Top Layer And Track (77.14mm,47.015mm)(78.308mm,47.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R4-2(77.724mm,47.637mm) on Top Layer And Track (77.318mm,48.285mm)(77.318mm,48.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R4-2(77.724mm,47.637mm) on Top Layer And Track (78.13mm,48.285mm)(78.13mm,48.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R4-2(77.724mm,47.637mm) on Top Layer And Track (78.308mm,47.015mm)(78.308mm,49.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-1(73.025mm,42.799mm) on Top Layer And Track (72.441mm,40.677mm)(72.441mm,43.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R5-1(73.025mm,42.799mm) on Top Layer And Track (72.441mm,43.395mm)(73.609mm,43.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-1(73.025mm,42.799mm) on Top Layer And Track (72.619mm,41.947mm)(72.619mm,42.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-1(73.025mm,42.799mm) on Top Layer And Track (73.431mm,41.947mm)(73.431mm,42.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-1(73.025mm,42.799mm) on Top Layer And Track (73.609mm,40.677mm)(73.609mm,43.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-2(73.025mm,41.299mm) on Top Layer And Track (72.441mm,40.677mm)(72.441mm,43.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-2(73.025mm,41.299mm) on Top Layer And Track (72.441mm,40.677mm)(73.609mm,40.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-2(73.025mm,41.299mm) on Top Layer And Track (72.619mm,41.947mm)(72.619mm,42.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R5-2(73.025mm,41.299mm) on Top Layer And Track (73.431mm,41.947mm)(73.431mm,42.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-2(73.025mm,41.299mm) on Top Layer And Track (73.609mm,40.677mm)(73.609mm,43.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R6-1(99.417mm,44.704mm) on Top Layer And Track (100.013mm,44.12mm)(100.013mm,45.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-1(99.417mm,44.704mm) on Top Layer And Track (97.295mm,44.12mm)(100.013mm,44.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-1(99.417mm,44.704mm) on Top Layer And Track (97.295mm,45.288mm)(100.013mm,45.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-1(99.417mm,44.704mm) on Top Layer And Track (98.565mm,44.298mm)(98.769mm,44.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-1(99.417mm,44.704mm) on Top Layer And Track (98.565mm,45.11mm)(98.769mm,45.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-2(97.917mm,44.704mm) on Top Layer And Track (97.295mm,44.12mm)(100.013mm,44.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-2(97.917mm,44.704mm) on Top Layer And Track (97.295mm,44.12mm)(97.295mm,45.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-2(97.917mm,44.704mm) on Top Layer And Track (97.295mm,45.288mm)(100.013mm,45.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-2(97.917mm,44.704mm) on Top Layer And Track (98.565mm,44.298mm)(98.769mm,44.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-2(97.917mm,44.704mm) on Top Layer And Track (98.565mm,45.11mm)(98.769mm,45.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R7-1(79.375mm,74.549mm) on Top Layer And Track (78.779mm,73.965mm)(78.779mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-1(79.375mm,74.549mm) on Top Layer And Track (78.779mm,73.965mm)(81.497mm,73.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-1(79.375mm,74.549mm) on Top Layer And Track (78.779mm,75.133mm)(81.497mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R7-1(79.375mm,74.549mm) on Top Layer And Track (80.023mm,74.143mm)(80.227mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R7-1(79.375mm,74.549mm) on Top Layer And Track (80.023mm,74.955mm)(80.227mm,74.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-2(80.875mm,74.549mm) on Top Layer And Track (78.779mm,73.965mm)(81.497mm,73.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-2(80.875mm,74.549mm) on Top Layer And Track (78.779mm,75.133mm)(81.497mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R7-2(80.875mm,74.549mm) on Top Layer And Track (80.023mm,74.143mm)(80.227mm,74.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R7-2(80.875mm,74.549mm) on Top Layer And Track (80.023mm,74.955mm)(80.227mm,74.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-2(80.875mm,74.549mm) on Top Layer And Track (81.497mm,73.965mm)(81.497mm,75.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-1(55.118mm,61.976mm) on Top Layer And Track (54.534mm,59.854mm)(54.534mm,62.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R8-1(55.118mm,61.976mm) on Top Layer And Track (54.534mm,62.572mm)(55.702mm,62.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-1(55.118mm,61.976mm) on Top Layer And Track (54.712mm,61.124mm)(54.712mm,61.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-1(55.118mm,61.976mm) on Top Layer And Track (55.524mm,61.124mm)(55.524mm,61.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-1(55.118mm,61.976mm) on Top Layer And Track (55.702mm,59.854mm)(55.702mm,62.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-2(55.118mm,60.476mm) on Top Layer And Track (54.534mm,59.854mm)(54.534mm,62.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-2(55.118mm,60.476mm) on Top Layer And Track (54.534mm,59.854mm)(55.702mm,59.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-2(55.118mm,60.476mm) on Top Layer And Track (54.712mm,61.124mm)(54.712mm,61.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-2(55.118mm,60.476mm) on Top Layer And Track (55.524mm,61.124mm)(55.524mm,61.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-2(55.118mm,60.476mm) on Top Layer And Track (55.702mm,59.854mm)(55.702mm,62.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-1(53.189mm,65.405mm) on Top Layer And Track (51.067mm,64.821mm)(53.785mm,64.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-1(53.189mm,65.405mm) on Top Layer And Track (51.067mm,65.989mm)(53.785mm,65.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R9-1(53.189mm,65.405mm) on Top Layer And Track (52.337mm,64.999mm)(52.541mm,64.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R9-1(53.189mm,65.405mm) on Top Layer And Track (52.337mm,65.811mm)(52.541mm,65.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R9-1(53.189mm,65.405mm) on Top Layer And Track (53.785mm,64.821mm)(53.785mm,65.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-2(51.689mm,65.405mm) on Top Layer And Track (51.067mm,64.821mm)(51.067mm,65.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-2(51.689mm,65.405mm) on Top Layer And Track (51.067mm,64.821mm)(53.785mm,64.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-2(51.689mm,65.405mm) on Top Layer And Track (51.067mm,65.989mm)(53.785mm,65.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R9-2(51.689mm,65.405mm) on Top Layer And Track (52.337mm,64.999mm)(52.541mm,64.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R9-2(51.689mm,65.405mm) on Top Layer And Track (52.337mm,65.811mm)(52.541mm,65.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U1-1(97.917mm,48.768mm) on Top Layer And Track (97.18mm,47.941mm)(100.559mm,47.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U1-1(97.917mm,48.768mm) on Top Layer And Track (97.18mm,48.626mm)(97.351mm,48.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U1-1(97.917mm,48.768mm) on Top Layer And Track (97.18mm,48.967mm)(97.351mm,48.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U1-2(98.867mm,48.768mm) on Top Layer And Track (97.18mm,47.941mm)(100.559mm,47.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U1-3(99.817mm,48.768mm) on Top Layer And Track (97.18mm,47.941mm)(100.559mm,47.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U1-4(99.822mm,51.388mm) on Top Layer And Track (97.18mm,52.215mm)(100.559mm,52.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U1-5(97.917mm,51.388mm) on Top Layer And Track (97.18mm,52.215mm)(100.559mm,52.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad USB1-5(114.474mm,64.757mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(114.474mm,64.757mm) on Top Layer And Track (111.481mm,64.77mm)(113.279mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(114.474mm,64.757mm) on Top Layer And Track (113.978mm,66.608mm)(114.478mm,65.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(114.474mm,64.757mm) on Top Layer And Track (114.478mm,65.908mm)(114.978mm,66.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(114.474mm,64.757mm) on Top Layer And Track (115.693mm,64.77mm)(116.967mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(114.474mm,72.657mm) on Top Layer And Track (111.506mm,72.644mm)(113.279mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(114.474mm,72.657mm) on Top Layer And Track (115.693mm,72.644mm)(116.967mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad Y1-1(77.089mm,57.023mm) on Top Layer And Track (75.057mm,55.88mm)(78.994mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad Y1-2(77.089mm,61.341mm) on Top Layer And Track (75.057mm,62.484mm)(78.994mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
Rule Violations :476

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "C19" (78.198mm,67.558mm) on Top Overlay And Track (81.597mm,67.488mm)(81.597mm,68.656mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "R5" (73.919mm,43.341mm) on Top Overlay And Track (73.609mm,40.677mm)(73.609mm,43.395mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02