

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Thu Apr 28 15:57:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4499|     4747|  14.982 us|  15.808 us|  2369|  4673|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+--------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                           |                          |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |          Instance         |          Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------+--------------------------+---------+---------+-----------+-----------+------+------+---------+
        |serialize_2_16_128_U0      |serialize_2_16_128_s      |      131|      131|   0.436 us|   0.436 us|   131|   131|     none|
        |write_8_U0                 |write_8_s                 |       79|       79|   0.263 us|   0.263 us|    79|    79|     none|
        |mul_1_2_8_9_128_U0         |mul_1_2_8_9_128_s         |     2368|     4672|   7.885 us|  15.558 us|  2368|  4672|     none|
        |add_2_16_9_128_U0          |add_2_16_9_128_s          |     1417|     1417|   4.719 us|   4.719 us|  1417|  1417|     none|
        |read_x_2_8_U0              |read_x_2_8_s              |     1819|     1819|   6.057 us|   6.057 us|  1819|  1819|     none|
        |broadcast_1_1_2_8_1152_U0  |broadcast_1_1_2_8_1152_s  |     1154|     1154|   3.843 us|   3.843 us|  1154|  1154|     none|
        |read_w_1_8_U0              |read_w_1_8_s              |       82|       82|   0.273 us|   0.273 us|    82|    82|     none|
        |merge_1_2_16_128_U0        |merge_1_2_16_128_s        |      130|      130|   0.433 us|   0.433 us|   130|   130|     none|
        |split_1_1_8_9_U0           |split_1_1_8_9_s           |       11|       11|  36.630 ns|  36.630 ns|    11|    11|     none|
        |top_entry64_U0             |top_entry64               |        0|        0|       0 ns|       0 ns|     0|     0|     none|
        +---------------------------+--------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|     1617|      907|    -|
|Instance             |       34|     1|     5301|    12708|    1|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       34|     1|     6924|    13658|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|       ~0|        3|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+--------------------------+---------+----+------+------+-----+
    |          Instance         |          Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+--------------------------+---------+----+------+------+-----+
    |add_2_16_9_128_U0          |add_2_16_9_128_s          |        0|   0|   253|   436|    1|
    |broadcast_1_1_2_8_1152_U0  |broadcast_1_1_2_8_1152_s  |        0|   0|    18|   109|    0|
    |control_s_axi_U            |control_s_axi             |        0|   0|   456|   808|    0|
    |gmem1_m_axi_U              |gmem1_m_axi               |       30|   0|  1415|  1585|    0|
    |gmem2_m_axi_U              |gmem2_m_axi               |        2|   0|   537|   677|    0|
    |gmem_m_axi_U               |gmem_m_axi                |        2|   0|   548|   700|    0|
    |merge_1_2_16_128_U0        |merge_1_2_16_128_s        |        0|   0|    16|   115|    0|
    |mul_1_2_8_9_128_U0         |mul_1_2_8_9_128_s         |        0|   1|   458|   682|    0|
    |read_w_1_8_U0              |read_w_1_8_s              |        0|   0|   156|   452|    0|
    |read_x_2_8_U0              |read_x_2_8_s              |        0|   0|   177|   493|    0|
    |serialize_2_16_128_U0      |serialize_2_16_128_s      |        0|   0|   601|  6053|    0|
    |split_1_1_8_9_U0           |split_1_1_8_9_s           |        0|   0|    12|   110|    0|
    |top_entry64_U0             |top_entry64               |        0|   0|     3|    47|    0|
    |write_8_U0                 |write_8_s                 |        0|   0|   651|   441|    0|
    +---------------------------+--------------------------+---------+----+------+------+-----+
    |Total                      |                          |       34|   1|  5301| 12708|    1|
    +---------------------------+--------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+------+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+------+----+-----+------+-----+---------+
    |st_add_0_V_V_U     |        0|    68|   0|    -|     2|   32|       64|
    |st_merge_U         |        0|    68|   0|    -|     2|   32|       64|
    |st_mul_0_V_V_U     |        0|    68|   0|    -|     2|   32|       64|
    |st_read_w_U        |        0|    20|   0|    -|     2|    8|       16|
    |st_read_x_0_V_V_U  |        0|    36|   0|    -|     2|   16|       32|
    |st_serialize_U     |        0|  1028|   0|    -|     2|  512|     1024|
    |st_w1_0_V_V_U      |        0|    20|   0|    -|     2|    8|       16|
    |st_x1_0_V_V_U      |        0|    36|   0|    -|     2|   16|       32|
    |w_c_U              |        0|   133|   0|    -|     2|   64|      128|
    |x0_c_U             |        0|   133|   0|    -|     2|   64|      128|
    |y_c_U              |        0|     7|   0|    -|     8|   64|      512|
    +-------------------+---------+------+----+-----+------+-----+---------+
    |Total              |        0|  1617|   0|    0|    28|  848|     2080|
    +-------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |read_w_1_8_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |read_x_2_8_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |top_entry64_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_read_w_1_8_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_x_2_8_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_top_entry64_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  16|           8|           8|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_read_w_1_8_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_read_x_2_8_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_top_entry64_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  27|          6|    3|          6|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                         |  1|   0|    1|          0|
    |ap_rst_reg_1                         |  1|   0|    1|          0|
    |ap_rst_reg_2                         |  1|   0|    1|          0|
    |ap_sync_reg_read_w_1_8_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_read_x_2_8_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_top_entry64_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  6|   0|    6|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           top|  return value|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem4_AWVALID    |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY    |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR     |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID       |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN      |  out|    8|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST    |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK     |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE    |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION   |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA      |  out|   32|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST      |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID        |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER      |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID    |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY    |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR     |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID       |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN      |  out|    8|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST    |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK     |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE    |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION   |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA      |   in|   32|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID        |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP      |   in|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP      |   in|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID        |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem5_AWVALID    |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREADY    |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWADDR     |  out|   64|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWID       |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLEN      |  out|    8|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWSIZE     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWBURST    |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLOCK     |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWCACHE    |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWPROT     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWQOS      |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREGION   |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWUSER     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WVALID     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WREADY     |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WDATA      |  out|   32|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WSTRB      |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WLAST      |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WID        |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WUSER      |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARVALID    |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREADY    |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARADDR     |  out|   64|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARID       |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLEN      |  out|    8|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARSIZE     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARBURST    |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLOCK     |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARCACHE    |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARPROT     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARQOS      |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREGION   |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARUSER     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RVALID     |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RREADY     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RDATA      |   in|   32|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RLAST      |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RID        |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RUSER      |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RRESP      |   in|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BVALID     |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BREADY     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BRESP      |   in|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BID        |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BUSER      |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y" [prueba_booth/src/premults.cpp:426]   --->   Operation 16 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%w_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w" [prueba_booth/src/premults.cpp:426]   --->   Operation 17 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%x0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x0" [prueba_booth/src/premults.cpp:426]   --->   Operation 18 'read' 'x0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_c = alloca i64 1" [prueba_booth/src/premults.cpp:426]   --->   Operation 19 'alloca' 'y_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 8> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_c = alloca i64 1" [prueba_booth/src/premults.cpp:426]   --->   Operation 20 'alloca' 'w_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x0_c = alloca i64 1" [prueba_booth/src/premults.cpp:426]   --->   Operation 21 'alloca' 'x0_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%st_read_w = alloca i64 1" [prueba_booth/src/premults.cpp:441]   --->   Operation 22 'alloca' 'st_read_w' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%st_merge = alloca i64 1" [prueba_booth/src/premults.cpp:462]   --->   Operation 23 'alloca' 'st_merge' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%st_serialize = alloca i64 1" [prueba_booth/src/premults.cpp:464]   --->   Operation 24 'alloca' 'st_serialize' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%st_mul_0_V_V = alloca i64 1" [prueba_booth/src/premults.cpp:435]   --->   Operation 25 'alloca' 'st_mul_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%st_add_0_V_V = alloca i64 1" [prueba_booth/src/premults.cpp:436]   --->   Operation 26 'alloca' 'st_add_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%st_w1_0_V_V = alloca i64 1" [prueba_booth/src/premults.cpp:443]   --->   Operation 27 'alloca' 'st_w1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%st_read_x_0_V_V = alloca i64 1" [prueba_booth/src/premults.cpp:448]   --->   Operation 28 'alloca' 'st_read_x_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%st_x1_0_V_V = alloca i64 1" [prueba_booth/src/premults.cpp:449]   --->   Operation 29 'alloca' 'st_x1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%call_ln426 = call void @top.entry64, i64 %x0_read, i64 %w_read, i64 %y_read, i64 %x0_c, i64 %w_c, i64 %y_c" [prueba_booth/src/premults.cpp:426]   --->   Operation 30 'call' 'call_ln426' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln444 = call void @read_w<1, 8>, i8 %gmem, i8 %st_read_w, i64 %w_c" [prueba_booth/src/premults.cpp:444]   --->   Operation 31 'call' 'call_ln444' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln450 = call void @read_x<2, 8>, i16 %gmem2, i64 %x0_c, i16 %st_read_x_0_V_V" [prueba_booth/src/premults.cpp:450]   --->   Operation 32 'call' 'call_ln450' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln444 = call void @read_w<1, 8>, i8 %gmem, i8 %st_read_w, i64 %w_c" [prueba_booth/src/premults.cpp:444]   --->   Operation 33 'call' 'call_ln444' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln450 = call void @read_x<2, 8>, i16 %gmem2, i64 %x0_c, i16 %st_read_x_0_V_V" [prueba_booth/src/premults.cpp:450]   --->   Operation 34 'call' 'call_ln450' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln445 = call void @split<1, 1, 8, 9>, i8 %st_read_w, i8 %st_w1_0_V_V" [prueba_booth/src/premults.cpp:445]   --->   Operation 35 'call' 'call_ln445' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln455 = call void @broadcast<1, 1, 2, 8, 1152>, i16 %st_read_x_0_V_V, i16 %st_x1_0_V_V" [prueba_booth/src/premults.cpp:455]   --->   Operation 36 'call' 'call_ln455' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln445 = call void @split<1, 1, 8, 9>, i8 %st_read_w, i8 %st_w1_0_V_V" [prueba_booth/src/premults.cpp:445]   --->   Operation 37 'call' 'call_ln445' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln455 = call void @broadcast<1, 1, 2, 8, 1152>, i16 %st_read_x_0_V_V, i16 %st_x1_0_V_V" [prueba_booth/src/premults.cpp:455]   --->   Operation 38 'call' 'call_ln455' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln459 = call void @mul<1, 2, 8, 9, 128>, i8 %st_w1_0_V_V, i16 %st_x1_0_V_V, i32 %st_mul_0_V_V" [prueba_booth/src/premults.cpp:459]   --->   Operation 39 'call' 'call_ln459' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln459 = call void @mul<1, 2, 8, 9, 128>, i8 %st_w1_0_V_V, i16 %st_x1_0_V_V, i32 %st_mul_0_V_V" [prueba_booth/src/premults.cpp:459]   --->   Operation 40 'call' 'call_ln459' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln460 = call void @add<2, 16, 9, 128>, i32 %st_mul_0_V_V, i32 %st_add_0_V_V" [prueba_booth/src/premults.cpp:460]   --->   Operation 41 'call' 'call_ln460' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln460 = call void @add<2, 16, 9, 128>, i32 %st_mul_0_V_V, i32 %st_add_0_V_V" [prueba_booth/src/premults.cpp:460]   --->   Operation 42 'call' 'call_ln460' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln463 = call void @merge<1, 2, 16, 128>, i32 %st_merge, i32 %st_add_0_V_V" [prueba_booth/src/premults.cpp:463]   --->   Operation 43 'call' 'call_ln463' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln463 = call void @merge<1, 2, 16, 128>, i32 %st_merge, i32 %st_add_0_V_V" [prueba_booth/src/premults.cpp:463]   --->   Operation 44 'call' 'call_ln463' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln465 = call void @serialize<2, 16, 128>, i32 %st_merge, i512 %st_serialize" [prueba_booth/src/premults.cpp:465]   --->   Operation 45 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln465 = call void @serialize<2, 16, 128>, i32 %st_merge, i512 %st_serialize" [prueba_booth/src/premults.cpp:465]   --->   Operation 46 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln466 = call void @write<8>, i512 %gmem1, i512 %st_serialize, i64 %y_c" [prueba_booth/src/premults.cpp:466]   --->   Operation 47 'call' 'call_ln466' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0"   --->   Operation 48 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23"   --->   Operation 49 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_27, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_6, void @empty_22, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem3, void @empty_27, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_20, void @empty_22, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem3"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_27, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_33, void @empty_22, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem4"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem5, void @empty_27, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_32, void @empty_22, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem5"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_27, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_26, void @empty_22, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_27, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_16, void @empty_22, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x0, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x0, void @empty_18, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x1, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_28, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x1, void @empty_18, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x2, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x2, void @empty_18, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x3, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_31, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x3, void @empty_18, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_18, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_18, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_4"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_34, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @st_read_w_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %st_read_w, i8 %st_read_w"   --->   Operation 76 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %st_read_w, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @st_merge_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %st_merge, i32 %st_merge"   --->   Operation 78 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %st_merge, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @st_serialize_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %st_serialize, i512 %st_serialize"   --->   Operation 80 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %st_serialize, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @st_mul_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %st_mul_0_V_V, i32 %st_mul_0_V_V"   --->   Operation 82 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %st_mul_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @st_add_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %st_add_0_V_V, i32 %st_add_0_V_V"   --->   Operation 84 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %st_add_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @st_w1_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %st_w1_0_V_V, i8 %st_w1_0_V_V"   --->   Operation 86 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %st_w1_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @st_read_x_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %st_read_x_0_V_V, i16 %st_read_x_0_V_V"   --->   Operation 88 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %st_read_x_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @st_x1_LF_0_NF_OC_V_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %st_x1_0_V_V, i16 %st_x1_0_V_V"   --->   Operation 90 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %st_x1_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @x0_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %x0_c, i64 %x0_c" [prueba_booth/src/premults.cpp:426]   --->   Operation 92 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln426 = specinterface void @_ssdm_op_SpecInterface, i64 %x0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [prueba_booth/src/premults.cpp:426]   --->   Operation 93 'specinterface' 'specinterface_ln426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @w_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %w_c, i64 %w_c" [prueba_booth/src/premults.cpp:426]   --->   Operation 94 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln426 = specinterface void @_ssdm_op_SpecInterface, i64 %w_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [prueba_booth/src/premults.cpp:426]   --->   Operation 95 'specinterface' 'specinterface_ln426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @y_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i64 %y_c, i64 %y_c" [prueba_booth/src/premults.cpp:426]   --->   Operation 96 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln426 = specinterface void @_ssdm_op_SpecInterface, i64 %y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [prueba_booth/src/premults.cpp:426]   --->   Operation 97 'specinterface' 'specinterface_ln426' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln466 = call void @write<8>, i512 %gmem1, i512 %st_serialize, i64 %y_c" [prueba_booth/src/premults.cpp:466]   --->   Operation 98 'call' 'call_ln466' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln467 = ret" [prueba_booth/src/premults.cpp:467]   --->   Operation 99 'ret' 'ret_ln467' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read                   (read                ) [ 0000000000000000]
w_read                   (read                ) [ 0000000000000000]
x0_read                  (read                ) [ 0000000000000000]
y_c                      (alloca              ) [ 0111111111111111]
w_c                      (alloca              ) [ 0111111111111111]
x0_c                     (alloca              ) [ 0111111111111111]
st_read_w                (alloca              ) [ 0011111111111111]
st_merge                 (alloca              ) [ 0011111111111111]
st_serialize             (alloca              ) [ 0011111111111111]
st_mul_0_V_V             (alloca              ) [ 0011111111111111]
st_add_0_V_V             (alloca              ) [ 0011111111111111]
st_w1_0_V_V              (alloca              ) [ 0011111111111111]
st_read_x_0_V_V          (alloca              ) [ 0011111111111111]
st_x1_0_V_V              (alloca              ) [ 0011111111111111]
call_ln426               (call                ) [ 0000000000000000]
call_ln444               (call                ) [ 0000000000000000]
call_ln450               (call                ) [ 0000000000000000]
call_ln445               (call                ) [ 0000000000000000]
call_ln455               (call                ) [ 0000000000000000]
call_ln459               (call                ) [ 0000000000000000]
call_ln460               (call                ) [ 0000000000000000]
call_ln463               (call                ) [ 0000000000000000]
call_ln465               (call                ) [ 0000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty                    (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_50                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_51                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_52                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_53                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_54                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_55                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_56                 (specchannel         ) [ 0000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000]
empty_57                 (specchannel         ) [ 0000000000000000]
specinterface_ln426      (specinterface       ) [ 0000000000000000]
empty_58                 (specchannel         ) [ 0000000000000000]
specinterface_ln426      (specinterface       ) [ 0000000000000000]
empty_59                 (specchannel         ) [ 0000000000000000]
specinterface_ln426      (specinterface       ) [ 0000000000000000]
call_ln466               (call                ) [ 0000000000000000]
ret_ln467                (ret                 ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="y">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top.entry64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_w<1, 8>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_x<2, 8>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split<1, 1, 8, 9>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="broadcast<1, 1, 2, 8, 1152>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul<1, 2, 8, 9, 128>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add<2, 16, 9, 128>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge<1, 2, 16, 128>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="serialize<2, 16, 128>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write<8>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_read_w_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_merge_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_serialize_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_mul_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_add_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_w1_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_read_x_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_x1_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="y_c_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_c/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="w_c_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_c/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x0_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x0_c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="st_read_w_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_read_w/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="st_merge_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_merge/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="st_serialize_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_serialize/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="st_mul_0_V_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_mul_0_V_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="st_add_0_V_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_add_0_V_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="st_w1_0_V_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_w1_0_V_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="st_read_x_0_V_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_read_x_0_V_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="st_x1_0_V_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="st_x1_0_V_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="y_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x0_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x0_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_serialize_2_16_128_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="11"/>
<pin id="207" dir="0" index="2" bw="512" slack="11"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln465/12 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_write_8_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="512" slack="0"/>
<pin id="213" dir="0" index="2" bw="512" slack="13"/>
<pin id="214" dir="0" index="3" bw="64" slack="13"/>
<pin id="215" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln466/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_mul_1_2_8_9_128_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="5"/>
<pin id="221" dir="0" index="2" bw="16" slack="5"/>
<pin id="222" dir="0" index="3" bw="32" slack="5"/>
<pin id="223" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln459/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_add_2_16_9_128_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="7"/>
<pin id="228" dir="0" index="2" bw="32" slack="7"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln460/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_read_x_2_8_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="1"/>
<pin id="235" dir="0" index="3" bw="16" slack="1"/>
<pin id="236" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln450/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_broadcast_1_1_2_8_1152_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="3"/>
<pin id="242" dir="0" index="2" bw="16" slack="3"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln455/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_read_w_1_8_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="1"/>
<pin id="249" dir="0" index="3" bw="64" slack="1"/>
<pin id="250" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln444/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_merge_1_2_16_128_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="9"/>
<pin id="256" dir="0" index="2" bw="32" slack="9"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln463/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_split_1_1_8_9_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="3"/>
<pin id="262" dir="0" index="2" bw="8" slack="3"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln445/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="call_ln426_top_entry64_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="64" slack="0"/>
<pin id="269" dir="0" index="3" bw="64" slack="0"/>
<pin id="270" dir="0" index="4" bw="64" slack="0"/>
<pin id="271" dir="0" index="5" bw="64" slack="0"/>
<pin id="272" dir="0" index="6" bw="64" slack="0"/>
<pin id="273" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln426/1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="y_c_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y_c "/>
</bind>
</comp>

<comp id="284" class="1005" name="w_c_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="w_c "/>
</bind>
</comp>

<comp id="290" class="1005" name="x0_c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x0_c "/>
</bind>
</comp>

<comp id="296" class="1005" name="st_read_w_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="st_read_w "/>
</bind>
</comp>

<comp id="302" class="1005" name="st_merge_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="9"/>
<pin id="304" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="st_merge "/>
</bind>
</comp>

<comp id="308" class="1005" name="st_serialize_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="512" slack="11"/>
<pin id="310" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="st_serialize "/>
</bind>
</comp>

<comp id="314" class="1005" name="st_mul_0_V_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="5"/>
<pin id="316" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="st_mul_0_V_V "/>
</bind>
</comp>

<comp id="320" class="1005" name="st_add_0_V_V_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="7"/>
<pin id="322" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="st_add_0_V_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="st_w1_0_V_V_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="3"/>
<pin id="328" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="st_w1_0_V_V "/>
</bind>
</comp>

<comp id="332" class="1005" name="st_read_x_0_V_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="st_read_x_0_V_V "/>
</bind>
</comp>

<comp id="338" class="1005" name="st_x1_0_V_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="3"/>
<pin id="340" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="st_x1_0_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="198" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="192" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="186" pin="2"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="142" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="265" pin=6"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="287"><net_src comp="146" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="265" pin=5"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="293"><net_src comp="150" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="299"><net_src comp="154" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="305"><net_src comp="158" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="311"><net_src comp="162" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="317"><net_src comp="166" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="323"><net_src comp="170" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="329"><net_src comp="174" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="335"><net_src comp="178" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="231" pin=3"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="341"><net_src comp="182" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {14 15 }
 - Input state : 
	Port: top : gmem2 | {2 3 }
	Port: top : gmem | {2 3 }
	Port: top : x0 | {1 }
	Port: top : w | {1 }
	Port: top : y | {1 }
  - Chain level:
	State 1
		call_ln426 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_serialize_2_16_128_s_fu_204   |    0    |    0    |    0    |   603   |   1816  |    0    |
|          |         grp_write_8_s_fu_210        |    0    |    0    |  0.774  |   1091  |    30   |    0    |
|          |     grp_mul_1_2_8_9_128_s_fu_218    |    0    |    1    |   3.87  |   391   |   378   |    0    |
|          |     grp_add_2_16_9_128_s_fu_225     |    0    |    0    | 1.19386 |   150   |   193   |    1    |
|   call   |       grp_read_x_2_8_s_fu_231       |    0    |    0    |    0    |    57   |    47   |    0    |
|          | grp_broadcast_1_1_2_8_1152_s_fu_239 |    0    |    0    |    0    |    23   |    29   |    0    |
|          |       grp_read_w_1_8_s_fu_245       |    0    |    0    |    0    |    25   |    21   |    0    |
|          |    grp_merge_1_2_16_128_s_fu_253    |    0    |    0    |    0    |    17   |    26   |    0    |
|          |      grp_split_1_1_8_9_s_fu_259     |    0    |    0    |    0    |    9    |    21   |    0    |
|          |    call_ln426_top_entry64_fu_265    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          y_read_read_fu_186         |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |          w_read_read_fu_192         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         x0_read_read_fu_198         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                     |    0    |    1    | 5.83786 |   2366  |   2561  |    1    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  st_add_0_V_V_reg_320 |   32   |
|    st_merge_reg_302   |   32   |
|  st_mul_0_V_V_reg_314 |   32   |
|   st_read_w_reg_296   |    8   |
|st_read_x_0_V_V_reg_332|   16   |
|  st_serialize_reg_308 |   512  |
|  st_w1_0_V_V_reg_326  |    8   |
|  st_x1_0_V_V_reg_338  |   16   |
|      w_c_reg_284      |   64   |
|      x0_c_reg_290     |   64   |
|      y_c_reg_278      |   64   |
+-----------------------+--------+
|         Total         |   848  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |    5   |  2366  |  2561  |    1   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   848  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    5   |  3214  |  2561  |    1   |
+-----------+--------+--------+--------+--------+--------+--------+
