IA32_APIC_BASE = 1Bh
DEFAULT_APIC_BASE =  0FEE00000h;

LOCAL_APIC_ID_REG = 20h;
LOCAL_APIC_ID_REG_DEF = DEFAULT_APIC_BASE + LOCAL_APIC_ID_REG;

APIC_TPR	  = 80h;
APIC_TPR_DEF = DEFAULT_APIC_BASE + APIC_TPR;

APIC_ICR_low	      = 300h
APIC_ICR_hi	      = 310h
APIC_ICR_low_DEF = DEFAULT_APIC_BASE + APIC_ICR_low;
APIC_ICR_hi_DEF = DEFAULT_APIC_BASE + APIC_ICR_hi;

APIC_LVT_Timer_REG    = 320h
APIC_LVT_Timer_REG_DEF = DEFAULT_APIC_BASE + APIC_LVT_Timer_REG;

APIC_LVT_LINT0_REG    = 350h
APIC_LVT_LINT0_REG_DEF = DEFAULT_APIC_BASE + APIC_LVT_LINT0_REG;

APIC_LVT_LINT1_REG    = 360h
APIC_LVT_LINT1_REG_DEF = DEFAULT_APIC_BASE + APIC_LVT_LINT1_REG;

Initial_Count_REG = 380h
Current_Count_REG = 390h
Divide_Configuration_REG = 3E0h
APIC_Timer_Initial_Count_REG_DEF = DEFAULT_APIC_BASE + Initial_Count_REG;
APIC_Timer_Divide_Configuration_REG_DEF = DEFAULT_APIC_BASE + Divide_Configuration_REG;

APIC_EOI_REG	       = 0B0h
APIC_EOI_REG_DEF       = DEFAULT_APIC_BASE + APIC_EOI_REG;

DEFINE DEFAULT_IOAPIC_BASE 0FEC00000h

IOAPIC_IOREGSEL_REG  = 0h
IOAPIC_IOREGSEL_REG_DEF = DEFAULT_IOAPIC_BASE + IOAPIC_IOREGSEL_REG

IOAPIC_IOWIN_REG = 10h
IOAPIC_IOWIN_REG_DEF = DEFAULT_IOAPIC_BASE + IOAPIC_IOWIN_REG

;IOAPIC_EOI_REG = 040h
;IOAPIC_EOI_REG_DEF = DEFAULT_IOAPIC_BASE +  IOAPIC_EOI_REG;

IOAPIC_IOAPICID      = 0
IOAPIC_IOAPICVER     = 1h
IOAPIC_IOREDTBL1_low = 12h
IOAPIC_IOREDTBL1_hi  = 13h







