TimeQuest Timing Analyzer report for AD9764_Code
Tue Jul 11 12:00:35 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'clk_ext'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'clk_ext'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'clk_ext'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'clk_ext'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_ext'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'clk_ext'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'clk_ext'
 49. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Recovery: 'clk_ext'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'clk_ext'
 53. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_ext'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Setup: 'clk_ext'
 73. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'clk_ext'
 76. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Recovery: 'clk_ext'
 79. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Removal: 'clk_ext'
 81. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_ext'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Propagation Delay
 91. Minimum Propagation Delay
 92. Fast 1200mV 0C Model Metastability Report
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Progagation Delay
 99. Minimum Progagation Delay
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths
112. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; AD9764_Code                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; AD9764_Code.sdc ; OK     ; Tue Jul 11 12:00:33 2023 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { altera_reserved_tck }                               ;
; clk_ext                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { clk }                                               ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk_ext ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000   ; 125.0 MHz ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk_ext ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[1] } ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 8.000   ; 125.0 MHz ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk_ext ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 68.61 MHz  ; 68.61 MHz       ; altera_reserved_tck                               ;      ;
; 92.58 MHz  ; 92.58 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 156.47 MHz ; 156.47 MHz      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 165.15 MHz ; 165.15 MHz      ; clk_ext                                           ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -1.401 ; -37.086       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1.609  ; 0.000         ;
; clk_ext                                           ; 13.945 ; 0.000         ;
; altera_reserved_tck                               ; 42.712 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.404 ; 0.000         ;
; clk_ext                                           ; 0.452 ; 0.000         ;
; altera_reserved_tck                               ; 0.453 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.652 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_ext             ; 17.517 ; 0.000         ;
; altera_reserved_tck ; 48.130 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_ext             ; 1.564 ; 0.000         ;
; altera_reserved_tck ; 1.618 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.701  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.718  ; 0.000         ;
; clk_ext                                           ; 9.763  ; 0.000         ;
; altera_reserved_tck                               ; 49.453 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.401 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.327      ;
; -1.401 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.327      ;
; -1.401 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.327      ;
; -1.309 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.235      ;
; -1.309 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.235      ;
; -1.309 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.235      ;
; -1.238 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.164      ;
; -1.238 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.164      ;
; -1.238 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.164      ;
; -1.219 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.145      ;
; -1.219 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.145      ;
; -1.219 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.145      ;
; -1.164 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 5.104      ;
; -1.164 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 5.104      ;
; -1.164 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 5.104      ;
; -1.161 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.087      ;
; -1.161 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.087      ;
; -1.161 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.087      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[24] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[26] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[28] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.146 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[30] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 5.070      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[18] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.133 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 5.058      ;
; -1.123 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.049      ;
; -1.123 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.049      ;
; -1.123 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.049      ;
; -1.115 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.041      ;
; -1.115 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.041      ;
; -1.115 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 5.041      ;
; -1.065 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 5.005      ;
; -1.065 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 5.005      ;
; -1.065 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 5.005      ;
; -1.056 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 4.996      ;
; -1.056 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 4.996      ;
; -1.056 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 4.996      ;
; -1.054 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.980      ;
; -1.054 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.980      ;
; -1.054 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.980      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[24] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[26] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[28] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.054 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[30] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.097     ; 4.978      ;
; -1.053 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 4.993      ;
; -1.053 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 4.993      ;
; -1.053 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.081     ; 4.993      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[18] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.041 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.096     ; 4.966      ;
; -1.036 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.962      ;
; -1.036 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.962      ;
; -1.036 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.962      ;
; -1.025 ; key_con:u_key_con|cycle_count[7]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.951      ;
; -1.025 ; key_con:u_key_con|cycle_count[7]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.951      ;
; -1.025 ; key_con:u_key_con|cycle_count[7]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.951      ;
; -0.999 ; key_con:u_key_con|cycle_count[3]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.925      ;
; -0.999 ; key_con:u_key_con|cycle_count[3]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.095     ; 4.925      ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 6.332      ;
; 1.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 6.327      ;
; 1.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 6.113      ;
; 1.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 6.108      ;
; 1.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.966      ;
; 1.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.961      ;
; 2.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.934      ;
; 2.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.865      ;
; 2.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.860      ;
; 2.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.859      ;
; 2.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.857      ;
; 2.100 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.840      ;
; 2.104 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.838      ;
; 2.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.837      ;
; 2.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.835      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.811      ;
; 2.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.771      ;
; 2.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.763      ;
; 2.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.766      ;
; 2.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.758      ;
; 2.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.751      ;
; 2.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.746      ;
; 2.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.736      ;
; 2.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.733      ;
; 2.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.725      ;
; 2.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.720      ;
; 2.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.715      ;
; 2.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.708      ;
; 2.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.703      ;
; 2.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.700      ;
; 2.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.695      ;
; 2.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.665      ;
; 2.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.660      ;
; 2.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.660      ;
; 2.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.654      ;
; 2.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 5.646      ;
; 2.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.635      ;
; 2.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.641      ;
; 2.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.640      ;
; 2.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.638      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.628      ;
; 2.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.618      ;
; 2.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.614      ;
; 2.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 5.619      ;
; 2.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.612      ;
; 2.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 5.618      ;
; 2.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.608      ;
; 2.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.600      ;
; 2.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.595      ;
; 2.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.592      ;
; 2.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.570      ;
; 2.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.568      ;
; 2.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.565      ;
; 2.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.553      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.546      ;
; 2.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.541      ;
; 2.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.535      ;
; 2.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.530      ;
; 2.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.529      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.527      ;
; 2.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.513      ;
; 2.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.517      ;
; 2.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.514      ;
; 2.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.500      ;
; 2.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.499      ;
; 2.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.495      ;
; 2.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.491      ;
; 2.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.472      ;
; 2.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.471      ;
; 2.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.462      ;
; 2.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.457      ;
; 2.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.442      ;
; 2.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.441      ;
; 2.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.075     ; 5.435      ;
; 2.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.425      ;
; 2.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.412      ;
; 2.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.410      ;
; 2.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.411      ;
; 2.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.416      ;
; 2.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.407      ;
; 2.538 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.409      ;
; 2.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.399      ;
; 2.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.392      ;
; 2.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.382      ;
; 2.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.380      ;
; 2.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.373      ;
; 2.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.368      ;
; 2.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.367      ;
; 2.574 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.074     ; 5.373      ;
; 2.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.365      ;
; 2.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.365      ;
; 2.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.079     ; 5.353      ;
; 2.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.346      ;
; 2.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 5.345      ;
; 2.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 5.345      ;
; 2.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 5.343      ;
; 2.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.334      ;
; 2.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.073     ; 5.339      ;
; 2.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.327      ;
; 2.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 5.319      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_ext'                                                                                                                                                 ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.945 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.997      ;
; 14.010 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 5.936      ;
; 14.024 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 5.920      ;
; 14.133 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 5.811      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.208 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.753      ;
; 14.265 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.695      ;
; 14.265 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.695      ;
; 14.265 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.695      ;
; 14.265 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.695      ;
; 14.265 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.695      ;
; 14.265 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.695      ;
; 14.270 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 5.674      ;
; 14.279 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.663      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.346 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.615      ;
; 14.391 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.557      ;
; 14.396 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.091     ; 5.534      ;
; 14.397 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 5.547      ;
; 14.402 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[9]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.091     ; 5.528      ;
; 14.403 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.557      ;
; 14.403 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.557      ;
; 14.403 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.557      ;
; 14.403 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.557      ;
; 14.403 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.557      ;
; 14.403 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.061     ; 5.557      ;
; 14.431 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.511      ;
; 14.436 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.091     ; 5.494      ;
; 14.487 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.447      ;
; 14.495 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.439      ;
; 14.502 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.091     ; 5.428      ;
; 14.544 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.091     ; 5.386      ;
; 14.560 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.051     ; 5.410      ;
; 14.560 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.051     ; 5.410      ;
; 14.560 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.051     ; 5.410      ;
; 14.572 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.399      ;
; 14.572 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.399      ;
; 14.572 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.399      ;
; 14.585 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.363      ;
; 14.598 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.086     ; 5.337      ;
; 14.620 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.351      ;
; 14.620 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.351      ;
; 14.620 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.050     ; 5.351      ;
; 14.649 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.285      ;
; 14.656 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.278      ;
; 14.658 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.276      ;
; 14.659 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 5.287      ;
; 14.666 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.268      ;
; 14.697 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.251      ;
; 14.698 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.051     ; 5.272      ;
; 14.698 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.051     ; 5.272      ;
; 14.698 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.051     ; 5.272      ;
; 14.703 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 5.245      ;
; 14.708 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.226      ;
; 14.710 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 5.236      ;
; 14.721 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 5.225      ;
; 14.729 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.087     ; 5.205      ;
; 14.740 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.202      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.744 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.217      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
; 14.751 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.060     ; 5.210      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 7.495      ;
; 42.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 7.215      ;
; 43.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 7.194      ;
; 43.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 7.171      ;
; 43.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.344      ;
; 44.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.182      ;
; 44.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.928      ;
; 44.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 5.929      ;
; 44.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.735      ;
; 44.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.688      ;
; 44.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 5.491      ;
; 45.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.911      ;
; 45.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.867      ;
; 45.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.731      ;
; 45.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.480      ;
; 46.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.996      ;
; 46.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.985      ;
; 46.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.771      ;
; 46.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.566      ;
; 46.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.287      ;
; 47.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.199      ;
; 47.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.150      ;
; 47.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.492      ;
; 49.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 0.895      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.672      ;
; 94.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.537      ;
; 94.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.457      ;
; 94.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.457      ;
; 94.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.457      ;
; 94.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.457      ;
; 94.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.457      ;
; 94.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.453      ;
; 94.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.453      ;
; 94.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.453      ;
; 94.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.453      ;
; 94.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.453      ;
; 94.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 5.062      ;
; 94.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.285      ;
; 94.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.400     ; 4.945      ;
; 94.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.259      ;
; 94.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.255      ;
; 94.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.236      ;
; 94.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.208      ;
; 94.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.213      ;
; 94.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.204      ;
; 94.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.204      ;
; 94.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.201      ;
; 94.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.200      ;
; 94.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.204      ;
; 94.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.198      ;
; 94.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.200      ;
; 94.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.200      ;
; 94.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.197      ;
; 94.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.196      ;
; 94.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.194      ;
; 94.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.162      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.998      ;
; 94.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.997      ;
; 94.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.997      ;
; 94.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.997      ;
; 94.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.997      ;
; 94.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.997      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 94.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.955      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.942      ;
; 95.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.942      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
; 95.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.926      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.142      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.145      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.145      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.172      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.193      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.195      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.200      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.202      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.230      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.797      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.269      ;
; 0.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.844      ;
; 0.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.398      ;
; 0.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.975      ;
; 0.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.975      ;
; 0.698 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.442      ;
; 0.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.008      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.009      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.019      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.027      ;
; 0.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.771 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.075      ;
; 0.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.098      ;
; 0.836 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.129      ;
; 0.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.139      ;
; 0.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.153      ;
; 0.910 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.203      ;
; 0.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.214      ;
; 0.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.215      ;
; 0.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.216      ;
; 0.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.217      ;
; 0.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.224      ;
; 0.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.227      ;
; 0.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.229      ;
; 0.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.232      ;
; 0.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.672      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.242      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.242      ;
; 0.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.242      ;
; 0.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.240      ;
; 0.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.241      ;
; 0.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.244      ;
; 0.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.248      ;
; 0.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.275      ;
; 0.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.278      ;
; 0.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.731      ;
; 0.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.287      ;
; 1.006 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.304      ;
; 1.007 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.305      ;
; 1.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.306      ;
; 1.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.306      ;
; 1.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.318      ;
; 1.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.321      ;
; 1.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.330      ;
; 1.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.330      ;
; 1.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.343      ;
; 1.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.349      ;
; 1.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.349      ;
; 1.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.353      ;
; 1.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.366      ;
; 1.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.369      ;
; 1.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.365      ;
; 1.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.376      ;
; 1.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.394      ;
; 1.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.395      ;
; 1.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.394      ;
; 1.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.405      ;
; 1.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.410      ;
; 1.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.413      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_ext'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                          ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_two                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_two                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_START                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.777      ;
; 0.486 ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.779      ;
; 0.501 ; two_frequency:two_frequency_u1|ina_out_reg                                                                                    ; time_cs:time_cs_u1|ina_r[0]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; in_buf:in_buf_u1|inb_r                                                                                                        ; two_frequency:two_frequency_u1|inb_r[0]                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; two_frequency:two_frequency_u1|inb_out_reg                                                                                    ; time_cs:time_cs_u1|inb_r[0]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; time_cs:time_cs_u1|inb_r[2]                                                                                                   ; time_cs:time_cs_u1|inb_r[3]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; buf_or:buf_or_u1|inb_r[0]                                                                                                     ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; in_buf:in_buf_u1|ina_r                                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_out_reg                                                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_out_reg                                                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; buf_or:buf_or_u1|ina_r[0]                                                                                                     ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; in_buf:in_buf_u1|ina_r                                                                                                        ; two_frequency:two_frequency_u1|ina_r[0]                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.796      ;
; 0.507 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; time_cs:time_cs_u1|ina_r[1]                                                                                                   ; time_cs:time_cs_u1|ina_r[2]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; delay_debounce:u_delay_debounce_sa|din_reg[12]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; delay_debounce:u_delay_debounce_sb|din_reg[2]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; delay_debounce:u_delay_debounce_sa|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; two_frequency:two_frequency_u1|inb_r[0]                                                                                       ; two_frequency:two_frequency_u1|inb_r[1]                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; two_frequency:two_frequency_u1|ina_r[0]                                                                                       ; two_frequency:two_frequency_u1|ina_r[1]                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.804      ;
; 0.515 ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; time_cs:time_cs_u1|updata_reg                                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.809      ;
; 0.518 ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[14]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.811      ;
; 0.520 ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.813      ;
; 0.526 ; delay_debounce:u_delay_debounce_sb|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[1]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; time_cs:time_cs_u1|test_ok                                                                                                    ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; cnt_module:cnt_module_u1|b_cnt[7]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.448      ;
; 0.527 ; delay_debounce:u_delay_debounce_sa|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[1]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.820      ;
; 0.544 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.837      ;
; 0.558 ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 1.703      ; 2.473      ;
; 0.606 ; cnt_module:cnt_module_u1|b_cnt[6]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 1.706      ; 2.524      ;
; 0.613 ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.704      ; 2.529      ;
; 0.620 ; cnt_module:cnt_module_u1|b_cnt[22]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.708      ; 2.540      ;
; 0.627 ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.548      ;
; 0.628 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.921      ;
; 0.630 ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.704      ; 2.546      ;
; 0.631 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 0.923      ;
; 0.637 ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.558      ;
; 0.640 ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.561      ;
; 0.652 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.945      ;
; 0.658 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.952      ;
; 0.660 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.953      ;
; 0.661 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.954      ;
; 0.665 ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.691      ; 2.568      ;
; 0.665 ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.586      ;
; 0.685 ; cnt_module:cnt_module_u1|b_cnt[21]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.708      ; 2.605      ;
; 0.695 ; cnt_module:cnt_module_u1|b_cnt[16]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.694      ; 2.601      ;
; 0.698 ; time_cs:time_cs_u1|ina_r[2]                                                                                                   ; time_cs:time_cs_u1|ina_r[3]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.692      ; 2.603      ;
; 0.699 ; buf_or:buf_or_u1|q_or                                                                                                         ; cnt_module:cnt_module_u1|pha_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; time_cs:time_cs_u1|time_out_flag                                                                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; time_cs:time_cs_u1|inb_r[0]                                                                                                   ; time_cs:time_cs_u1|inb_r[1]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; time_cs:time_cs_u1|inb_r[1]                                                                                                   ; time_cs:time_cs_u1|inb_r[2]                                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.993      ;
; 0.706 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; delay_debounce:u_delay_debounce_sb|din_reg[10]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20]           ; cnt_module:cnt_module_u1|a_cnt[20]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.001      ;
; 0.712 ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[15]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.005      ;
; 0.712 ; delay_debounce:u_delay_debounce_sa|din_reg[7]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.005      ;
; 0.713 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.006      ;
; 0.714 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|trick_count_en                                                                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.008      ;
; 0.715 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.008      ;
; 0.719 ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[3]            ; cnt_module:cnt_module_u1|b_cnt[3]                                                                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.011      ;
; 0.720 ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.701      ; 2.633      ;
; 0.721 ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.014      ;
; 0.722 ; cnt_module:cnt_module_u1|f_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.710      ; 2.644      ;
; 0.725 ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[30]           ; cnt_module:cnt_module_u1|c_cnt[30]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.017      ;
; 0.731 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[10]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.025      ;
; 0.733 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21]           ; cnt_module:cnt_module_u1|a_cnt[21]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.026      ;
; 0.733 ; time_cs:time_cs_u1|time_out_flag                                                                                              ; time_cs:time_cs_u1|time_out_reg                                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.026      ;
; 0.734 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.029      ;
; 0.737 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[22]           ; cnt_module:cnt_module_u1|a_cnt[22]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; two_frequency:two_frequency_u1|ina_r[1]                                                                                       ; two_frequency:two_frequency_u1|ina_two                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; two_frequency:two_frequency_u1|inb_r[1]                                                                                       ; two_frequency:two_frequency_u1|inb_two                                                                                        ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; cnt_module:cnt_module_u1|b_cnt[15]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.694      ; 2.650      ;
; 0.747 ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29]           ; cnt_module:cnt_module_u1|c_cnt[29]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.081      ; 1.043      ;
; 0.753 ; cnt_module:cnt_module_u1|b_cnt[26]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.700      ; 2.665      ;
; 0.755 ; cnt_module:cnt_module_u1|b_cnt[20]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[20]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.708      ; 2.675      ;
; 0.759 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; cnt_module:cnt_module_u1|e_cnt[7]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 1.709      ; 2.681      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.779      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.791      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.805      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.809      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.812      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.813      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.825      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.926      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.652 ; sel_wave:u_sel_wave|da_out_reg[11]              ; data_buf1[11]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.652 ; sel_wave:u_sel_wave|da_out_reg[13]              ; data_buf1[13]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.704 ; sel_wave:u_sel_wave|da_out_reg[5]               ; data_buf2[5]                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.996      ;
; 0.706 ; sel_wave:u_sel_wave|da_out_reg[5]               ; data_buf1[5]                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.998      ;
; 0.717 ; add_32bit:u_add_32bit|add[1]                    ; add_32bit:u_add_32bit|add[1]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.031      ;
; 0.725 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.515      ;
; 0.734 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[22]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.524      ;
; 0.735 ; add_32bit:u_add_32bit|add[0]                    ; add_32bit:u_add_32bit|add[0]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.049      ;
; 0.735 ; add_32bit:u_add_32bit|add[2]                    ; add_32bit:u_add_32bit|add[2]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; add_32bit:u_add_32bit|add[6]                    ; add_32bit:u_add_32bit|add[6]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; add_32bit:u_add_32bit|add[16]                   ; add_32bit:u_add_32bit|add[16]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; add_32bit:u_add_32bit|add[12]                   ; add_32bit:u_add_32bit|add[12]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[14]                   ; add_32bit:u_add_32bit|add[14]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; add_32bit:u_add_32bit|add[15]                   ; add_32bit:u_add_32bit|add[15]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; add_32bit:u_add_32bit|add[5]                    ; add_32bit:u_add_32bit|add[5]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; add_32bit:u_add_32bit|add[13]                   ; add_32bit:u_add_32bit|add[13]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[19]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.742 ; add_32bit:u_add_32bit|add[22]                   ; add_32bit:u_add_32bit|add[22]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; add_32bit:u_add_32bit|add[30]                   ; add_32bit:u_add_32bit|add[30]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; add_32bit:u_add_32bit|add[24]                   ; add_32bit:u_add_32bit|add[24]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; add_32bit:u_add_32bit|add[26]                   ; add_32bit:u_add_32bit|add[26]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; add_32bit:u_add_32bit|add[28]                   ; add_32bit:u_add_32bit|add[28]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; add_32bit:u_add_32bit|add[29]                   ; add_32bit:u_add_32bit|add[29]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; add_32bit:u_add_32bit|add[21]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; add_32bit:u_add_32bit|add[31]                   ; add_32bit:u_add_32bit|add[31]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; add_32bit:u_add_32bit|add[23]                   ; add_32bit:u_add_32bit|add[23]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.059      ;
; 0.759 ; key_con:u_key_con|cycle_count[3]                ; key_con:u_key_con|cycle_count[3]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; key_con:u_key_con|cycle_count[15]               ; key_con:u_key_con|cycle_count[15]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; key_con:u_key_con|cycle_count[1]                ; key_con:u_key_con|cycle_count[1]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cycle_count[5]                ; key_con:u_key_con|cycle_count[5]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cycle_count[11]               ; key_con:u_key_con|cycle_count[11]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; key_con:u_key_con|cycle_count[13]               ; key_con:u_key_con|cycle_count[13]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key2_delay|kh[19] ; key_con:u_key_con|key_delay:u_key2_delay|kh[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; key_con:u_key_con|cycle_count[19]               ; key_con:u_key_con|cycle_count[19]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[17] ; key_con:u_key_con|key_delay:u_key2_delay|kh[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[21] ; key_con:u_key_con|key_delay:u_key2_delay|kh[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[27] ; key_con:u_key_con|key_delay:u_key2_delay|kh[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key2_delay|kh[29] ; key_con:u_key_con|key_delay:u_key2_delay|kh[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|cycle_count[2]                ; key_con:u_key_con|cycle_count[2]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[6]                ; key_con:u_key_con|cycle_count[6]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[7]                ; key_con:u_key_con|cycle_count[7]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[9]                ; key_con:u_key_con|cycle_count[9]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; key_con:u_key_con|cycle_count[17]               ; key_con:u_key_con|cycle_count[17]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|cycle_count[21]               ; key_con:u_key_con|cycle_count[21]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|cycle_count[27]               ; key_con:u_key_con|cycle_count[27]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; key_con:u_key_con|cycle_count[29]               ; key_con:u_key_con|cycle_count[29]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key2_delay|kh[2]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key2_delay|kh[9]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kl[2]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kl[16] ; key_con:u_key_con|key_delay:u_key1_delay|kl[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key2_delay|kl[2]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_ext'                                                                                                                                                                                                    ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.517 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.429      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.856 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.075     ; 2.090      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.882 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.073     ; 2.066      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
; 17.970 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.081     ; 1.970      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.077      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.146      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.153      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.153      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.157      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.155      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.148      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.149      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.153      ;
; 95.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.144      ;
; 95.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.144      ;
; 95.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.144      ;
; 95.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.144      ;
; 95.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.144      ;
; 96.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.615      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
; 97.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.451      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_ext'                                                                                                                                                                                                    ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.564 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 0.000        ; 0.083      ; 1.859      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.668 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.090      ; 1.970      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.698 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.088      ; 1.998      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
; 1.994 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.089      ; 2.295      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.913      ;
; 1.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.968      ;
; 1.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.968      ;
; 1.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.968      ;
; 1.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.968      ;
; 1.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.968      ;
; 1.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 2.262      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.315      ;
; 3.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.353      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.900      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.892      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.901      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.891      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.897      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.898      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.898      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.895      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.895      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.895      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.895      ;
; 3.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.895      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 3.701 ; 3.921        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[0]                    ;
; 3.701 ; 3.921        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[1]                    ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[21]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[22]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[23]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[24]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[25]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[26]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[27]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[28]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[29]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[30]                   ;
; 3.703 ; 3.923        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[31]                   ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[7]                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[8]                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[9]                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[7]                                    ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[0]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[10] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[12] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[14] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[4]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[8]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[0]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[10] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[12] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[14] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[16] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[18] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[20] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[22] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[23] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[24] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[25] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[26] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[28] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[2]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[30] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[4]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[8]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kout   ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[0]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[10] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[11] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[12] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[14] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[2]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[4]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[8]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[9]  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kout   ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[16]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[17]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[18]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[19]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[20]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[21]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[22]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[23]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[24]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[25]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[26]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[27]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[28]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[29]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[30]               ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[31]               ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[0]                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                      ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                            ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                           ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                            ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                            ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                              ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                          ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_ext'                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[1]                                                                                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[0]                                                                                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[0]                                                                                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[1]                                                                                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|e_cnt[29]                                                                                  ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|f_cnt[1]                                                                                   ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[0]                                                                                   ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[11]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[12]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[13]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[14]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[15]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[16]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[20]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[21]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[22]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[23]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[24]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[25]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[26]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[27]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[28]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[29]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[30]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[31]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[12]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[13]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[15]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[16]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[20]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[21]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[22]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[2]                                                                                   ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[11]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[12]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[13]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[14]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[15]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[16]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[1]                                                                                   ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[20]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[21]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[22]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[23]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[24]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[25]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[26]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[27]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[28]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[29]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[30]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[31]                                                                                  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[0]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[10] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[11] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[12] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[13] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[14] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[15] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[16] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[18] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[19] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[1]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[22] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[23] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[24] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[25] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[26] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[27] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[28] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[2]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[30] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[31] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[3]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[4]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[5]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[6]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[7]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[8]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[9]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[0]  ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[10] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[11] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[12] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[13] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[14] ;
; 9.765 ; 9.953        ; 0.188          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[15] ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.517 ; 49.737       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.574 ; 49.762       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ;
; 49.575 ; 49.763       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.576 ; 49.764       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ;
; 49.577 ; 49.765       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                  ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                  ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.578 ; 49.766       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 2.447 ; 2.714 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 2.507 ; 2.694 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 4.308 ; 4.441 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 7.428 ; 7.753 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.500 ; 2.687 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 7.415 ; 7.590 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 0.962 ; 1.141 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 2.727 ; 2.948 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 2.138 ; 2.361 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 3.270 ; 3.608 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -1.434 ; -1.577 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -1.359 ; -1.616 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -3.463 ; -3.567 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -6.061 ; -6.341 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.348  ; 1.249  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.344 ; -1.512 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.373 ; -0.535 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -2.254 ; -2.463 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -1.670 ; -1.873 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -2.773 ; -3.098 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 7.005  ; 6.951  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 5.420  ; 5.331  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 7.005  ; 6.951  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.982  ; 4.883  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.688  ; 5.526  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.702  ; 5.557  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.713  ; 5.550  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.662  ; 5.495  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 5.344  ; 5.223  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.364  ; 5.231  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.793  ; 6.754  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 5.239  ; 5.084  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 5.318  ; 5.206  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 5.228  ; 5.082  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.821  ; 5.775  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 6.758  ; 6.748  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.618  ; 5.475  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 5.085  ; 4.960  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.919  ; 4.838  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 5.210  ; 5.066  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 6.758  ; 6.748  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 5.542  ; 5.382  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.670  ; 4.632  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 5.206  ; 5.036  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.930  ; 4.821  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 5.144  ; 4.993  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 4.296  ; 4.280  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 4.303  ; 4.287  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.794  ; 4.685  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 4.301  ; 4.280  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 1.304  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 1.196  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 1.224  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 1.182  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.988 ; 14.657 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.832  ; 7.731  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 4.400  ; 4.303  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 4.824  ; 4.737  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 6.401  ; 6.352  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.400  ; 4.303  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.083  ; 4.925  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.094  ; 4.954  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.107  ; 4.948  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.058  ; 4.896  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.752  ; 4.634  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 4.772  ; 4.642  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.202  ; 6.166  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 4.653  ; 4.501  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 4.728  ; 4.618  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.642  ; 4.500  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.210  ; 5.165  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 3.745  ; 3.729  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.009  ; 4.871  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 4.500  ; 4.378  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.339  ; 4.260  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 4.618  ; 4.479  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 6.162  ; 6.156  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.937  ; 4.781  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.103  ; 4.066  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 4.615  ; 4.450  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.353  ; 4.248  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.560  ; 4.414  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 3.745  ; 3.729  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 3.751  ; 3.735  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.219  ; 4.113  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 3.750  ; 3.729  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 0.806  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 0.701  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 0.728  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 0.687  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.597 ; 12.268 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.496  ; 7.391  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+-------------+-------------+-------+-------+--------+--------+
; Input Port  ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+-------------+-------------+-------+-------+--------+--------+
; spi_cs_data ; spi_sdo     ; 9.883 ; 9.697 ; 10.177 ; 10.034 ;
+-------------+-------------+-------+-------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 7.830 ; 7.716 ; 8.155 ; 8.041 ;
+-------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 73.09 MHz  ; 73.09 MHz       ; altera_reserved_tck                               ;      ;
; 97.22 MHz  ; 97.22 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 168.75 MHz ; 168.75 MHz      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 173.19 MHz ; 173.19 MHz      ; clk_ext                                           ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -1.143 ; -29.003       ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 2.074  ; 0.000         ;
; clk_ext                                           ; 14.226 ; 0.000         ;
; altera_reserved_tck                               ; 43.159 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.388 ; 0.000         ;
; altera_reserved_tck                               ; 0.401 ; 0.000         ;
; clk_ext                                           ; 0.401 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.601 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_ext             ; 17.670 ; 0.000         ;
; altera_reserved_tck ; 48.436 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_ext             ; 1.406 ; 0.000         ;
; altera_reserved_tck ; 1.446 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.672  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.715  ; 0.000         ;
; clk_ext                                           ; 9.771  ; 0.000         ;
; altera_reserved_tck                               ; 49.303 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.143 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 5.063      ;
; -1.143 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 5.063      ;
; -1.143 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 5.063      ;
; -1.042 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.962      ;
; -1.042 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.962      ;
; -1.042 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.962      ;
; -0.978 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.898      ;
; -0.978 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.898      ;
; -0.978 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.898      ;
; -0.960 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.880      ;
; -0.960 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.880      ;
; -0.960 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.880      ;
; -0.917 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.837      ;
; -0.917 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.837      ;
; -0.917 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.837      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[24] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[26] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[28] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.893 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[30] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.809      ;
; -0.883 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.816      ;
; -0.883 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.816      ;
; -0.883 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.816      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[18] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.878 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.796      ;
; -0.865 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.785      ;
; -0.865 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.785      ;
; -0.865 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.785      ;
; -0.855 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.775      ;
; -0.855 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.775      ;
; -0.855 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.775      ;
; -0.822 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.755      ;
; -0.822 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.755      ;
; -0.822 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.755      ;
; -0.814 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.734      ;
; -0.814 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.734      ;
; -0.814 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.734      ;
; -0.804 ; key_con:u_key_con|cycle_count[7]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.724      ;
; -0.804 ; key_con:u_key_con|cycle_count[7]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.724      ;
; -0.804 ; key_con:u_key_con|cycle_count[7]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.724      ;
; -0.792 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.712      ;
; -0.792 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.712      ;
; -0.792 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.712      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[24] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[26] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[28] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.792 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[30] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.106     ; 4.708      ;
; -0.784 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.717      ;
; -0.784 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.717      ;
; -0.784 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.717      ;
; -0.780 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.300      ; 5.102      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[18] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.777 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.104     ; 4.695      ;
; -0.772 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.705      ;
; -0.772 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.705      ;
; -0.772 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.089     ; 4.705      ;
; -0.743 ; key_con:u_key_con|cycle_count[3]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.102     ; 4.663      ;
+--------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.877      ;
; 2.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.872      ;
; 2.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.662      ;
; 2.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.657      ;
; 2.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.564      ;
; 2.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.559      ;
; 2.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.514      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.513      ;
; 2.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.511      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.494      ;
; 2.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.482      ;
; 2.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.467      ;
; 2.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.454      ;
; 2.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.449      ;
; 2.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.435      ;
; 2.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.430      ;
; 2.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.426      ;
; 2.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.422      ;
; 2.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.421      ;
; 2.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.420      ;
; 2.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.412      ;
; 2.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.409      ;
; 2.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.355      ;
; 2.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.350      ;
; 2.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.344      ;
; 2.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.335      ;
; 2.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.339      ;
; 2.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.303      ;
; 2.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.301      ;
; 2.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.296      ;
; 2.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.276      ;
; 2.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.279      ;
; 2.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.269      ;
; 2.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.258      ;
; 2.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.257      ;
; 2.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.254      ;
; 2.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.254      ;
; 2.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.253      ;
; 2.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.241      ;
; 2.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.240      ;
; 2.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.238      ;
; 2.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.230      ;
; 2.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.225      ;
; 2.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.223      ;
; 2.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.218      ;
; 2.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.215      ;
; 2.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.215      ;
; 2.742 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.209      ;
; 2.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.203      ;
; 2.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 5.201      ;
; 2.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.194      ;
; 2.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.193      ;
; 2.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.192      ;
; 2.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.190      ;
; 2.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 5.182      ;
; 2.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 5.181      ;
; 2.791 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.159      ;
; 2.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.161      ;
; 2.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.154      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.149      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.147      ;
; 2.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.144      ;
; 2.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.139      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.139      ;
; 2.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.139      ;
; 2.815 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.136      ;
; 2.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.134      ;
; 2.823 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.128      ;
; 2.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.128      ;
; 2.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.118      ;
; 2.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.091      ;
; 2.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.082      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.081      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.082      ;
; 2.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.088      ;
; 2.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.077      ;
; 2.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.071      ;
; 2.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.062      ;
; 2.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.052      ;
; 2.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.043      ;
; 2.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.042      ;
; 2.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 5.036      ;
; 2.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.037      ;
; 2.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.030      ;
; 2.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.028      ;
; 2.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 5.023      ;
; 2.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.066     ; 5.014      ;
; 2.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 5.013      ;
; 2.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 5.003      ;
; 2.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 4.996      ;
; 2.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 4.993      ;
; 2.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.065     ; 4.993      ;
; 2.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 4.984      ;
; 2.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 4.981      ;
; 2.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 4.981      ;
; 2.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 4.978      ;
; 2.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 4.977      ;
; 2.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 4.975      ;
; 2.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.064     ; 4.982      ;
; 2.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 4.974      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_ext'                                                                                                                                                  ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.226 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.726      ;
; 14.290 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.663      ;
; 14.308 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.644      ;
; 14.395 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.557      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.469      ;
; 14.542 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.410      ;
; 14.563 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.403      ;
; 14.563 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.403      ;
; 14.563 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.403      ;
; 14.563 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.403      ;
; 14.563 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.403      ;
; 14.563 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.403      ;
; 14.595 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.357      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.618 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.348      ;
; 14.625 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.082     ; 5.315      ;
; 14.657 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.295      ;
; 14.661 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 5.294      ;
; 14.671 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[9]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.082     ; 5.269      ;
; 14.684 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.282      ;
; 14.684 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.282      ;
; 14.684 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.282      ;
; 14.684 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.282      ;
; 14.684 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.282      ;
; 14.684 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 5.282      ;
; 14.702 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.082     ; 5.238      ;
; 14.728 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 5.224      ;
; 14.750 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.193      ;
; 14.760 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.183      ;
; 14.771 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.082     ; 5.169      ;
; 14.809 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.082     ; 5.131      ;
; 14.835 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.142      ;
; 14.835 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.142      ;
; 14.835 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.142      ;
; 14.853 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.124      ;
; 14.853 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.124      ;
; 14.853 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.045     ; 5.124      ;
; 14.854 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.122      ;
; 14.854 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.122      ;
; 14.854 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.122      ;
; 14.864 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 5.091      ;
; 14.884 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.077     ; 5.061      ;
; 14.902 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.041      ;
; 14.911 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.032      ;
; 14.917 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.026      ;
; 14.927 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 5.016      ;
; 14.946 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 5.007      ;
; 14.973 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 4.980      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.974 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.992      ;
; 14.975 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.001      ;
; 14.975 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.001      ;
; 14.975 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.046     ; 5.001      ;
; 14.982 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.069     ; 4.971      ;
; 14.983 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.070     ; 4.969      ;
; 14.984 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 4.971      ;
; 14.987 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 4.968      ;
; 14.995 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.948      ;
; 15.007 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.079     ; 4.936      ;
; 15.040 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.926      ;
; 15.040 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.926      ;
; 15.040 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.926      ;
; 15.040 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.926      ;
; 15.040 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.926      ;
; 15.040 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.926      ;
; 15.045 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.921      ;
; 15.045 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.921      ;
; 15.045 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.921      ;
; 15.045 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.056     ; 4.921      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 7.186      ;
; 43.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 6.909      ;
; 43.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 6.866      ;
; 43.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 6.831      ;
; 44.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 6.073      ;
; 44.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.921      ;
; 44.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.562      ;
; 44.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.562      ;
; 44.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.402      ;
; 44.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.353      ;
; 45.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 5.256      ;
; 45.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 4.687      ;
; 45.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 4.635      ;
; 45.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.521      ;
; 46.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.276      ;
; 46.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.794      ;
; 46.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.659      ;
; 46.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.578      ;
; 46.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.359      ;
; 47.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.058      ;
; 47.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 2.991      ;
; 47.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 2.983      ;
; 48.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 2.302      ;
; 49.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 0.815      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.410      ;
; 94.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.227      ;
; 94.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.173      ;
; 94.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.173      ;
; 94.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.173      ;
; 94.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.173      ;
; 94.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.173      ;
; 94.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.080      ;
; 94.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.080      ;
; 94.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.080      ;
; 94.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.080      ;
; 94.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.080      ;
; 94.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.047      ;
; 94.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.010      ;
; 94.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.002      ;
; 94.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.001      ;
; 94.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.000      ;
; 94.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.999      ;
; 94.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.992      ;
; 94.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 4.683      ;
; 94.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.954      ;
; 95.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.950      ;
; 95.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.909      ;
; 95.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.917      ;
; 95.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.909      ;
; 95.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.908      ;
; 95.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.907      ;
; 95.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.906      ;
; 95.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.899      ;
; 95.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.907      ;
; 95.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.886      ;
; 95.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 4.581      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.766      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.743      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.725      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.725      ;
; 95.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.692      ;
; 95.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.687      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.685      ;
; 95.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.616      ;
; 95.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.616      ;
; 95.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.616      ;
; 95.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.616      ;
; 95.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.616      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
; 95.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.046      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.044      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.049      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.069      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.087      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.089      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.097      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.100      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.125      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.741      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.761      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.161      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.782      ;
; 0.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.271      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.883      ;
; 0.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.902      ;
; 0.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.309      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.922      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.937      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.938      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.989      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.992      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.017      ;
; 0.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.037      ;
; 0.774 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.041      ;
; 0.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.063      ;
; 0.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.086      ;
; 0.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.086      ;
; 0.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.088      ;
; 0.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.092      ;
; 0.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.093      ;
; 0.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.096      ;
; 0.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.098      ;
; 0.833 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.102      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.110      ;
; 0.839 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.104      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.105      ;
; 0.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.111      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.121      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.514      ;
; 0.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.136      ;
; 0.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.139      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.148      ;
; 0.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.169      ;
; 0.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.169      ;
; 0.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.169      ;
; 0.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.170      ;
; 0.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.563      ;
; 0.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.178      ;
; 0.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.179      ;
; 0.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.189      ;
; 0.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.189      ;
; 0.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.200      ;
; 0.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.205      ;
; 0.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.206      ;
; 0.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.211      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.220      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.223      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.226      ;
; 0.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.228      ;
; 0.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.246      ;
; 0.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.247      ;
; 0.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.251      ;
; 0.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.252      ;
; 0.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.263      ;
; 0.997 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.268      ;
; 1.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.269      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.718      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.731      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.766      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.767      ;
; 0.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.854      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_ext'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                          ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.669      ;
; 0.448 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_START                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.716      ;
; 0.451 ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.718      ;
; 0.470 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; in_buf:in_buf_u1|ina_r                                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; two_frequency:two_frequency_u1|ina_out_reg                                                                                    ; time_cs:time_cs_u1|ina_r[0]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; in_buf:in_buf_u1|inb_r                                                                                                        ; two_frequency:two_frequency_u1|inb_r[0]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; two_frequency:two_frequency_u1|inb_out_reg                                                                                    ; time_cs:time_cs_u1|inb_r[0]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; time_cs:time_cs_u1|inb_r[2]                                                                                                   ; time_cs:time_cs_u1|inb_r[3]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; in_buf:in_buf_u1|ina_r                                                                                                        ; two_frequency:two_frequency_u1|ina_r[0]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_out_reg                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_out_reg                                                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; buf_or:buf_or_u1|inb_r[0]                                                                                                     ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; buf_or:buf_or_u1|ina_r[0]                                                                                                     ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.738      ;
; 0.477 ; delay_debounce:u_delay_debounce_sb|din_reg[2]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; delay_debounce:u_delay_debounce_sa|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; delay_debounce:u_delay_debounce_sa|din_reg[12]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; time_cs:time_cs_u1|ina_r[1]                                                                                                   ; time_cs:time_cs_u1|ina_r[2]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; two_frequency:two_frequency_u1|inb_r[0]                                                                                       ; two_frequency:two_frequency_u1|inb_r[1]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; two_frequency:two_frequency_u1|ina_r[0]                                                                                       ; two_frequency:two_frequency_u1|ina_r[1]                                                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; cnt_module:cnt_module_u1|b_cnt[7]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.514      ; 2.191      ;
; 0.486 ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[14]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; time_cs:time_cs_u1|updata_reg                                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.755      ;
; 0.492 ; delay_debounce:u_delay_debounce_sb|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[1]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; delay_debounce:u_delay_debounce_sa|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[1]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; time_cs:time_cs_u1|test_ok                                                                                                    ; time_cs:time_cs_u1|state.STATE_STOP                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.760      ;
; 0.503 ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.510      ; 2.208      ;
; 0.510 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.777      ;
; 0.547 ; cnt_module:cnt_module_u1|b_cnt[6]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.254      ;
; 0.553 ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.511      ; 2.259      ;
; 0.564 ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.271      ;
; 0.564 ; cnt_module:cnt_module_u1|b_cnt[22]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.271      ;
; 0.569 ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.511      ; 2.275      ;
; 0.575 ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.282      ;
; 0.583 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.850      ;
; 0.584 ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.291      ;
; 0.584 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.851      ;
; 0.603 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.870      ;
; 0.604 ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.498      ; 2.297      ;
; 0.605 ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.312      ;
; 0.615 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_STOP                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.883      ;
; 0.616 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.883      ;
; 0.618 ; cnt_module:cnt_module_u1|b_cnt[21]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.325      ;
; 0.618 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.885      ;
; 0.620 ; cnt_module:cnt_module_u1|b_cnt[16]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.502      ; 2.317      ;
; 0.621 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; time_cs:time_cs_u1|time_out_flag                                                                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.889      ;
; 0.627 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.895      ;
; 0.627 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20]           ; cnt_module:cnt_module_u1|a_cnt[20]                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.895      ;
; 0.634 ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.499      ; 2.328      ;
; 0.637 ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.508      ; 2.340      ;
; 0.643 ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[3]            ; cnt_module:cnt_module_u1|b_cnt[3]                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.071      ; 0.909      ;
; 0.646 ; time_cs:time_cs_u1|inb_r[0]                                                                                                   ; time_cs:time_cs_u1|inb_r[1]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; time_cs:time_cs_u1|inb_r[1]                                                                                                   ; time_cs:time_cs_u1|inb_r[2]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; time_cs:time_cs_u1|ina_r[2]                                                                                                   ; time_cs:time_cs_u1|ina_r[3]                                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; buf_or:buf_or_u1|q_or                                                                                                         ; cnt_module:cnt_module_u1|pha_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[30]           ; cnt_module:cnt_module_u1|c_cnt[30]                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21]           ; cnt_module:cnt_module_u1|a_cnt[21]                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; time_cs:time_cs_u1|time_out_flag                                                                                              ; time_cs:time_cs_u1|time_out_reg                                                                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.914      ;
; 0.653 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; delay_debounce:u_delay_debounce_sb|din_reg[10]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[22]           ; cnt_module:cnt_module_u1|a_cnt[22]                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.921      ;
; 0.660 ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[15]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.928      ;
; 0.660 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.927      ;
; 0.661 ; delay_debounce:u_delay_debounce_sa|din_reg[7]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.929      ;
; 0.662 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|trick_count_en                                                                                            ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.930      ;
; 0.664 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.932      ;
; 0.664 ; cnt_module:cnt_module_u1|f_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.513      ; 2.372      ;
; 0.664 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.931      ;
; 0.665 ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29]           ; cnt_module:cnt_module_u1|c_cnt[29]                                                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.932      ;
; 0.671 ; cnt_module:cnt_module_u1|b_cnt[26]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.506      ; 2.372      ;
; 0.672 ; cnt_module:cnt_module_u1|ina_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                         ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.939      ;
; 0.673 ; cnt_module:cnt_module_u1|b_cnt[15]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.502      ; 2.370      ;
; 0.674 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[10]                                                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[6]                                                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.943      ;
; 0.677 ; cnt_module:cnt_module_u1|b_cnt[20]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[20]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.512      ; 2.384      ;
; 0.682 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.951      ;
; 0.682 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.951      ;
; 0.683 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.952      ;
; 0.684 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.953      ;
; 0.687 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 0.957      ;
; 0.688 ; two_frequency:two_frequency_u1|ina_r[1]                                                                                       ; two_frequency:two_frequency_u1|ina_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.956      ;
; 0.691 ; two_frequency:two_frequency_u1|inb_r[1]                                                                                       ; two_frequency:two_frequency_u1|inb_two                                                                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; cnt_module:cnt_module_u1|e_cnt[7]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 1.514      ; 2.401      ;
; 0.696 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg                                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.072      ; 0.965      ;
; 0.701 ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 1.499      ; 2.395      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.601 ; sel_wave:u_sel_wave|da_out_reg[11]              ; data_buf1[11]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; sel_wave:u_sel_wave|da_out_reg[13]              ; data_buf1[13]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.631 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.366      ;
; 0.660 ; sel_wave:u_sel_wave|da_out_reg[5]               ; data_buf2[5]                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.661 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[22]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.396      ;
; 0.663 ; sel_wave:u_sel_wave|da_out_reg[5]               ; data_buf1[5]                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.667 ; add_32bit:u_add_32bit|add[1]                    ; add_32bit:u_add_32bit|add[1]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.955      ;
; 0.683 ; add_32bit:u_add_32bit|add[6]                    ; add_32bit:u_add_32bit|add[6]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; add_32bit:u_add_32bit|add[15]                   ; add_32bit:u_add_32bit|add[15]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; add_32bit:u_add_32bit|add[16]                   ; add_32bit:u_add_32bit|add[16]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[2]                    ; add_32bit:u_add_32bit|add[2]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[5]                    ; add_32bit:u_add_32bit|add[5]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[13]                   ; add_32bit:u_add_32bit|add[13]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[14]                   ; add_32bit:u_add_32bit|add[14]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[19]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[0]                    ; add_32bit:u_add_32bit|add[0]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.974      ;
; 0.686 ; add_32bit:u_add_32bit|add[12]                   ; add_32bit:u_add_32bit|add[12]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; add_32bit:u_add_32bit|add[22]                   ; add_32bit:u_add_32bit|add[22]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.688 ; add_32bit:u_add_32bit|add[29]                   ; add_32bit:u_add_32bit|add[29]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; add_32bit:u_add_32bit|add[21]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; add_32bit:u_add_32bit|add[26]                   ; add_32bit:u_add_32bit|add[26]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; add_32bit:u_add_32bit|add[28]                   ; add_32bit:u_add_32bit|add[28]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; add_32bit:u_add_32bit|add[30]                   ; add_32bit:u_add_32bit|add[30]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; add_32bit:u_add_32bit|add[24]                   ; add_32bit:u_add_32bit|add[24]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; add_32bit:u_add_32bit|add[31]                   ; add_32bit:u_add_32bit|add[31]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.977      ;
; 0.692 ; add_32bit:u_add_32bit|add[23]                   ; add_32bit:u_add_32bit|add[23]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.979      ;
; 0.698 ; add_32bit:u_add_32bit|add[20]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.433      ;
; 0.703 ; key_con:u_key_con|cycle_count[3]                ; key_con:u_key_con|cycle_count[3]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; key_con:u_key_con|cycle_count[5]                ; key_con:u_key_con|cycle_count[5]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; key_con:u_key_con|cycle_count[13]               ; key_con:u_key_con|cycle_count[13]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; key_con:u_key_con|cycle_count[15]               ; key_con:u_key_con|cycle_count[15]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; key_con:u_key_con|cycle_count[11]               ; key_con:u_key_con|cycle_count[11]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[19] ; key_con:u_key_con|key_delay:u_key2_delay|kh[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[21] ; key_con:u_key_con|key_delay:u_key2_delay|kh[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key2_delay|kh[29] ; key_con:u_key_con|key_delay:u_key2_delay|kh[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|cycle_count[1]                ; key_con:u_key_con|cycle_count[1]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|cycle_count[19]               ; key_con:u_key_con|cycle_count[19]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|cycle_count[21]               ; key_con:u_key_con|cycle_count[21]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key_con:u_key_con|cycle_count[29]               ; key_con:u_key_con|cycle_count[29]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[17] ; key_con:u_key_con|key_delay:u_key2_delay|kh[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key2_delay|kh[27] ; key_con:u_key_con|key_delay:u_key2_delay|kh[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cycle_count[6]                ; key_con:u_key_con|cycle_count[6]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cycle_count[9]                ; key_con:u_key_con|cycle_count[9]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; key_con:u_key_con|cycle_count[17]               ; key_con:u_key_con|cycle_count[17]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; key_con:u_key_con|cycle_count[27]               ; key_con:u_key_con|cycle_count[27]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kh[9]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kh[22] ; key_con:u_key_con|key_delay:u_key2_delay|kh[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key2_delay|kh[31] ; key_con:u_key_con|key_delay:u_key2_delay|kh[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|cycle_count[7]                ; key_con:u_key_con|cycle_count[7]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key1_delay|kh[22] ; key_con:u_key_con|key_delay:u_key1_delay|kh[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|key_delay:u_key1_delay|kh[31] ; key_con:u_key_con|key_delay:u_key1_delay|kh[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|cycle_count[22]               ; key_con:u_key_con|cycle_count[22]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; key_con:u_key_con|cycle_count[31]               ; key_con:u_key_con|cycle_count[31]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key1_delay|kl[22] ; key_con:u_key_con|key_delay:u_key1_delay|kl[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_ext'                                                                                                                                                                                                     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 17.670 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 2.285      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.019 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.067     ; 1.936      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.055 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.064     ; 1.903      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
; 18.098 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.072     ; 1.852      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 1.909      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.843      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.832      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.838      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.833      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.836      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.841      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.840      ;
; 96.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.832      ;
; 96.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.832      ;
; 96.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.832      ;
; 96.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.832      ;
; 96.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.832      ;
; 96.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.413      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
; 97.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.299      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_ext'                                                                                                                                                                                                     ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.406 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 0.000        ; 0.074      ; 1.675      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.511 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.082      ; 1.788      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.533 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.079      ; 1.807      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
; 1.783 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.080      ; 2.058      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.794      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.794      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.794      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.794      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.794      ;
; 1.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.037      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.086      ;
; 2.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.025      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.501      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.500      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.512      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.507      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.502      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.509      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.509      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.505      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.509      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.509      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.509      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[0]                    ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[1]                    ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[21]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[22]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[23]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[24]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[25]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[26]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[27]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[28]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[29]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[30]                   ;
; 3.672 ; 3.888        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[31]                   ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[16]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[17]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[18]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[19]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[20]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[21]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[22]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[23]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[24]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[25]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[26]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[27]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[28]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[29]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[30]               ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[31]               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[0]                                    ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[4]                                    ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[0]                                    ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[4]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[10]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[11]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[12]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[13]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[14]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[15]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[16]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[17]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[18]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[19]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[20]                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[2]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[3]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[4]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[5]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[6]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[7]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[8]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[9]                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[10]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[12]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[7]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[8]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[9]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[10]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[12]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[13]                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[7]                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[0]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[10]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[11]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[12]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[13]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[14]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[15]               ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[1]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[2]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[3]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[4]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[5]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[6]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[7]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[8]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|cycle_count[9]                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[0]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[10] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[12] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[14] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[4]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[8]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[0]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[10] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[12] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[14] ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                      ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                            ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                               ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                 ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_ext'                                                                                     ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------+
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|H_reg              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|L_reg              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[10]        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[11]        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[12]        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[13]        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[14]        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[15]        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[2]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[3]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[4]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[5]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[6]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[7]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[8]         ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[9]         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[0]         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|din_reg[1]         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; delay_debounce:u_delay_debounce_sb|dout_reg           ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][0]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][10] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][11] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][12] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][14] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][21] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][22] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][25] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][27] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][28] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][30] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][31] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][9]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][0]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][17] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][18] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][1]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][21] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][22] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][29] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][30] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][5]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][7]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][9]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][16] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][17] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][18] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][19] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][22] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][24] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][25] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[9]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][11] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][15] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][17] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][18] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][23] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][2]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][30] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][13] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][15] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][1]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][2]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][3]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][4]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][5]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][6]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[1][7]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][25] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][26] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][27] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][28] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][2]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][31] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][3]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][4]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][0]  ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][10] ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk_ext ; Rise       ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[3][11] ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.393 ; 49.609       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.437 ; 49.621       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 2.153 ; 2.452 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 2.196 ; 2.442 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 3.997 ; 4.198 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 6.803 ; 6.950 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.512 ; 2.747 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 7.284 ; 7.504 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 0.843 ; 1.060 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 2.438 ; 2.496 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 1.901 ; 1.953 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 2.931 ; 3.118 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -1.241 ; -1.427 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -1.183 ; -1.460 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -3.245 ; -3.403 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -5.558 ; -5.680 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.109  ; 0.968  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.481 ; -1.718 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.316 ; -0.516 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -2.014 ; -2.067 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -1.480 ; -1.523 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -2.485 ; -2.666 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 6.465  ; 6.274  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 5.091  ; 4.875  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 6.465  ; 6.274  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.643  ; 4.492  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.323  ; 5.072  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.359  ; 5.079  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.350  ; 5.088  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.302  ; 5.042  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.990  ; 4.796  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.010  ; 4.796  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.262  ; 6.098  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 4.910  ; 4.665  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 4.979  ; 4.772  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.896  ; 4.663  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.464  ; 5.268  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 6.232  ; 6.084  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.259  ; 5.012  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 4.755  ; 4.550  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.585  ; 4.451  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 4.867  ; 4.652  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 6.232  ; 6.084  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 5.177  ; 4.934  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.358  ; 4.249  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 4.868  ; 4.619  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.615  ; 4.425  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.828  ; 4.574  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 3.998  ; 3.936  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 4.006  ; 3.944  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.461  ; 4.308  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 4.001  ; 3.937  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 1.076  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 0.948  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 1.001  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 0.923  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.081 ; 13.589 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.179  ; 6.975  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 4.106  ; 3.960  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 4.539  ; 4.331  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 5.906  ; 5.724  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.106  ; 3.960  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 4.762  ; 4.519  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 4.797  ; 4.526  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 4.788  ; 4.536  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 4.742  ; 4.490  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 4.443  ; 4.255  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 4.463  ; 4.256  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 5.714  ; 5.557  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 4.366  ; 4.130  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 4.432  ; 4.231  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 4.351  ; 4.127  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 4.897  ; 4.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 3.491  ; 3.430  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 4.697  ; 4.458  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 4.213  ; 4.015  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.050  ; 3.920  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 4.321  ; 4.113  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 5.681  ; 5.541  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 4.619  ; 4.385  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 3.837  ; 3.731  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 4.323  ; 4.083  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.084  ; 3.900  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 4.287  ; 4.042  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 3.491  ; 3.430  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 3.499  ; 3.438  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 3.930  ; 3.783  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 3.494  ; 3.431  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 0.615  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 0.492  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 0.544  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 0.467  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.741 ; 11.250 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 6.846  ; 6.646  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 8.996 ; 8.745 ; 9.095 ; 8.882 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 7.017 ; 6.924 ; 7.167 ; 7.074 ;
+-------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.728  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 5.270  ; 0.000         ;
; clk_ext                                           ; 17.267 ; 0.000         ;
; altera_reserved_tck                               ; 47.001 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.136 ; 0.000         ;
; clk_ext                                           ; 0.149 ; 0.000         ;
; altera_reserved_tck                               ; 0.187 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.265 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_ext             ; 18.880 ; 0.000         ;
; altera_reserved_tck ; 49.338 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_ext             ; 0.650 ; 0.000         ;
; altera_reserved_tck ; 0.675 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.733  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3.736  ; 0.000         ;
; clk_ext                                           ; 9.409  ; 0.000         ;
; altera_reserved_tck                               ; 49.453 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.728 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.278      ;
; 1.728 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.278      ;
; 1.728 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.278      ;
; 1.761 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.245      ;
; 1.761 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.245      ;
; 1.761 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.245      ;
; 1.800 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.206      ;
; 1.800 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.206      ;
; 1.800 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.206      ;
; 1.802 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.204      ;
; 1.802 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.204      ;
; 1.802 ; key_con:u_key_con|cycle_count[8]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.204      ;
; 1.805 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.209      ;
; 1.805 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.209      ;
; 1.805 ; key_con:u_key_con|cycle_count[31] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.209      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[24] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[26] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[28] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.834 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[30] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.170      ;
; 1.836 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.178      ;
; 1.836 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.178      ;
; 1.836 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.178      ;
; 1.836 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.178      ;
; 1.836 ; key_con:u_key_con|cycle_count[28] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.178      ;
; 1.836 ; key_con:u_key_con|cycle_count[24] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.178      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[18] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.837 ; key_con:u_key_con|cycle_count[10] ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.168      ;
; 1.863 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.143      ;
; 1.863 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.143      ;
; 1.863 ; key_con:u_key_con|cycle_count[0]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.143      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[20] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[24] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[26] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[28] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.867 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[30] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.137      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[4]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[18] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.870 ; key_con:u_key_con|cycle_count[12] ; key_con:u_key_con|fre[0]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.002     ; 2.135      ;
; 1.876 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.138      ;
; 1.876 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.138      ;
; 1.876 ; key_con:u_key_con|cycle_count[26] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; 0.007      ; 2.138      ;
; 1.878 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.128      ;
; 1.878 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.128      ;
; 1.878 ; key_con:u_key_con|cycle_count[6]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.128      ;
; 1.879 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.127      ;
; 1.879 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.127      ;
; 1.879 ; key_con:u_key_con|cycle_count[11] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.127      ;
; 1.881 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.125      ;
; 1.881 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.125      ;
; 1.881 ; key_con:u_key_con|cycle_count[4]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.125      ;
; 1.894 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.112      ;
; 1.894 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.112      ;
; 1.894 ; key_con:u_key_con|cycle_count[14] ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.112      ;
; 1.903 ; key_con:u_key_con|cycle_count[3]  ; key_con:u_key_con|fre[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.103      ;
; 1.903 ; key_con:u_key_con|cycle_count[3]  ; key_con:u_key_con|fre[12] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.103      ;
; 1.903 ; key_con:u_key_con|cycle_count[3]  ; key_con:u_key_con|fre[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.001     ; 2.103      ;
; 1.906 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.098      ;
; 1.906 ; key_con:u_key_con|cycle_count[13] ; key_con:u_key_con|fre[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -0.003     ; 2.098      ;
+-------+-----------------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.703      ;
; 5.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.699      ;
; 5.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.569      ;
; 5.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.565      ;
; 5.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.547      ;
; 5.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.545      ;
; 5.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.541      ;
; 5.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.540      ;
; 5.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.525      ;
; 5.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.523      ;
; 5.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.524      ;
; 5.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.522      ;
; 5.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.523      ;
; 5.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.509      ;
; 5.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.487      ;
; 5.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.485      ;
; 5.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.482      ;
; 5.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.478      ;
; 5.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 2.474      ;
; 5.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.480      ;
; 5.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.476      ;
; 5.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.439      ;
; 5.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.432      ;
; 5.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.427      ;
; 5.546 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.428      ;
; 5.548 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.425      ;
; 5.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.425      ;
; 5.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.421      ;
; 5.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.417      ;
; 5.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.414      ;
; 5.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.413      ;
; 5.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.411      ;
; 5.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.411      ;
; 5.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.410      ;
; 5.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.408      ;
; 5.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.413      ;
; 5.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.407      ;
; 5.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.406      ;
; 5.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.406      ;
; 5.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.395      ;
; 5.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.391      ;
; 5.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.389      ;
; 5.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.389      ;
; 5.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.387      ;
; 5.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.386      ;
; 5.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.391      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.389      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.028     ; 2.390      ;
; 5.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.384      ;
; 5.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.383      ;
; 5.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.388      ;
; 5.590 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.028     ; 2.389      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.382      ;
; 5.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.376      ;
; 5.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.372      ;
; 5.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.375      ;
; 5.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.367      ;
; 5.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.365      ;
; 5.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.366      ;
; 5.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.365      ;
; 5.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.364      ;
; 5.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.033     ; 2.365      ;
; 5.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 2.350      ;
; 5.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.352      ;
; 5.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.351      ;
; 5.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.347      ;
; 5.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.353      ;
; 5.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.348      ;
; 5.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.346      ;
; 5.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.351      ;
; 5.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.344      ;
; 5.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.343      ;
; 5.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.342      ;
; 5.636 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.031     ; 2.340      ;
; 5.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.329      ;
; 5.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.326      ;
; 5.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.327      ;
; 5.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.319      ;
; 5.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.324      ;
; 5.655 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 2.316      ;
; 5.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.315      ;
; 5.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.317      ;
; 5.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.311      ;
; 5.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.304      ;
; 5.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.302      ;
; 5.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.303      ;
; 5.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.302      ;
; 5.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.301      ;
; 5.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.034     ; 2.302      ;
; 5.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.305      ;
; 5.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.297      ;
; 5.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.302      ;
; 5.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.300      ;
; 5.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.028     ; 2.301      ;
; 5.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.299      ;
; 5.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.028     ; 2.300      ;
; 5.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.028     ; 2.298      ;
; 5.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.289      ;
; 5.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.035     ; 2.288      ;
; 5.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.029     ; 2.293      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_ext'                                                                                                                                                  ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.267 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 2.706      ;
; 17.301 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 2.671      ;
; 17.348 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.626      ;
; 17.411 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[3]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 2.561      ;
; 17.442 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 2.530      ;
; 17.453 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 2.520      ;
; 17.462 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.514      ;
; 17.475 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[9]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.042     ; 2.490      ;
; 17.485 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.042     ; 2.480      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.493 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.491      ;
; 17.497 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[8]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.042     ; 2.468      ;
; 17.515 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.042     ; 2.450      ;
; 17.519 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.464      ;
; 17.519 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.464      ;
; 17.519 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.464      ;
; 17.519 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.464      ;
; 17.519 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.464      ;
; 17.519 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.464      ;
; 17.523 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[11]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.042     ; 2.442      ;
; 17.526 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.444      ;
; 17.535 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.441      ;
; 17.545 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 2.428      ;
; 17.547 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.036     ; 2.424      ;
; 17.547 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 2.425      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.555 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.429      ;
; 17.575 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.395      ;
; 17.575 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.395      ;
; 17.581 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.402      ;
; 17.581 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.402      ;
; 17.581 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.402      ;
; 17.581 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.402      ;
; 17.581 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.402      ;
; 17.581 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[0] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.402      ;
; 17.587 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.383      ;
; 17.591 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.385      ;
; 17.592 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.031     ; 2.384      ;
; 17.601 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.373      ;
; 17.605 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.365      ;
; 17.615 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.355      ;
; 17.620 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.354      ;
; 17.625 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[12]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.349      ;
; 17.625 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.345      ;
; 17.637 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.352      ;
; 17.637 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.352      ;
; 17.637 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.352      ;
; 17.637 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[23]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.037     ; 2.333      ;
; 17.649 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[2] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.325      ;
; 17.652 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.337      ;
; 17.652 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.337      ;
; 17.652 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.337      ;
; 17.654 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[2]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 2.319      ;
; 17.656 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.318      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.665 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.023     ; 2.319      ;
; 17.671 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[13]          ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 2.303      ;
; 17.688 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]           ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 2.284      ;
; 17.689 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.300      ;
; 17.689 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.300      ;
; 17.689 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[3] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[2][23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.018     ; 2.300      ;
; 17.691 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.292      ;
; 17.691 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.292      ;
; 17.691 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.292      ;
; 17.691 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.292      ;
; 17.691 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.292      ;
; 17.691 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|addr_reg[1] ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[0][29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.024     ; 2.292      ;
; 17.701 ; cnt_module:cnt_module_u1|up_data_flag           ; cnt_module:cnt_module_u1|f_cnt[22]                    ; clk_ext      ; clk_ext     ; 20.000       ; -0.053     ; 2.253      ;
; 17.701 ; cnt_module:cnt_module_u1|up_data_flag           ; cnt_module:cnt_module_u1|a_cnt[22]                    ; clk_ext      ; clk_ext     ; 20.000       ; -0.053     ; 2.253      ;
; 17.701 ; cnt_module:cnt_module_u1|up_data_flag           ; cnt_module:cnt_module_u1|c_cnt[22]                    ; clk_ext      ; clk_ext     ; 20.000       ; -0.053     ; 2.253      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 3.289      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.136      ;
; 47.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.126      ;
; 47.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.064      ;
; 47.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.751      ;
; 47.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.693      ;
; 47.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.495      ;
; 47.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.497      ;
; 47.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.411      ;
; 47.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.387      ;
; 47.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.383      ;
; 48.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.189      ;
; 48.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.100      ;
; 48.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.058      ;
; 48.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.938      ;
; 48.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.813      ;
; 48.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.711      ;
; 48.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.687      ;
; 48.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.546      ;
; 48.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.403      ;
; 48.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.380      ;
; 48.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.372      ;
; 49.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.093      ;
; 49.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 0.371      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.614      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.441      ;
; 97.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.414      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.405      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.405      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.405      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.405      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.405      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.379      ;
; 97.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.378      ;
; 97.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.369      ;
; 97.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.369      ;
; 97.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.365      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.355      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.354      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.337      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.333      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.333      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.333      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.333      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.333      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.307      ;
; 97.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.306      ;
; 97.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.297      ;
; 97.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.297      ;
; 97.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.293      ;
; 97.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.288      ;
; 97.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.283      ;
; 97.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.282      ;
; 97.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.278      ;
; 97.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.216      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.208      ;
; 97.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.206      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.200      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.198      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.192      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.182      ;
; 97.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.182      ;
; 97.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.161      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.465      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.467      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.474      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.481      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.490      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.493      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.498      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.508      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.523      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.338      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.582      ;
; 0.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.379      ;
; 0.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.599      ;
; 0.273 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.460      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.463      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.487      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.487      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.490      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.492      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.489      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.490      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.492      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.499      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.499      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.499      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.500      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.495      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.496      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.498      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.507      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.509      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.515      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.731      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.529      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.530      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.529      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.533      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.533      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.532      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.538      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.538      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.749      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.542      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.543      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.545      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.552      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.551      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.553      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.552      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.550      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.553      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.552      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.559      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.561      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_ext'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; cnt_module:cnt_module_u1|b_cnt[7]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.815      ; 1.048      ;
; 0.154 ; cnt_module:cnt_module_u1|b_cnt[1]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.810      ; 1.048      ;
; 0.174 ; cnt_module:cnt_module_u1|b_cnt[6]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[6]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.071      ;
; 0.178 ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.074      ;
; 0.180 ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[30]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.076      ;
; 0.180 ; cnt_module:cnt_module_u1|b_cnt[22]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.076      ;
; 0.182 ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.080      ;
; 0.186 ; delay_debounce:u_delay_debounce_sb|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sb|dout_reg                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; delay_debounce:u_delay_debounce_sa|dout_reg                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_two                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                                                                          ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|spi_reg_in[5][0]                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_IDLE                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_WAIT                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_two                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; delay_debounce:u_delay_debounce_sa|dout_reg                                                                                   ; in_buf:in_buf_u1|ina_r                                                           ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; two_frequency:two_frequency_u1|ina_out_reg                                                                                    ; time_cs:time_cs_u1|ina_r[0]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.092      ;
; 0.194 ; cnt_module:cnt_module_u1|b_cnt[0]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.091      ;
; 0.194 ; in_buf:in_buf_u1|inb_r                                                                                                        ; two_frequency:two_frequency_u1|inb_r[0]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; two_frequency:two_frequency_u1|inb_out_reg                                                                                    ; time_cs:time_cs_u1|inb_r[0]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; time_cs:time_cs_u1|inb_r[2]                                                                                                   ; time_cs:time_cs_u1|inb_r[3]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buf_or:buf_or_u1|inb_r[0]                                                                                                     ; cnt_module:cnt_module_u1|inb_in_r[0]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buf_or:buf_or_u1|ina_r[0]                                                                                                     ; cnt_module:cnt_module_u1|ina_in_r[0]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; cnt_module:cnt_module_u1|b_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.092      ;
; 0.195 ; in_buf:in_buf_u1|ina_r                                                                                                        ; two_frequency:two_frequency_u1|ina_r[0]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; two_frequency:two_frequency_u1|ina_two                                                                                        ; two_frequency:two_frequency_u1|ina_out_reg                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; two_frequency:two_frequency_u1|inb_two                                                                                        ; two_frequency:two_frequency_u1|inb_out_reg                                       ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[0]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg       ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; delay_debounce:u_delay_debounce_sa|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[5]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; delay_debounce:u_delay_debounce_sa|din_reg[12]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; delay_debounce:u_delay_debounce_sb|din_reg[2]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2] ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; time_cs:time_cs_u1|state.STATE_IDLE                                                                                           ; time_cs:time_cs_u1|state.STATE_START                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[9]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; two_frequency:two_frequency_u1|inb_r[0]                                                                                       ; two_frequency:two_frequency_u1|inb_r[1]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; time_cs:time_cs_u1|ina_r[1]                                                                                                   ; time_cs:time_cs_u1|ina_r[2]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[0]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[1] ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; two_frequency:two_frequency_u1|ina_r[0]                                                                                       ; two_frequency:two_frequency_u1|ina_r[1]                                          ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; cnt_module:cnt_module_u1|inb_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[1]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; delay_debounce:u_delay_debounce_sa|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sa|din_reg[14]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; time_cs:time_cs_u1|state.STATE_STOP                                                                                           ; time_cs:time_cs_u1|updata_reg                                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; delay_debounce:u_delay_debounce_sb|din_reg[13]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; delay_debounce:u_delay_debounce_sb|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[1]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; delay_debounce:u_delay_debounce_sa|din_reg[0]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[1]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; time_cs:time_cs_u1|test_ok                                                                                                    ; time_cs:time_cs_u1|state.STATE_STOP                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cnt_module:cnt_module_u1|b_cnt[16]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[16]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.807      ; 1.098      ;
; 0.208 ; cnt_module:cnt_module_u1|f_cnt[29]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[29]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.815      ; 1.107      ;
; 0.212 ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[10]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.804      ; 1.100      ;
; 0.213 ; cnt_module:cnt_module_u1|b_cnt[21]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.109      ;
; 0.216 ; cnt_module:cnt_module_u1|b_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.815      ; 1.115      ;
; 0.217 ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                                  ; cnt_module:cnt_module_u1|cyc_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; cnt_module:cnt_module_u1|e_cnt[7]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[7]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.815      ; 1.120      ;
; 0.228 ; cnt_module:cnt_module_u1|e_cnt[1]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[1]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.810      ; 1.122      ;
; 0.238 ; cnt_module:cnt_module_u1|f_cnt[18]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.136      ;
; 0.239 ; cnt_module:cnt_module_u1|b_cnt[26]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[26]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.137      ;
; 0.241 ; cnt_module:cnt_module_u1|b_cnt[24]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[24]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.805      ; 1.130      ;
; 0.244 ; cnt_module:cnt_module_u1|b_cnt[20]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[20]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.141      ;
; 0.250 ; cnt_module:cnt_module_u1|e_cnt[31]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[31]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.146      ;
; 0.254 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|spi_cs_reg[2]                                              ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data|done_reg      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|spi_cs_reg[2]                                               ; spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd|done_reg       ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; cnt_module:cnt_module_u1|b_cnt[18]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[18]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.154      ;
; 0.256 ; cnt_module:cnt_module_u1|f_cnt[4]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.154      ;
; 0.256 ; cnt_module:cnt_module_u1|e_cnt[27]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[27]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.154      ;
; 0.258 ; cnt_module:cnt_module_u1|f_cnt[22]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[22]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.154      ;
; 0.259 ; cnt_module:cnt_module_u1|b_cnt[15]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[15]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.807      ; 1.150      ;
; 0.259 ; cnt_module:cnt_module_u1|f_cnt[5]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[5]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.156      ;
; 0.261 ; cnt_module:cnt_module_u1|f_cnt[21]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[21]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.812      ; 1.157      ;
; 0.262 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|lag_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; cnt_module:cnt_module_u1|b_cnt[25]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[25]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.805      ; 1.153      ;
; 0.264 ; cnt_module:cnt_module_u1|b_cnt[4]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[4]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.162      ;
; 0.264 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|state.STATE_STOP                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|cyc_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; cnt_module:cnt_module_u1|b_cnt[14]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[14]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.818      ; 1.168      ;
; 0.267 ; cnt_module:cnt_module_u1|e_cnt[28]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[28]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.165      ;
; 0.267 ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; time_cs:time_cs_u1|time_out_flag                                                 ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; time_cs:time_cs_u1|ina_r[2]                                                                                                   ; time_cs:time_cs_u1|ina_r[3]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; buf_or:buf_or_u1|q_or                                                                                                         ; cnt_module:cnt_module_u1|pha_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; time_cs:time_cs_u1|inb_r[0]                                                                                                   ; time_cs:time_cs_u1|inb_r[1]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; time_cs:time_cs_u1|inb_r[1]                                                                                                   ; time_cs:time_cs_u1|inb_r[2]                                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; cnt_module:cnt_module_u1|f_cnt[19]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.817      ; 1.170      ;
; 0.269 ; cnt_module:cnt_module_u1|e_cnt[0]                                                                                             ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[0]                                      ; clk_ext      ; clk_ext     ; 0.000        ; 0.813      ; 1.166      ;
; 0.269 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20]           ; cnt_module:cnt_module_u1|a_cnt[20]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; delay_debounce:u_delay_debounce_sb|din_reg[6]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[7]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[5]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; cnt_module:cnt_module_u1|f_cnt[17]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[17]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.814      ; 1.169      ;
; 0.272 ; delay_debounce:u_delay_debounce_sb|din_reg[10]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[11]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; delay_debounce:u_delay_debounce_sb|din_reg[14]                                                                                ; delay_debounce:u_delay_debounce_sb|din_reg[15]                                   ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; delay_debounce:u_delay_debounce_sa|din_reg[7]                                                                                 ; delay_debounce:u_delay_debounce_sa|din_reg[8]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[3]            ; cnt_module:cnt_module_u1|b_cnt[3]                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; cnt_module:cnt_module_u1|inb_in_r[0]                                                                                          ; cnt_module:cnt_module_u1|inb_in_r[1]                                             ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; cnt_module:cnt_module_u1|b_cnt[19]                                                                                            ; spi:u_spi|spi_reg_buf:u_spi_reg_buf|dout[19]                                     ; clk_ext      ; clk_ext     ; 0.000        ; 0.817      ; 1.177      ;
; 0.278 ; delay_debounce:u_delay_debounce_sb|din_reg[3]                                                                                 ; delay_debounce:u_delay_debounce_sb|din_reg[4]                                    ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; cnt_module:cnt_module_u1|cntt:cntt_u1|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21]           ; cnt_module:cnt_module_u1|a_cnt[21]                                               ; clk_ext      ; clk_ext     ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; time_cs:time_cs_u1|state.STATE_WAIT                                                                                           ; time_cs:time_cs_u1|trick_count_en                                                ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; time_cs:time_cs_u1|time_out_flag                                                                                              ; time_cs:time_cs_u1|time_out_reg                                                  ; clk_ext      ; clk_ext     ; 0.000        ; 0.035      ; 0.397      ;
; 0.278 ; cnt_module:cnt_module_u1|ina_in_r[1]                                                                                          ; cnt_module:cnt_module_u1|adv_cnt_en                                              ; clk_ext      ; clk_ext     ; 0.000        ; 0.036      ; 0.398      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.338      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.265 ; sel_wave:u_sel_wave|da_out_reg[11]              ; data_buf1[11]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sel_wave:u_sel_wave|da_out_reg[13]              ; data_buf1[13]                                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.273 ; sel_wave:u_sel_wave|da_out_reg[5]               ; data_buf2[5]                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; sel_wave:u_sel_wave|da_out_reg[5]               ; data_buf1[5]                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.285 ; add_32bit:u_add_32bit|add[1]                    ; add_32bit:u_add_32bit|add[1]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.414      ;
; 0.290 ; add_32bit:u_add_32bit|add[0]                    ; add_32bit:u_add_32bit|add[0]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.419      ;
; 0.292 ; add_32bit:u_add_32bit|add[6]                    ; add_32bit:u_add_32bit|add[6]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; add_32bit:u_add_32bit|add[15]                   ; add_32bit:u_add_32bit|add[15]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; add_32bit:u_add_32bit|add[16]                   ; add_32bit:u_add_32bit|add[16]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; add_32bit:u_add_32bit|add[2]                    ; add_32bit:u_add_32bit|add[2]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; add_32bit:u_add_32bit|add[5]                    ; add_32bit:u_add_32bit|add[5]                    ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; add_32bit:u_add_32bit|add[12]                   ; add_32bit:u_add_32bit|add[12]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; add_32bit:u_add_32bit|add[13]                   ; add_32bit:u_add_32bit|add[13]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; add_32bit:u_add_32bit|add[14]                   ; add_32bit:u_add_32bit|add[14]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[19]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.296 ; add_32bit:u_add_32bit|add[22]                   ; add_32bit:u_add_32bit|add[22]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; add_32bit:u_add_32bit|add[31]                   ; add_32bit:u_add_32bit|add[31]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; add_32bit:u_add_32bit|add[21]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; add_32bit:u_add_32bit|add[24]                   ; add_32bit:u_add_32bit|add[24]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; add_32bit:u_add_32bit|add[29]                   ; add_32bit:u_add_32bit|add[29]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; add_32bit:u_add_32bit|add[30]                   ; add_32bit:u_add_32bit|add[30]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; add_32bit:u_add_32bit|add[23]                   ; add_32bit:u_add_32bit|add[23]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; add_32bit:u_add_32bit|add[26]                   ; add_32bit:u_add_32bit|add[26]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; add_32bit:u_add_32bit|add[28]                   ; add_32bit:u_add_32bit|add[28]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.302 ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; key_con:u_key_con|key_delay:u_key1_delay|kl[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; key_con:u_key_con|key_delay:u_key1_delay|kh[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; key_con:u_key_con|key_delay:u_key2_delay|kl[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; key_con:u_key_con|cycle_count[15]               ; key_con:u_key_con|cycle_count[15]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; key_con:u_key_con|key_delay:u_key2_delay|kh[15] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; key_con:u_key_con|key_delay:u_key1_delay|kl[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; key_con:u_key_con|key_delay:u_key1_delay|kh[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; key_con:u_key_con|key_delay:u_key1_delay|kl[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; key_con:u_key_con|key_delay:u_key2_delay|kl[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key2_delay|kl[31] ; key_con:u_key_con|key_delay:u_key2_delay|kl[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|cycle_count[3]                ; key_con:u_key_con|cycle_count[3]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|cycle_count[5]                ; key_con:u_key_con|cycle_count[5]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|cycle_count[13]               ; key_con:u_key_con|cycle_count[13]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; key_con:u_key_con|key_delay:u_key1_delay|kh[31] ; key_con:u_key_con|key_delay:u_key1_delay|kh[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; add_32bit:u_add_32bit|add[19]                   ; add_32bit:u_add_32bit|add[21]                   ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.625      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[3]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[5]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; key_con:u_key_con|key_delay:u_key2_delay|kh[13] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; key_con:u_key_con|key_delay:u_key1_delay|kl[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; key_con:u_key_con|key_delay:u_key1_delay|kl[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; key_con:u_key_con|key_delay:u_key1_delay|kl[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; key_con:u_key_con|key_delay:u_key1_delay|kl[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; key_con:u_key_con|key_delay:u_key1_delay|kh[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; key_con:u_key_con|key_delay:u_key1_delay|kl[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; key_con:u_key_con|key_delay:u_key1_delay|kl[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[7]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; key_con:u_key_con|key_delay:u_key2_delay|kl[11] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; key_con:u_key_con|key_delay:u_key2_delay|kl[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; key_con:u_key_con|key_delay:u_key2_delay|kl[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; key_con:u_key_con|key_delay:u_key2_delay|kl[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; key_con:u_key_con|key_delay:u_key2_delay|kl[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; key_con:u_key_con|key_delay:u_key2_delay|kl[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key2_delay|kh[31] ; key_con:u_key_con|key_delay:u_key2_delay|kh[31] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; key_con:u_key_con|cycle_count[1]                ; key_con:u_key_con|cycle_count[1]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[6]                ; key_con:u_key_con|cycle_count[6]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[7]                ; key_con:u_key_con|cycle_count[7]                ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[11]               ; key_con:u_key_con|cycle_count[11]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; key_con:u_key_con|key_delay:u_key1_delay|kh[17] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; key_con:u_key_con|key_delay:u_key1_delay|kh[19] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; key_con:u_key_con|key_delay:u_key1_delay|kh[21] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; key_con:u_key_con|key_delay:u_key1_delay|kh[27] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; key_con:u_key_con|key_delay:u_key1_delay|kh[29] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key_con:u_key_con|cycle_count[31]               ; key_con:u_key_con|cycle_count[31]               ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[6]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ; key_con:u_key_con|key_delay:u_key2_delay|kh[7]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[2]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[8]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kl[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[14] ; key_con:u_key_con|key_delay:u_key1_delay|kl[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[16] ; key_con:u_key_con|key_delay:u_key1_delay|kl[16] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[22] ; key_con:u_key_con|key_delay:u_key1_delay|kl[22] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kh[8]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; key_con:u_key_con|key_delay:u_key1_delay|kh[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kh[14] ; key_con:u_key_con|key_delay:u_key1_delay|kh[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[23] ; key_con:u_key_con|key_delay:u_key1_delay|kl[23] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key1_delay|kl[25] ; key_con:u_key_con|key_delay:u_key1_delay|kl[25] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kl[2]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[2]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kl[8]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[8]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kl[9]  ; key_con:u_key_con|key_delay:u_key2_delay|kl[9]  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; key_con:u_key_con|key_delay:u_key2_delay|kl[14] ; key_con:u_key_con|key_delay:u_key2_delay|kl[14] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_ext'                                                                                                                                                                                                     ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 18.880 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 20.000       ; -0.033     ; 1.094      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.024 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.034     ; 0.949      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.034 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 20.000       ; -0.030     ; 0.943      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
; 19.107 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 20.000       ; -0.035     ; 0.865      ;
+--------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 0.952      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.920      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.920      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.051 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.922      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.912      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.913      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.920      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.917      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.915      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.916      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.916      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.916      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.916      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.916      ;
; 98.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.772      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_ext'                                                                                                                                                                                                     ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31] ; clk_ext      ; clk_ext     ; 0.000        ; 0.038      ; 0.772      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]     ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.708 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.042      ; 0.834      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[16]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[17]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[18]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[19]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[20]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[21]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[22]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[23]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[24]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[25]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[26]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[27]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[28]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[29]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[30]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.712 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:trick_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[31]    ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.835      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[0]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[1]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[2]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[3]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[4]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[5]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[6]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[7]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[8]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[9]  ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[10] ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[11] ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[12] ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[13] ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[14] ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
; 0.836 ; time_cs:time_cs_u1|updata_reg ; time_cs:time_cs_u1|counter_32bit:time_out_count|lpm_counter:LPM_COUNTER_component|cntr_0ij:auto_generated|counter_reg_bit[15] ; clk_ext      ; clk_ext     ; 0.000        ; 0.039      ; 0.959      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.832      ;
; 0.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.958      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.972      ;
; 1.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.474      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.725      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.723      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.730      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.720      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.726      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.726      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.729      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.729      ;
; 1.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.729      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 3.733 ; 3.949        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[31]                                                                                         ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[2]                           ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[3]                           ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[0]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[10]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[11]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[12]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[13]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[1]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[4]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[5]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[6]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[7]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[8]                           ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated|q_a[9]                           ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[15]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[16]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[19]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[20]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[21]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[22]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[23]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[24]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[25]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[26]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[27]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[28]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[29]                                                                                         ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[30]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[0]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[10]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[11]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[12]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[13]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[14]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[17]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[18]                                                                                         ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[1]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[2]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[3]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[4]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[5]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[6]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[7]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[8]                                                                                          ;
; 3.756 ; 3.972        ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; key_con:u_key_con|fre[9]                                                                                          ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[0]                                                                                      ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[1]                                                                                      ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[21]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[22]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[23]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[24]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[25]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[26]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[27]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[28]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[29]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[30]                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[31]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[10]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[11]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[12]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[13]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[14]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[15]                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[2]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[3]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[4]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[5]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[6]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[7]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[8]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; add_32bit:u_add_32bit|add[9]                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[3]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf1[6]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[3]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; data_buf2[8]                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[0]                                                                    ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[10]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[11]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[12]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[13]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[14]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[15]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[16]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[17]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[18]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[19]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[1]                                                                    ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[20]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[21]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[22]                                                                   ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_con:u_key_con|key_delay:u_key2_delay|kh[23]                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 3.738 ; 3.968        ; 0.230          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                     ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                               ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                      ;
; 3.798 ; 3.982        ; 0.184          ; Low Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_ext'                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|cnt_en_r[0]                                                                                        ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|ina_r[0]                                                                                           ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|inb_r[0]                                                                                           ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; buf_or:buf_or_u1|q_or                                                                                               ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[10]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[17]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[18]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[19]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[26]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[27]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[28]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[29]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[2]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[30]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[31]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[3]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[4]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[5]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[6]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[7]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[8]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|a_cnt[9]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|adv_cnt_en                                                                                 ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[10]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[18]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[19]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[20]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[27]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[28]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[2]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[30]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[31]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[3]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[4]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[6]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[7]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|b_cnt[9]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[10]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[17]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[18]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[19]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[26]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[27]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[28]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[29]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[2]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[30]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[31]                                                                                  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[3]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[4]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[5]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[6]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[7]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[8]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|c_cnt[9]                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[0]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[10] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[11] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[12] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[13] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[14] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[15] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[16] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[17] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[18] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[19] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[1]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[20] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[21] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[22] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[23] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[24] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[25] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[26] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[27] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[28] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[29] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[2]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[30] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[31] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[3]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[4]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[5]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[6]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[7]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[8]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u2|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[9]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[0]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[10] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[11] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[12] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[13] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[14] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[15] ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[1]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[2]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[3]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[4]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[5]  ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; clk_ext ; Rise       ; cnt_module:cnt_module_u1|cntt:cntt_u3|lpm_counter:LPM_COUNTER_component|cntr_6ui:auto_generated|counter_reg_bit[6]  ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_st14:auto_generated|ram_block1a0~portb_address_reg0            ;
; 49.467 ; 49.683       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                          ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                 ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                    ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                    ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                    ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                    ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                         ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                         ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                         ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                           ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                           ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                           ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                           ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                          ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                          ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                          ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                          ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                           ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                             ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                       ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                           ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                     ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                      ;
; 49.511 ; 49.695       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 1.204 ; 1.580 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 1.229 ; 1.554 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 3.160 ; 3.486 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 4.627 ; 5.281 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.930 ; 1.208 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 2.902 ; 3.244 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 0.453 ; 0.812 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 1.228 ; 1.825 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 0.986 ; 1.594 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 1.555 ; 2.253 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -0.716 ; -1.068 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -0.690 ; -1.090 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -2.793 ; -3.120 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -4.027 ; -4.651 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.808  ; 0.501  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.376 ; -0.654 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.190 ; -0.544 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -1.018 ; -1.608 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -0.785 ; -1.377 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -1.336 ; -2.021 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 3.399  ; 3.566  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 2.444  ; 2.568  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 3.399  ; 3.566  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 2.255  ; 2.334  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 2.564  ; 2.672  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 2.558  ; 2.690  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 2.570  ; 2.681  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 2.547  ; 2.653  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 2.417  ; 2.508  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 2.419  ; 2.512  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 3.336  ; 3.483  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 2.348  ; 2.428  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 2.397  ; 2.498  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 2.346  ; 2.427  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 2.609  ; 2.752  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 3.314  ; 3.467  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 2.504  ; 2.626  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 2.271  ; 2.350  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 2.225  ; 2.306  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 2.338  ; 2.419  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 3.314  ; 3.467  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 2.480  ; 2.586  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 2.126  ; 2.211  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 2.304  ; 2.394  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 2.216  ; 2.306  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 2.299  ; 2.385  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 1.967  ; 2.029  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 1.975  ; 2.037  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 2.153  ; 2.216  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 1.968  ; 2.029  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; -0.466 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; -0.419 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; -0.467 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; -0.401 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.771  ; 7.185  ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 3.606  ; 3.704  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 1.987  ; 2.062  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 2.171  ; 2.291  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 3.122  ; 3.284  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 1.987  ; 2.062  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 2.283  ; 2.387  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 2.280  ; 2.408  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 2.289  ; 2.395  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 2.267  ; 2.369  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 2.141  ; 2.228  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 2.142  ; 2.232  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 3.060  ; 3.204  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 2.075  ; 2.153  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 2.123  ; 2.219  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 2.072  ; 2.150  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 2.326  ; 2.464  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 1.713  ; 1.773  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 2.226  ; 2.343  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 2.002  ; 2.078  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 1.957  ; 2.036  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 2.067  ; 2.145  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 3.041  ; 3.190  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 2.203  ; 2.305  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 1.864  ; 1.947  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 2.033  ; 2.120  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 1.952  ; 2.039  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 2.030  ; 2.114  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 1.713  ; 1.773  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 1.720  ; 1.780  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 1.888  ; 1.948  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 1.713  ; 1.774  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; -0.700 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; -0.655 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; -0.698 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; -0.634 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.577  ; 5.994  ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 3.464  ; 3.548  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 4.624 ; 4.662 ; 5.306 ; 5.362 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 3.807 ; 3.793 ; 4.438 ; 4.424 ;
+-------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -1.401  ; 0.136 ; 17.517   ; 0.650   ; 3.672               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -1.401  ; 0.265 ; N/A      ; N/A     ; 3.672               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1.609   ; 0.136 ; N/A      ; N/A     ; 3.715               ;
;  altera_reserved_tck                               ; 42.712  ; 0.187 ; 48.130   ; 0.675   ; 49.303              ;
;  clk_ext                                           ; 13.945  ; 0.149 ; 17.517   ; 0.650   ; 9.409               ;
; Design-wide TNS                                    ; -37.086 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[0] ; -37.086 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                               ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_ext                                           ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; 2.447 ; 2.714 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; 2.507 ; 2.694 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; 4.308 ; 4.441 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; 7.428 ; 7.753 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.512 ; 2.747 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 7.415 ; 7.590 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; 0.962 ; 1.141 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; 2.727 ; 2.948 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; 2.138 ; 2.361 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; 3.270 ; 3.608 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; KEY1                ; clk_ext             ; -0.716 ; -1.068 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY2                ; clk_ext             ; -0.690 ; -1.090 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; KEY1                ; clk_ext             ; -2.793 ; -3.120 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; spi_sdi             ; clk_ext             ; -4.027 ; -4.651 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.348  ; 1.249  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.376 ; -0.654 ; Rise       ; altera_reserved_tck                               ;
; in_a                ; clk_ext             ; -0.190 ; -0.516 ; Rise       ; clk_ext                                           ;
; in_b                ; clk_ext             ; -1.018 ; -1.608 ; Rise       ; clk_ext                                           ;
; spi_cs_cmd          ; clk_ext             ; -0.785 ; -1.377 ; Rise       ; clk_ext                                           ;
; spi_cs_data         ; clk_ext             ; -1.336 ; -2.021 ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 7.005  ; 6.951  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 5.420  ; 5.331  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 7.005  ; 6.951  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 4.982  ; 4.883  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 5.688  ; 5.526  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 5.702  ; 5.557  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 5.713  ; 5.550  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 5.662  ; 5.495  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 5.344  ; 5.223  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 5.364  ; 5.231  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 6.793  ; 6.754  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 5.239  ; 5.084  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 5.318  ; 5.206  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 5.228  ; 5.082  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 5.821  ; 5.775  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 6.758  ; 6.748  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 5.618  ; 5.475  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 5.085  ; 4.960  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 4.919  ; 4.838  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 5.210  ; 5.066  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 6.758  ; 6.748  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 5.542  ; 5.382  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 4.670  ; 4.632  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 5.206  ; 5.036  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 4.930  ; 4.821  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 5.144  ; 4.993  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 4.296  ; 4.280  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 4.303  ; 4.287  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 4.794  ; 4.685  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 4.301  ; 4.280  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; 1.304  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; 1.196  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; 1.224  ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; 1.182  ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.988 ; 14.657 ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 7.832  ; 7.731  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; dac_data1[*]        ; clk_ext             ; 1.987  ; 2.062  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[0]       ; clk_ext             ; 2.171  ; 2.291  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[1]       ; clk_ext             ; 3.122  ; 3.284  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[2]       ; clk_ext             ; 1.987  ; 2.062  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[3]       ; clk_ext             ; 2.283  ; 2.387  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[4]       ; clk_ext             ; 2.280  ; 2.408  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[5]       ; clk_ext             ; 2.289  ; 2.395  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[6]       ; clk_ext             ; 2.267  ; 2.369  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[7]       ; clk_ext             ; 2.141  ; 2.228  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[8]       ; clk_ext             ; 2.142  ; 2.232  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[9]       ; clk_ext             ; 3.060  ; 3.204  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[10]      ; clk_ext             ; 2.075  ; 2.153  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[11]      ; clk_ext             ; 2.123  ; 2.219  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[12]      ; clk_ext             ; 2.072  ; 2.150  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data1[13]      ; clk_ext             ; 2.326  ; 2.464  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_data2[*]        ; clk_ext             ; 1.713  ; 1.773  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[0]       ; clk_ext             ; 2.226  ; 2.343  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[1]       ; clk_ext             ; 2.002  ; 2.078  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[2]       ; clk_ext             ; 1.957  ; 2.036  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[3]       ; clk_ext             ; 2.067  ; 2.145  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[4]       ; clk_ext             ; 3.041  ; 3.190  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[5]       ; clk_ext             ; 2.203  ; 2.305  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[6]       ; clk_ext             ; 1.864  ; 1.947  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[7]       ; clk_ext             ; 2.033  ; 2.120  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[8]       ; clk_ext             ; 1.952  ; 2.039  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[9]       ; clk_ext             ; 2.030  ; 2.114  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[10]      ; clk_ext             ; 1.713  ; 1.773  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[11]      ; clk_ext             ; 1.720  ; 1.780  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[12]      ; clk_ext             ; 1.888  ; 1.948  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_data2[13]      ; clk_ext             ; 1.713  ; 1.774  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; dac_clk1            ; clk_ext             ; -0.700 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk1            ; clk_ext             ;        ; -0.655 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ;
; dac_clk2            ; clk_ext             ; -0.698 ;        ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; dac_clk2            ; clk_ext             ;        ; -0.634 ; Fall       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.577  ; 5.994  ; Fall       ; altera_reserved_tck                               ;
; spi_sdo             ; clk_ext             ; 3.464  ; 3.548  ; Rise       ; clk_ext                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------+
; Progagation Delay                                           ;
+-------------+-------------+-------+-------+--------+--------+
; Input Port  ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+-------------+-------------+-------+-------+--------+--------+
; spi_cs_data ; spi_sdo     ; 9.883 ; 9.697 ; 10.177 ; 10.034 ;
+-------------+-------------+-------+-------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; spi_cs_data ; spi_sdo     ; 3.807 ; 3.793 ; 4.438 ; 4.424 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dac_clk1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clk2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data1[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data2[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sdo             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_cs_data             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_scl                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_cs_cmd              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_sdi                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_a                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in_b                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dac_data1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dac_data1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dac_data2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_sdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dac_data1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dac_data1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dac_data2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_sdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dac_data1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dac_data1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data1[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dac_data2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_sdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1913       ; 0        ; 64       ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; clk_ext                                           ; clk_ext                                           ; 5898       ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4549       ; 528      ; 1024     ; 2576     ;
; altera_reserved_tck                               ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3267       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 1913       ; 0        ; 64       ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                               ; false path ; 0        ; 0        ; 0        ;
; clk_ext                                           ; clk_ext                                           ; 5898       ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; U_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4549       ; 528      ; 1024     ; 2576     ;
; altera_reserved_tck                               ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; 3267       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                               ; 118        ; 0        ; 1        ; 0        ;
; clk_ext             ; clk_ext                                           ; 64         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                               ; 118        ; 0        ; 1        ; 0        ;
; clk_ext             ; clk_ext                                           ; 64         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; U_PLL|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 252   ; 252  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Jul 11 12:00:33 2023
Info: Command: quartus_sta AD9764_Code -c AD9764_Code
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'AD9764_Code.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: key_con:u_key_con|key_delay:u_key2_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: key_con:u_key_con|key_delay:u_key1_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_scl was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to clk_ext (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.401       -37.086 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.609         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.945         0.000 clk_ext 
    Info (332119):    42.712         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.404         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452         0.000 clk_ext 
    Info (332119):     0.453         0.000 altera_reserved_tck 
    Info (332119):     0.652         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.517         0.000 clk_ext 
    Info (332119):    48.130         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.564         0.000 clk_ext 
    Info (332119):     1.618         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.701         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.718         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.763         0.000 clk_ext 
    Info (332119):    49.453         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: key_con:u_key_con|key_delay:u_key2_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: key_con:u_key_con|key_delay:u_key1_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_scl was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to clk_ext (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.143
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.143       -29.003 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.074         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.226         0.000 clk_ext 
    Info (332119):    43.159         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.388         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 altera_reserved_tck 
    Info (332119):     0.401         0.000 clk_ext 
    Info (332119):     0.601         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.670         0.000 clk_ext 
    Info (332119):    48.436         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.406
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.406         0.000 clk_ext 
    Info (332119):     1.446         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.672
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.672         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.715         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.771         0.000 clk_ext 
    Info (332119):    49.303         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: key_con:u_key_con|key_delay:u_key2_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: key_con:u_key_con|key_delay:u_key1_delay|kout was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_data was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_cs_cmd was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_scl was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_ext (Rise) to clk_ext (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) to U_PLL|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) to U_PLL|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.728         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.270         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.267         0.000 clk_ext 
    Info (332119):    47.001         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.136         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.149         0.000 clk_ext 
    Info (332119):     0.187         0.000 altera_reserved_tck 
    Info (332119):     0.265         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.880         0.000 clk_ext 
    Info (332119):    49.338         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.650         0.000 clk_ext 
    Info (332119):     0.675         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.733         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.736         0.000 U_PLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.409         0.000 clk_ext 
    Info (332119):    49.453         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Tue Jul 11 12:00:35 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


