\hypertarget{struct_r_t_c___type_def}{}\doxysection{RTC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f103xe.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}{CRH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ae3e1b95965ce8c9f06490047cb9967a9}{CRL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6d8529957b9401e614203b2389f290a4}{PRLH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4d5d3c1969bb190e095335b98d11c197}{PRLL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a0c7aed7845db21cbed704a636f53e023}{DIVH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a36bb5c9678921fde2b5bc811d310a8c5}{DIVL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_abeeeb09de7999ec993e00d136f679de0}{CNTH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aaea1cf878c3e7ab37309e673eb50101b}{CNTL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2525206b87d6b19a6d0b565c99f711f8}{ALRH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a13af31dc4addc634ff6d562cd00ac1e6}{ALRL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Real-\/\+Time Clock. 

Definition at line 567 of file stm32f103xe.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_def_a2525206b87d6b19a6d0b565c99f711f8}\label{struct_r_t_c___type_def_a2525206b87d6b19a6d0b565c99f711f8}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRH@{ALRH}}
\index{ALRH@{ALRH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRH}{ALRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ALRH}



Definition at line 577 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a13af31dc4addc634ff6d562cd00ac1e6}\label{struct_r_t_c___type_def_a13af31dc4addc634ff6d562cd00ac1e6}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRL@{ALRL}}
\index{ALRL@{ALRL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRL}{ALRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ALRL}



Definition at line 578 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_abeeeb09de7999ec993e00d136f679de0}\label{struct_r_t_c___type_def_abeeeb09de7999ec993e00d136f679de0}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CNTH@{CNTH}}
\index{CNTH@{CNTH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTH}{CNTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNTH}



Definition at line 575 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_aaea1cf878c3e7ab37309e673eb50101b}\label{struct_r_t_c___type_def_aaea1cf878c3e7ab37309e673eb50101b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CNTL@{CNTL}}
\index{CNTL@{CNTL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNTL}{CNTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CNTL}



Definition at line 576 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}\label{struct_r_t_c___type_def_acc2f82d559cfd955b5a68c1b54c5fc35}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CRH@{CRH}}
\index{CRH@{CRH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRH}{CRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRH}



Definition at line 569 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ae3e1b95965ce8c9f06490047cb9967a9}\label{struct_r_t_c___type_def_ae3e1b95965ce8c9f06490047cb9967a9}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CRL@{CRL}}
\index{CRL@{CRL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRL}{CRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRL}



Definition at line 570 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a0c7aed7845db21cbed704a636f53e023}\label{struct_r_t_c___type_def_a0c7aed7845db21cbed704a636f53e023}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DIVH@{DIVH}}
\index{DIVH@{DIVH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIVH}{DIVH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIVH}



Definition at line 573 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a36bb5c9678921fde2b5bc811d310a8c5}\label{struct_r_t_c___type_def_a36bb5c9678921fde2b5bc811d310a8c5}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DIVL@{DIVL}}
\index{DIVL@{DIVL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIVL}{DIVL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIVL}



Definition at line 574 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6d8529957b9401e614203b2389f290a4}\label{struct_r_t_c___type_def_a6d8529957b9401e614203b2389f290a4}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRLH@{PRLH}}
\index{PRLH@{PRLH}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRLH}{PRLH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRLH}



Definition at line 571 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4d5d3c1969bb190e095335b98d11c197}\label{struct_r_t_c___type_def_a4d5d3c1969bb190e095335b98d11c197}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRLL@{PRLL}}
\index{PRLL@{PRLL}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRLL}{PRLL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRLL}



Definition at line 572 of file stm32f103xe.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103xe_8h}{stm32f103xe.\+h}}\end{DoxyCompactItemize}
