// Seed: 1700259291
module module_0 (
    input  tri1  id_0,
    output wire  id_1,
    input  wand  id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  tri0  id_8
    , id_14,
    input  tri   id_9,
    input  tri   id_10,
    output wire  id_11,
    output uwire id_12
);
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3
);
  id_5 :
  assert property (@(posedge ~1 or posedge id_3) id_1)
  else;
  always_latch id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_3,
      id_5,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_6;
endmodule
