Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 18 01:18:43 2022
| Host         : DESKTOP-0JE1MGS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab6_control_sets_placed.rpt
| Design       : lab6
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |             216 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1090 |          302 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal      |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG         | uart/tx_out_i_1_n_0          |                            |                1 |              1 |         1.00 |
|  N_next_reg[2]_i_2_n_0 |                              |                            |                2 |              3 |         1.50 |
|  M_Next_reg[2]_i_2_n_0 |                              |                            |                1 |              3 |         3.00 |
|  P_Next                |                              |                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG         | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG         | matrixA[1][7]_i_1_n_0        |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | matrixA[10][7]_i_1_n_0       |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | matrixA[15][7]_i_1_n_0       |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG         | matrixA[6][7]_i_1_n_0        |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | matrixA[14][7]_i_1_n_0       |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | matrixA                      |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG         | matrixA[11][7]_i_1_n_0       |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | matrixA[9][7]_i_1_n_0        |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | matrixA[2][7]_i_1_n_0        |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | matrixA[12][7]_i_1_n_0       |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | matrixA[0][7]_i_1_n_0        |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | matrixA[4][7]_i_1_n_0        |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | matrixA[7][7]_i_1_n_0        |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         | matrixA[8][7]_i_1_n_0        |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG         | matrixA[5][7]_i_1_n_0        |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG         | matrixA[13][7]_i_1_n_0       |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | user_addr                    | lcd0/reset_n               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG         | uart/tx_bits_remaining       |                            |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG         |                              | send_counter               |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG         |                              | lcd0/reset_n               |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         |                              | init_counter               |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | matrixC[0][17]_i_1_n_0       |                            |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG         | matrixC[12][17]_i_1_n_0      |                            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | matrixC[8][17]_i_1_n_0       |                            |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG         | matrixC[4][17]_i_1_n_0       |                            |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG         |                              |                            |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG         | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG         | lcd0/init_e_i_2_n_0          | lcd0/reset_n               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG         | i                            | lcd0/reset_n               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG         | idx_m                        | lcd0/reset_n               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG         | p_0_in0_out                  |                            |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG         | matrixC[0][17]_i_1_n_0       | lcd0/reset_n               |               18 |             54 |         3.00 |
|  clk_IBUF_BUFG         | matrixC[12][17]_i_1_n_0      | lcd0/reset_n               |               17 |             54 |         3.18 |
|  clk_IBUF_BUFG         | matrixC[4][17]_i_1_n_0       | lcd0/reset_n               |               18 |             54 |         3.00 |
|  clk_IBUF_BUFG         | matrixC[8][17]_i_1_n_0       | lcd0/reset_n               |               19 |             54 |         2.84 |
|  clk_IBUF_BUFG         | sum[12][15]_i_1_n_0          | lcd0/reset_n               |               80 |            256 |         3.20 |
|  clk_IBUF_BUFG         | data[44][1]_i_1_n_0          | lcd0/reset_n               |              113 |            482 |         4.27 |
+------------------------+------------------------------+----------------------------+------------------+----------------+--------------+


