// Seed: 1785618047
module module_0;
  reg id_2;
  assign id_1 = id_1;
  assign id_1 = id_2;
  assign id_2 = id_1;
  final $display(1, 1);
  always @(id_1 && 1) begin
    if (id_2) id_1 <= id_2;
    $display(1, id_1, 1, 1 + 1'b0, id_1);
  end
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0();
endmodule
