Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,LSRAM 18K,Math (18x18),Chip Globals,PLL
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/Primitives,0,0,0,0,0,0,0,0,1,1
CLOCKS_RESETS_0/Primitives,1,0,0,0,0,0,0,0,0,0
CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/Primitives,0,0,0,0,0,0,0,0,1,0
CLOCKS_RESETS_0/reset_synchronizer_0/Primitives,0,2,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/Primitives,75,36,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/Primitives,13,1,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,17,13,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/Primitives,53,1,0,0,0,0,0,0,0,0
IO_0/AHB_MMIO_0/AHB_MMIO_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,17,13,0,0,0,0,0,0,0,0
IO_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/Primitives,23,9,0,0,0,0,0,0,0,0
IO_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/Primitives,13,40,0,0,0,0,0,0,0,0
IO_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0
IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/Primitives,4,0,0,0,0,0,0,0,0,0
IO_0/APB_PERIPHERALS_0/APB_PERIPHERALS_0/u_mux_p_to_b3/Primitives,35,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/Primitives,3,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/Primitives,161,135,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCON/Primitives,8,0,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URF/Primitives,72,43,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/Primitives,33,18,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/Primitives,33,18,0,0,0,0,0,0,0,0
IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
IO_0/GPIO_0/GPIO_0/Primitives,73,44,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_LSRAM_64kBytes_COREAHBLSRAM_PF_0_AHBLSramIf/Primitives,19,28,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/Primitives,12,36,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
IO_0/LSRAM_64kBytes_0/PF_TPSRAM_AHB_AXI_0/Primitives,380,0,1152,1152,0,0,32,0,0,0
IO_0/UART_0/UART_0/Primitives,31,24,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/Primitives,30,24,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/Primitives,33,33,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk2.tx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,1,0,0,0
IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/Primitives,31,33,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/genblk3.rx_fifo/fifo_256x8_g5/ram256x8_g5/Primitives,2,0,36,36,0,0,1,0,0,0
IO_0/UART_0/UART_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/make_RX/Primitives,70,39,0,0,0,0,0,0,0,0
IO_0/UART_0/UART_0/uUART/make_TX/Primitives,28,23,0,0,0,0,0,0,0,0
MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/Primitives,63,41,0,0,0,0,0,0,0,0
MEMORY_0/AHB_0/AHB_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0,0
MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/Primitives,34,1,0,0,0,0,0,0,0,0
MEMORY_0/AHB_0/AHB_0/matrix4x16/slavestage_8/slave_arbiter/Primitives,17,13,0,0,0,0,0,0,0,0
MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_LSRAM_code_COREAHBLSRAM_PF_0_AHBLSramIf/Primitives,22,28,0,0,0,0,0,0,0,0
MEMORY_0/LSRAM_code_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/Primitives,44,36,0,0,0,0,0,0,0,0
MEMORY_0/LSRAM_code_0/PF_TPSRAM_AHB_AXI_0/Primitives,0,0,1152,1152,0,0,32,0,0,0
PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/Primitives,1,0,0,0,0,0,0,0,2,0
PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJ_JTAG_0/Primitives,84,16,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING/Primitives,0,4,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA/Primitives,461,122,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,78,76,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,14,39,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,9,9,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5/Primitives,10,12,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7/Primitives,7,5,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8/Primitives,2,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_2/Primitives,27,64,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1/Queue_3/Primitives,38,40,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,78,143,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,46,79,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,11,5,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,13,13,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK/Primitives,134,13,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER/Primitives,28,33,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2/Primitives,14,19,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Primitives,132,33,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1/Repeater_1/Primitives,17,23,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,92,81,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB/Primitives,167,109,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/PeripheryBus/Primitives,226,9,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/Primitives,10,7,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus/Primitives,239,17,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,89,161,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,52,93,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,12,7,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_2/Primitives,3,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/SystemBus_TLBuffer/Queue_3/Primitives,57,105,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/clint/Primitives,308,129,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,126,83,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/converter/Primitives,160,108,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid_sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,11,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,41,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,2,32,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1762,562,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid_sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,10,11,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,3,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,3,32,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,0,41,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray_sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,2,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,21,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,33,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,9,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/Primitives,9,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/Primitives,5,5,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/Primitives,5,5,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/Primitives,10,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,2,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/Primitives,25,45,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dmiAccessChain/Primitives,61,41,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/dtmInfoChain/Primitives,11,32,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/dtm/idcodeChain/Primitives,17,32,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/Primitives,125,42,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/a/Primitives,10,9,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error/c/Primitives,6,5,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,1,9,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,3,12,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/error_TLBuffer/Queue_3/Primitives,3,5,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/LevelGateway_1/Primitives,2,1,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE/Primitives,2,70,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/plic/Primitives,284,69,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/Primitives,298,432,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189_1__T_1189_1_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/_T_1189__T_1189_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/alu/Primitives,503,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/bpu/Primitives,1357,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/csr/Primitives,997,420,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/Primitives,397,120,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,2,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/core/ibuf/Primitives,1,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU/Primitives,275,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/Primitives,326,378,36,36,0,0,1,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/data/Primitives,17,11,144,144,0,0,4,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/dataArb/Primitives,155,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/metaArb/Primitives,83,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tag_array_0_tag_array_0_0_0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/dcache/tlb/Primitives,69,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/Primitives,116,68,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/fq/Primitives,349,328,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/icache/Primitives,492,183,180,180,0,0,5,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/rocket/tileBus/Primitives,136,13,0,0,0,0,0,0,0,0
PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/tile/xing/Primitives,0,4,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,8,0,0,0,0,0
