<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='microriscii.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: microriscii
    <br/>
    Created: Mar 20, 2002
    <br/>
    Updated: Apr  1, 2002
    <br/>
    SVN Updated: May  6, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     32 Bit RISC Processor, 5 Stage Pipeline. Developed for embedded control of devices. Optimized for the Xilinx SpartanII and Virtex line of FPGA's. Later optimizations will be made for Actel ProASIC(+) FPGA's. Uses the Harvard architecture for memory. It contains one interupt vector with a cause register.
     <br/>
     The 5 Stages:
     <br/>
     - Fetch
     <br/>
     - Decode/Register/Uncoditional Branch
     <br/>
     - Execute(ALU/Compare/etc.)
     <br/>
     - Memory/Conditional Branch
     <br/>
     - Write Back
     <br/>
     Unique Instructions:
     <br/>
     - Population Count(Ones,Zeros,Bit Changes)
     <br/>
     - Random Number Generator
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     SVN Contains: AU, LU, Compare Unit, Register File, IF, EX, WB Stages
     <br/>
     The top level file's really the only thing left. I'm expanding and optimizing many modules and I won't upload them until I am more satisfied with how they function. Also, I may add a few features. I am considering makeing an optional 16 bit ISA.
     <br/>
     Completed:
     <br/>
     - AU (Arithmetic Unit) - Missing random number generator
     <br/>
     - LU (Logic Unit)
     <br/>
     - Compare Unit
     <br/>
     - Register File
     <br/>
     - Special Instruction Unit(Interupts, Cause Register,Load Low,High)
     <br/>
     - Instruction Fetch Stage
     <br/>
     - Execution Stage
     <br/>
     - Memory Access Stage
     <br/>
     - Write Back Stage
     <br/>
     Almost Completed:
     <br/>
     - Decoder
     <br/>
     - Decode/Register Access Stage
     <br/>
     TODO:
     <br/>
     - Top Level File
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
