<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU-Dev2: Class Hierarchy</title>
        <!--<link href="tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="dynsections.js"></script>
        <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
        <link href="doxygen.css" rel="stylesheet" type="text/css" />
        <link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
<link href="jquery.smartmenus.bootstrap.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
        <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
        <script type="text/javascript" src="jquery.smartmenus.min.js"></script>
        <!-- SmartMenus jQuery Bootstrap Addon -->
        <script type="text/javascript" src="jquery.smartmenus.bootstrap.min.js"></script>
        <!-- SmartMenus jQuery plugin -->
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU-Dev2 </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class Hierarchy</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">
<p><a href="hierarchy.html">Go to the textual class hierarchy</a></p>
</div><table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit_graph_0.png" border="0" alt="" usemap="#doctest_1_1StringMaker_3_01sjsu_1_1HexDumpObject_3_01PeripheralStructure_01_4_01_4"/>
<map name="doctest_1_1StringMaker_3_01sjsu_1_1HexDumpObject_3_01PeripheralStructure_01_4_01_4" id="doctest_1_1StringMaker_3_01sjsu_1_1HexDumpObject_3_01PeripheralStructure_01_4_01_4">
<area shape="rect" id="node1" href="d3/d07/structdoctest_1_1StringMaker_3_01sjsu_1_1HexDumpObject_3_01PeripheralStructure_01_4_01_4.html" title="Template specialization that turns a data structure into a hexdump string. " alt="" coords="5,5,197,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_1.png" border="0" alt="" usemap="#doctest_1_1StringMaker_3_01std_1_1array_3_01T_00_01N_01_4_01_4"/>
<map name="doctest_1_1StringMaker_3_01std_1_1array_3_01T_00_01N_01_4_01_4" id="doctest_1_1StringMaker_3_01std_1_1array_3_01T_00_01N_01_4_01_4">
<area shape="rect" id="node1" href="de/d0b/structdoctest_1_1StringMaker_3_01std_1_1array_3_01T_00_01N_01_4_01_4.html" title="Allows doctest to display a std::array&lt;T&gt; " alt="" coords="5,5,176,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_2.png" border="0" alt="" usemap="#doctest_1_1StringMaker_3_01std_1_1chrono_1_1duration_3_01T_00_01U_01_4_01_4"/>
<map name="doctest_1_1StringMaker_3_01std_1_1chrono_1_1duration_3_01T_00_01U_01_4_01_4" id="doctest_1_1StringMaker_3_01std_1_1chrono_1_1duration_3_01T_00_01U_01_4_01_4">
<area shape="rect" id="node1" href="d7/dbc/structdoctest_1_1StringMaker_3_01std_1_1chrono_1_1duration_3_01T_00_01U_01_4_01_4.html" title="DocTest template specialization for printing std::chrono::duration. " alt="" coords="5,5,176,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_3.png" border="0" alt="" usemap="#doctest_1_1StringMaker_3_01std_1_1errc_01_4"/>
<map name="doctest_1_1StringMaker_3_01std_1_1errc_01_4" id="doctest_1_1StringMaker_3_01std_1_1errc_01_4">
<area shape="rect" id="node1" href="d8/d11/structdoctest_1_1StringMaker_3_01std_1_1errc_01_4.html" title="DocTest template specialization for printing std::errc. " alt="" coords="5,5,161,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_4.png" border="0" alt="" usemap="#doctest_1_1StringMaker_3_01std_1_1span_3_01T_01_4_01_4"/>
<map name="doctest_1_1StringMaker_3_01std_1_1span_3_01T_01_4_01_4" id="doctest_1_1StringMaker_3_01std_1_1span_3_01T_01_4_01_4">
<area shape="rect" id="node1" href="d7/d41/structdoctest_1_1StringMaker_3_01std_1_1span_3_01T_01_4_01_4.html" title="Allows doctest to display a std::span&lt;T&gt; " alt="" coords="5,5,161,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_5.png" border="0" alt="" usemap="#Reflection_3_01const_01uint8__t_01_4"/>
<map name="Reflection_3_01const_01uint8__t_01_4" id="Reflection_3_01const_01uint8__t_01_4">
<area shape="rect" id="node1" href="d0/d10/classReflection_3_01const_01uint8__t_01_4.html" title="Gives information about the type uint8_t " alt="" coords="5,5,205,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_6.png" border="0" alt="" usemap="#Reflection_3_01int16__t_01_4"/>
<map name="Reflection_3_01int16__t_01_4" id="Reflection_3_01int16__t_01_4">
<area shape="rect" id="node1" href="d6/d2c/classReflection_3_01int16__t_01_4.html" title="Gives information about the type int16_t " alt="" coords="5,5,167,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_7.png" border="0" alt="" usemap="#Reflection_3_01int32__t_01_4"/>
<map name="Reflection_3_01int32__t_01_4" id="Reflection_3_01int32__t_01_4">
<area shape="rect" id="node1" href="d8/d25/classReflection_3_01int32__t_01_4.html" title="Gives information about the type int32_t " alt="" coords="5,5,167,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_8.png" border="0" alt="" usemap="#Reflection_3_01int64__t_01_4"/>
<map name="Reflection_3_01int64__t_01_4" id="Reflection_3_01int64__t_01_4">
<area shape="rect" id="node1" href="de/d2a/classReflection_3_01int64__t_01_4.html" title="Gives information about the type int64_t " alt="" coords="5,5,167,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_9.png" border="0" alt="" usemap="#Reflection_3_01int8__t_01_4"/>
<map name="Reflection_3_01int8__t_01_4" id="Reflection_3_01int8__t_01_4">
<area shape="rect" id="node1" href="dd/d21/classReflection_3_01int8__t_01_4.html" title="Gives information about the type int8_t " alt="" coords="5,5,159,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_10.png" border="0" alt="" usemap="#Reflection_3_01T_01_4"/>
<map name="Reflection_3_01T_01_4" id="Reflection_3_01T_01_4">
<area shape="rect" id="node1" href="db/db4/classReflection.html" title="Reflection\&lt; T \&gt;" alt="" coords="5,5,129,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_11.png" border="0" alt="" usemap="#Reflection_3_01uint16__t_01_4"/>
<map name="Reflection_3_01uint16__t_01_4" id="Reflection_3_01uint16__t_01_4">
<area shape="rect" id="node1" href="d7/d52/classReflection_3_01uint16__t_01_4.html" title="Gives information about the type uint16_t " alt="" coords="5,5,175,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_12.png" border="0" alt="" usemap="#Reflection_3_01uint32__t_01_4"/>
<map name="Reflection_3_01uint32__t_01_4" id="Reflection_3_01uint32__t_01_4">
<area shape="rect" id="node1" href="dc/da4/classReflection_3_01uint32__t_01_4.html" title="Gives information about the type uint32_t " alt="" coords="5,5,175,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_13.png" border="0" alt="" usemap="#Reflection_3_01uint64__t_01_4"/>
<map name="Reflection_3_01uint64__t_01_4" id="Reflection_3_01uint64__t_01_4">
<area shape="rect" id="node1" href="d1/d0f/classReflection_3_01uint64__t_01_4.html" title="Gives information about the type uint64_t " alt="" coords="5,5,175,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_14.png" border="0" alt="" usemap="#Reflection_3_01uint8__t_01_4"/>
<map name="Reflection_3_01uint8__t_01_4" id="Reflection_3_01uint8__t_01_4">
<area shape="rect" id="node1" href="db/df0/classReflection_3_01uint8__t_01_4.html" title="Gives information about the type uint8_t " alt="" coords="5,5,167,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_15.png" border="0" alt="" usemap="#sjone"/>
<map name="sjone" id="sjone">
<area shape="rect" id="node1" href="db/dc0/structsjone.html" title="Namespace for SJOne board peripheral and device definitions. " alt="" coords="5,5,63,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_16.png" border="0" alt="" usemap="#sjsu_1_1Accelerometer_1_1Acceleration__t"/>
<map name="sjsu_1_1Accelerometer_1_1Acceleration__t" id="sjsu_1_1Accelerometer_1_1Acceleration__t">
<area shape="rect" id="node1" href="d8/dc4/structsjsu_1_1Accelerometer_1_1Acceleration__t.html" title="Acceleration along each axis of detection. " alt="" coords="5,5,156,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_17.png" border="0" alt="" usemap="#sjsu_1_1AccelerometerSettings__t"/>
<map name="sjsu_1_1AccelerometerSettings__t" id="sjsu_1_1AccelerometerSettings__t">
<area shape="rect" id="node1" href="d7/d2b/structsjsu_1_1AccelerometerSettings__t.html" title="Generic settings for a standard Accelerometer device. " alt="" coords="5,5,221,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_18.png" border="0" alt="" usemap="#sjsu_1_1AdcSettings__t"/>
<map name="sjsu_1_1AdcSettings__t" id="sjsu_1_1AdcSettings__t">
<area shape="rect" id="node1" href="de/d78/structsjsu_1_1AdcSettings__t.html" title="Generic settings for a standard ADC peripheral. " alt="" coords="5,5,151,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_19.png" border="0" alt="" usemap="#sjsu_1_1AutoVerifyPeripheralMemory_3_01Peripheral_01_4"/>
<map name="sjsu_1_1AutoVerifyPeripheralMemory_3_01Peripheral_01_4" id="sjsu_1_1AutoVerifyPeripheralMemory_3_01Peripheral_01_4">
<area shape="rect" id="node1" href="d4/d58/classsjsu_1_1AutoVerifyPeripheralMemory.html" title="sjsu::AutoVerifyPeripheral\lMemory\&lt; Peripheral \&gt;" alt="" coords="5,5,196,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_20.png" border="0" alt="" usemap="#sjsu_1_1bit_1_1Mask"/>
<map name="sjsu_1_1bit_1_1Mask" id="sjsu_1_1bit_1_1Mask">
<area shape="rect" id="node1" href="d9/dd3/structsjsu_1_1bit_1_1Mask.html" title="sjsu::bit::Mask" alt="" coords="5,5,120,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_21.png" border="0" alt="" usemap="#sjsu_1_1bit_1_1Register_3_01T_01_4"/>
<map name="sjsu_1_1bit_1_1Register_3_01T_01_4" id="sjsu_1_1bit_1_1Register_3_01T_01_4">
<area shape="rect" id="node1" href="dd/dbe/classsjsu_1_1bit_1_1Register.html" title="sjsu::bit::Register\&lt; T \&gt;" alt="" coords="5,5,177,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_22.png" border="0" alt="" usemap="#sjsu_1_1bit_1_1Value_3_01T_01_4"/>
<map name="sjsu_1_1bit_1_1Value_3_01T_01_4" id="sjsu_1_1bit_1_1Value_3_01T_01_4">
<area shape="rect" id="node1" href="df/d21/classsjsu_1_1bit_1_1Value.html" title="sjsu::bit::Value\&lt; T \&gt;" alt="" coords="5,5,160,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_23.png" border="0" alt="" usemap="#sjsu_1_1BitLimits_3_01bitwidth_00_01IntType_01_4"/>
<map name="sjsu_1_1BitLimits_3_01bitwidth_00_01IntType_01_4" id="sjsu_1_1BitLimits_3_01bitwidth_00_01IntType_01_4">
<area shape="rect" id="node1" href="d4/d0e/classsjsu_1_1BitLimits.html" title="sjsu::BitLimits\&lt; bitwidth,\l IntType \&gt;" alt="" coords="5,5,192,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_24.png" border="0" alt="" usemap="#sjsu_1_1Can_1_1Message__t"/>
<map name="sjsu_1_1Can_1_1Message__t" id="sjsu_1_1Can_1_1Message__t">
<area shape="rect" id="node1" href="d9/dc0/structsjsu_1_1Can_1_1Message__t.html" title="sjsu::Can::Message_t" alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_25.png" border="0" alt="" usemap="#sjsu_1_1CanNetwork_1_1Node__t"/>
<map name="sjsu_1_1CanNetwork_1_1Node__t" id="sjsu_1_1CanNetwork_1_1Node__t">
<area shape="rect" id="node1" href="d3/d91/classsjsu_1_1CanNetwork_1_1Node__t.html" title="sjsu::CanNetwork::Node_t" alt="" coords="5,5,196,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_26.png" border="0" alt="" usemap="#sjsu_1_1CanSettings__t"/>
<map name="sjsu_1_1CanSettings__t" id="sjsu_1_1CanSettings__t">
<area shape="rect" id="node1" href="de/d83/structsjsu_1_1CanSettings__t.html" title="Settings for CAN peripherals. " alt="" coords="5,5,152,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_27.png" border="0" alt="" usemap="#sjsu_1_1CommandInterface"/>
<map name="sjsu_1_1CommandInterface" id="sjsu_1_1CommandInterface">
<area shape="rect" id="node1" href="d9/db2/classsjsu_1_1CommandInterface.html" title="CommandInterface is the set of methods that every command must support. " alt="" coords="5,56,187,83"/>
<area shape="rect" id="node2" href="d7/d56/classsjsu_1_1Command.html" title="sjsu::Command" alt="" coords="235,56,357,83"/>
<area shape="rect" id="node3" href="df/d55/classsjsu_1_1ArmSystemInfoCommand.html" title="sjsu::ArmSystemInfoCommand" alt="" coords="405,5,629,32"/>
<area shape="rect" id="node4" href="dd/d36/classsjsu_1_1I2cCommand.html" title="sjsu::I2cCommand" alt="" coords="446,56,589,83"/>
<area shape="rect" id="node5" href="d3/d13/classsjsu_1_1RtosCommand.html" title="Print RTOS runtime stats of FreeRTOS. " alt="" coords="441,107,593,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_28.png" border="0" alt="" usemap="#sjsu_1_1CommandLine_3_01command__list_01_4"/>
<map name="sjsu_1_1CommandLine_3_01command__list_01_4" id="sjsu_1_1CommandLine_3_01command__list_01_4">
<area shape="rect" id="node1" href="d1/d42/classsjsu_1_1CommandLine.html" title="sjsu::CommandLine\&lt;\l command_list \&gt;" alt="" coords="5,5,167,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_29.png" border="0" alt="" usemap="#sjsu_1_1CommandList__t_3_01kNumberOfCommands_01_4"/>
<map name="sjsu_1_1CommandList__t_3_01kNumberOfCommands_01_4" id="sjsu_1_1CommandList__t_3_01kNumberOfCommands_01_4">
<area shape="rect" id="node1" href="db/d4d/structsjsu_1_1CommandList__t.html" title="sjsu::CommandList_t\l\&lt; kNumberOfCommands \&gt;" alt="" coords="5,5,207,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_30.png" border="0" alt="" usemap="#sjsu_1_1crc_1_1CrcTableConfig__t_3_01T_01_4"/>
<map name="sjsu_1_1crc_1_1CrcTableConfig__t_3_01T_01_4" id="sjsu_1_1crc_1_1CrcTableConfig__t_3_01T_01_4">
<area shape="rect" id="node1" href="d2/d8f/structsjsu_1_1crc_1_1CrcTableConfig__t.html" title="sjsu::crc::CrcTableConfig\l_t\&lt; T \&gt;" alt="" coords="5,5,184,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_31.png" border="0" alt="" usemap="#sjsu_1_1crc_1_1CrcTableConfig__t_3_01uint16__t_01_4"/>
<map name="sjsu_1_1crc_1_1CrcTableConfig__t_3_01uint16__t_01_4" id="sjsu_1_1crc_1_1CrcTableConfig__t_3_01uint16__t_01_4">
<area shape="rect" id="node1" href="d2/d8f/structsjsu_1_1crc_1_1CrcTableConfig__t.html" title="sjsu::crc::CrcTableConfig\l_t\&lt; uint16_t \&gt;" alt="" coords="5,5,184,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_32.png" border="0" alt="" usemap="#sjsu_1_1crc_1_1CrcTableConfig__t_3_01uint8__t_01_4"/>
<map name="sjsu_1_1crc_1_1CrcTableConfig__t_3_01uint8__t_01_4" id="sjsu_1_1crc_1_1CrcTableConfig__t_3_01uint8__t_01_4">
<area shape="rect" id="node1" href="d2/d8f/structsjsu_1_1crc_1_1CrcTableConfig__t.html" title="sjsu::crc::CrcTableConfig\l_t\&lt; uint8_t \&gt;" alt="" coords="5,5,184,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_33.png" border="0" alt="" usemap="#sjsu_1_1EmptySettings__t"/>
<map name="sjsu_1_1EmptySettings__t" id="sjsu_1_1EmptySettings__t">
<area shape="rect" id="node1" href="d3/d79/structsjsu_1_1EmptySettings__t.html" title="sjsu::EmptySettings_t" alt="" coords="5,5,168,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_34.png" border="0" alt="" usemap="#sjsu_1_1EnableBitMaskOperators__t_3_01typename_01_4"/>
<map name="sjsu_1_1EnableBitMaskOperators__t_3_01typename_01_4" id="sjsu_1_1EnableBitMaskOperators__t_3_01typename_01_4">
<area shape="rect" id="node1" href="db/dc2/structsjsu_1_1EnableBitMaskOperators__t.html" title="sjsu::EnableBitMaskOperators\l_t\&lt; typename \&gt;" alt="" coords="5,5,221,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_35.png" border="0" alt="" usemap="#sjsu_1_1Esp8266_1_1IpAddress__t"/>
<map name="sjsu_1_1Esp8266_1_1IpAddress__t" id="sjsu_1_1Esp8266_1_1IpAddress__t">
<area shape="rect" id="node1" href="d3/d2e/structsjsu_1_1Esp8266_1_1IpAddress__t.html" title="Contains IPv4 address information. " alt="" coords="5,5,200,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_36.png" border="0" alt="" usemap="#sjsu_1_1Exception"/>
<map name="sjsu_1_1Exception" id="sjsu_1_1Exception">
<area shape="rect" id="node2" href="d1/dfd/classsjsu_1_1Exception.html" title="The standard exception class for SJSU&#45;Dev2. " alt="" coords="140,5,260,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_37.png" border="0" alt="" usemap="#sjsu_1_1HexDumpObject_3_01Data_01_4"/>
<map name="sjsu_1_1HexDumpObject_3_01Data_01_4" id="sjsu_1_1HexDumpObject_3_01Data_01_4">
<area shape="rect" id="node1" href="d3/d56/structsjsu_1_1HexDumpObject.html" title="sjsu::HexDumpObject\l\&lt; Data \&gt;" alt="" coords="5,5,168,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_38.png" border="0" alt="" usemap="#sjsu_1_1I2c_1_1CommonErrors"/>
<map name="sjsu_1_1I2c_1_1CommonErrors" id="sjsu_1_1I2c_1_1CommonErrors">
<area shape="rect" id="node1" href="d4/dd4/classsjsu_1_1I2c_1_1CommonErrors.html" title="Namespace of common I2C transaction errors. " alt="" coords="5,5,185,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_39.png" border="0" alt="" usemap="#sjsu_1_1I2c_1_1Transaction__t"/>
<map name="sjsu_1_1I2c_1_1Transaction__t" id="sjsu_1_1I2c_1_1Transaction__t">
<area shape="rect" id="node1" href="dc/d00/structsjsu_1_1I2c_1_1Transaction__t.html" title="sjsu::I2c::Transaction_t" alt="" coords="5,5,175,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_40.png" border="0" alt="" usemap="#sjsu_1_1I2cCommand_1_1AddressString__t"/>
<map name="sjsu_1_1I2cCommand_1_1AddressString__t" id="sjsu_1_1I2cCommand_1_1AddressString__t">
<area shape="rect" id="node1" href="d0/de4/structsjsu_1_1I2cCommand_1_1AddressString__t.html" title="Container for each address found when running i2c &quot;discover&quot;. " alt="" coords="5,5,208,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_41.png" border="0" alt="" usemap="#sjsu_1_1I2cCommand_1_1Arguments__t"/>
<map name="sjsu_1_1I2cCommand_1_1Arguments__t" id="sjsu_1_1I2cCommand_1_1Arguments__t">
<area shape="rect" id="node1" href="da/dcd/structsjsu_1_1I2cCommand_1_1Arguments__t.html" title="sjsu::I2cCommand::Arguments_t" alt="" coords="5,5,239,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_42.png" border="0" alt="" usemap="#sjsu_1_1infrared_1_1DataFrame__t"/>
<map name="sjsu_1_1infrared_1_1DataFrame__t" id="sjsu_1_1infrared_1_1DataFrame__t">
<area shape="rect" id="node1" href="db/d1e/structsjsu_1_1infrared_1_1DataFrame__t.html" title="sjsu::infrared::DataFrame_t" alt="" coords="5,5,204,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_43.png" border="0" alt="" usemap="#sjsu_1_1infrared_1_1DecodedFrame__t"/>
<map name="sjsu_1_1infrared_1_1DecodedFrame__t" id="sjsu_1_1infrared_1_1DecodedFrame__t">
<area shape="rect" id="node1" href="d4/d22/structsjsu_1_1infrared_1_1DecodedFrame__t.html" title="A structure containing a decoded infrared data frame. " alt="" coords="5,5,229,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_44.png" border="0" alt="" usemap="#sjsu_1_1infrared_1_1PulseDurationConfiguration__t"/>
<map name="sjsu_1_1infrared_1_1PulseDurationConfiguration__t" id="sjsu_1_1infrared_1_1PulseDurationConfiguration__t">
<area shape="rect" id="node1" href="de/d0d/structsjsu_1_1infrared_1_1PulseDurationConfiguration__t.html" title="sjsu::infrared::PulseDuration\lConfiguration_t" alt="" coords="5,5,212,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_45.png" border="0" alt="" usemap="#sjsu_1_1InterruptController_1_1RegistrationInfo__t"/>
<map name="sjsu_1_1InterruptController_1_1RegistrationInfo__t" id="sjsu_1_1InterruptController_1_1RegistrationInfo__t">
<area shape="rect" id="node1" href="dd/dea/structsjsu_1_1InterruptController_1_1RegistrationInfo__t.html" title="sjsu::InterruptController\l::RegistrationInfo_t" alt="" coords="5,5,181,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_46.png" border="0" alt="" usemap="#sjsu_1_1InvalidOption__t_3_01options_01_4"/>
<map name="sjsu_1_1InvalidOption__t_3_01options_01_4" id="sjsu_1_1InvalidOption__t_3_01options_01_4">
<area shape="rect" id="node2" href="d1/dce/structsjsu_1_1InvalidOption__t.html" title="sjsu::InvalidOption\l_t\&lt; options \&gt;" alt="" coords="168,5,311,47"/>
<area shape="rect" id="node3" href="df/dbc/structsjsu_1_1UnsupportedInactivePeripheral__t.html" title="sjsu::UnsupportedInactive\lPeripheral_t\&lt; T \&gt;" alt="" coords="144,71,335,112"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_47.png" border="0" alt="" usemap="#sjsu_1_1Log_3_01Params_01_4"/>
<map name="sjsu_1_1Log_3_01Params_01_4" id="sjsu_1_1Log_3_01Params_01_4">
<area shape="rect" id="node1" href="d4/d1e/structsjsu_1_1Log.html" title="sjsu::Log\&lt; Params \&gt;" alt="" coords="5,5,163,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_48.png" border="0" alt="" usemap="#sjsu_1_1LogDebug_3_01Params_01_4"/>
<map name="sjsu_1_1LogDebug_3_01Params_01_4" id="sjsu_1_1LogDebug_3_01Params_01_4">
<area shape="rect" id="node1" href="d2/dbb/structsjsu_1_1LogDebug.html" title="sjsu::LogDebug\&lt; Params \&gt;" alt="" coords="5,5,204,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_49.png" border="0" alt="" usemap="#sjsu_1_1LogError_3_01Params_01_4"/>
<map name="sjsu_1_1LogError_3_01Params_01_4" id="sjsu_1_1LogError_3_01Params_01_4">
<area shape="rect" id="node1" href="d2/d2c/structsjsu_1_1LogError.html" title="sjsu::LogError\&lt; Params \&gt;" alt="" coords="5,5,193,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_50.png" border="0" alt="" usemap="#sjsu_1_1LogInfo_3_01Params_01_4"/>
<map name="sjsu_1_1LogInfo_3_01Params_01_4" id="sjsu_1_1LogInfo_3_01Params_01_4">
<area shape="rect" id="node1" href="d9/d37/structsjsu_1_1LogInfo.html" title="sjsu::LogInfo\&lt; Params \&gt;" alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_51.png" border="0" alt="" usemap="#sjsu_1_1LogWarning_3_01Params_01_4"/>
<map name="sjsu_1_1LogWarning_3_01Params_01_4" id="sjsu_1_1LogWarning_3_01Params_01_4">
<area shape="rect" id="node1" href="d1/d18/structsjsu_1_1LogWarning.html" title="sjsu::LogWarning\&lt; Params \&gt;" alt="" coords="5,5,216,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_52.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1Pin_1_1PinTable__t"/>
<map name="sjsu_1_1lpc17xx_1_1Pin_1_1PinTable__t" id="sjsu_1_1lpc17xx_1_1Pin_1_1PinTable__t">
<area shape="rect" id="node1" href="d5/ddf/structsjsu_1_1lpc17xx_1_1Pin_1_1PinTable__t.html" title="Table of registers for the LPC17xx pins. " alt="" coords="5,5,140,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_53.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1PulseCaptureChannel"/>
<map name="sjsu_1_1lpc17xx_1_1PulseCaptureChannel" id="sjsu_1_1lpc17xx_1_1PulseCaptureChannel">
<area shape="rect" id="node1" href="d4/d79/structsjsu_1_1lpc17xx_1_1PulseCaptureChannel.html" title="Structure used as a namespace for predefined Channel definitions. " alt="" coords="5,5,207,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_54.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1ClockConfiguration__t"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1ClockConfiguration__t" id="sjsu_1_1lpc17xx_1_1SystemController_1_1ClockConfiguration__t">
<area shape="rect" id="node1" href="d9/d5a/structsjsu_1_1lpc17xx_1_1SystemController_1_1ClockConfiguration__t.html" title="sjsu::lpc17xx::SystemController\l::ClockConfiguration_t" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_55.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Clocks"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Clocks" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Clocks">
<area shape="rect" id="node1" href="d0/dbb/classsjsu_1_1lpc17xx_1_1SystemController_1_1Clocks.html" title="sjsu::lpc17xx::SystemController\l::Clocks" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_56.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1ClockSourceSelectRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1ClockSourceSelectRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1ClockSourceSelectRegister">
<area shape="rect" id="node1" href="dc/d34/structsjsu_1_1lpc17xx_1_1SystemController_1_1ClockSourceSelectRegister.html" title="sjsu::lpc17xx::SystemController\l::ClockSourceSelectRegister" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_57.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1CpuClockRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1CpuClockRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1CpuClockRegister">
<area shape="rect" id="node1" href="dd/db8/structsjsu_1_1lpc17xx_1_1SystemController_1_1CpuClockRegister.html" title="Namespace containing the bit masks for the CPU Clock Configuration register (CCLKCFG). " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_58.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Peripherals"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Peripherals" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Peripherals">
<area shape="rect" id="node1" href="d7/d9f/classsjsu_1_1lpc17xx_1_1SystemController_1_1Peripherals.html" title="sjsu::lpc17xx::SystemController\l::Peripherals" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_59.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0">
<area shape="rect" id="node1" href="d2/df6/structsjsu_1_1lpc17xx_1_1SystemController_1_1Pll0.html" title="Namespace containing definitions for PLL0 (Main PLL). " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_60.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1ConfigurationRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1ConfigurationRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1ConfigurationRegister">
<area shape="rect" id="node1" href="d0/d37/structsjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1ConfigurationRegister.html" title="sjsu::lpc17xx::SystemController\l::Pll0::ConfigurationRegister" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_61.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1StatusRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1StatusRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1StatusRegister">
<area shape="rect" id="node1" href="d6/db9/structsjsu_1_1lpc17xx_1_1SystemController_1_1Pll0_1_1StatusRegister.html" title="sjsu::lpc17xx::SystemController\l::Pll0::StatusRegister" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_62.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1">
<area shape="rect" id="node1" href="d5/df8/structsjsu_1_1lpc17xx_1_1SystemController_1_1Pll1.html" title="Namespace containing definitions for PLL1 (USB PLL). " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_63.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1ConfigurationRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1ConfigurationRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1ConfigurationRegister">
<area shape="rect" id="node1" href="de/d44/structsjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1ConfigurationRegister.html" title="Namespace containing the bit masks for the PLL1 Configuration register (PLL1CFG). ..." alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_64.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1StatusRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1StatusRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1StatusRegister">
<area shape="rect" id="node1" href="d4/d4d/structsjsu_1_1lpc17xx_1_1SystemController_1_1Pll1_1_1StatusRegister.html" title="Namespace containing the bit masks for the PLL1 Status register (PLL1STAT). " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_65.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1PllControlRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1PllControlRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1PllControlRegister">
<area shape="rect" id="node1" href="d8/df5/structsjsu_1_1lpc17xx_1_1SystemController_1_1PllControlRegister.html" title="Namespace containing the common bit masks for the PLL Control registers (PLL0CON and PLL1CON)..." alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_66.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1SystemControlsRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1SystemControlsRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1SystemControlsRegister">
<area shape="rect" id="node1" href="d4/dc0/structsjsu_1_1lpc17xx_1_1SystemController_1_1SystemControlsRegister.html" title="sjsu::lpc17xx::SystemController\l::SystemControlsRegister" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_67.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1SystemController_1_1UsbClockRegister"/>
<map name="sjsu_1_1lpc17xx_1_1SystemController_1_1UsbClockRegister" id="sjsu_1_1lpc17xx_1_1SystemController_1_1UsbClockRegister">
<area shape="rect" id="node1" href="dc/d68/structsjsu_1_1lpc17xx_1_1SystemController_1_1UsbClockRegister.html" title="Namespace containing the bit masks for the USB Clock Configuration register (USBCLKCFG). " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_68.png" border="0" alt="" usemap="#sjsu_1_1lpc17xx_1_1TimerPeripheral"/>
<map name="sjsu_1_1lpc17xx_1_1TimerPeripheral" id="sjsu_1_1lpc17xx_1_1TimerPeripheral">
<area shape="rect" id="node1" href="df/dc8/structsjsu_1_1lpc17xx_1_1TimerPeripheral.html" title="Namespace containing the available peripherals for the LPC17xx platform. " alt="" coords="5,5,224,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_69.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Adc_1_1Channel__t"/>
<map name="sjsu_1_1lpc40xx_1_1Adc_1_1Channel__t" id="sjsu_1_1lpc40xx_1_1Adc_1_1Channel__t">
<area shape="rect" id="node1" href="d4/d30/structsjsu_1_1lpc40xx_1_1Adc_1_1Channel__t.html" title="sjsu::lpc40xx::Adc\l::Channel_t" alt="" coords="5,5,144,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_70.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Adc_1_1Control"/>
<map name="sjsu_1_1lpc40xx_1_1Adc_1_1Control" id="sjsu_1_1lpc40xx_1_1Adc_1_1Control">
<area shape="rect" id="node1" href="d5/d34/structsjsu_1_1lpc40xx_1_1Adc_1_1Control.html" title="sjsu::lpc40xx::Adc\l::Control" alt="" coords="5,5,144,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_71.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Adc_1_1DataRegister"/>
<map name="sjsu_1_1lpc40xx_1_1Adc_1_1DataRegister" id="sjsu_1_1lpc40xx_1_1Adc_1_1DataRegister">
<area shape="rect" id="node1" href="df/d35/structsjsu_1_1lpc40xx_1_1Adc_1_1DataRegister.html" title="sjsu::lpc40xx::Adc\l::DataRegister" alt="" coords="5,5,144,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_72.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1BufferStatus"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1BufferStatus" id="sjsu_1_1lpc40xx_1_1Can_1_1BufferStatus">
<area shape="rect" id="node1" href="d5/dff/structsjsu_1_1lpc40xx_1_1Can_1_1BufferStatus.html" title="sjsu::lpc40xx::Can\l::BufferStatus" alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_73.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1BusTiming"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1BusTiming" id="sjsu_1_1lpc40xx_1_1Can_1_1BusTiming">
<area shape="rect" id="node1" href="d1/dd3/structsjsu_1_1lpc40xx_1_1Can_1_1BusTiming.html" title="sjsu::lpc40xx::Can\l::BusTiming" alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_74.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1FrameError__t"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1FrameError__t" id="sjsu_1_1lpc40xx_1_1Can_1_1FrameError__t">
<area shape="rect" id="node1" href="df/dfd/structsjsu_1_1lpc40xx_1_1Can_1_1FrameError__t.html" title="Frame Error container with error codes and error messages. " alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_75.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1FrameInfo"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1FrameInfo" id="sjsu_1_1lpc40xx_1_1Can_1_1FrameInfo">
<area shape="rect" id="node1" href="d5/d45/structsjsu_1_1lpc40xx_1_1Can_1_1FrameInfo.html" title="CANBus frame bit masks for the TFM and RFM registers. " alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_76.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1GlobalStatus"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1GlobalStatus" id="sjsu_1_1lpc40xx_1_1Can_1_1GlobalStatus">
<area shape="rect" id="node1" href="d9/dcb/structsjsu_1_1lpc40xx_1_1Can_1_1GlobalStatus.html" title="sjsu::lpc40xx::Can\l::GlobalStatus" alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_77.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1Interrupts"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1Interrupts" id="sjsu_1_1lpc40xx_1_1Can_1_1Interrupts">
<area shape="rect" id="node1" href="d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html" title="sjsu::lpc40xx::Can\l::Interrupts" alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_78.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1LpcRegisters__t"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1LpcRegisters__t" id="sjsu_1_1lpc40xx_1_1Can_1_1LpcRegisters__t">
<area shape="rect" id="node1" href="d8/d77/structsjsu_1_1lpc40xx_1_1Can_1_1LpcRegisters__t.html" title="Container for the LPC40xx CANBUS registers. " alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_79.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1Mode"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1Mode" id="sjsu_1_1lpc40xx_1_1Can_1_1Mode">
<area shape="rect" id="node1" href="d0/d98/structsjsu_1_1lpc40xx_1_1Can_1_1Mode.html" title="CANBUS modes. " alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_80.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1Port__t"/>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1Port__t" id="sjsu_1_1lpc40xx_1_1Can_1_1Port__t">
<area shape="rect" id="node1" href="da/d2f/structsjsu_1_1lpc40xx_1_1Can_1_1Port__t.html" title="sjsu::lpc40xx::Can\l::Port_t" alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_81.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Dac_1_1Control"/>
<map name="sjsu_1_1lpc40xx_1_1Dac_1_1Control" id="sjsu_1_1lpc40xx_1_1Dac_1_1Control">
<area shape="rect" id="node1" href="dd/dc9/structsjsu_1_1lpc40xx_1_1Dac_1_1Control.html" title="DAC control register bitmasks. " alt="" coords="5,5,145,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_82.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Eeprom_1_1StatusRegister"/>
<map name="sjsu_1_1lpc40xx_1_1Eeprom_1_1StatusRegister" id="sjsu_1_1lpc40xx_1_1Eeprom_1_1StatusRegister">
<area shape="rect" id="node1" href="d1/d9e/structsjsu_1_1lpc40xx_1_1Eeprom_1_1StatusRegister.html" title="Masks for the program status bits and read/write status bits. " alt="" coords="5,5,171,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_83.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Gpio_1_1GpioInterruptRegisterMap__t"/>
<map name="sjsu_1_1lpc40xx_1_1Gpio_1_1GpioInterruptRegisterMap__t" id="sjsu_1_1lpc40xx_1_1Gpio_1_1GpioInterruptRegisterMap__t">
<area shape="rect" id="node1" href="d9/d34/structsjsu_1_1lpc40xx_1_1Gpio_1_1GpioInterruptRegisterMap__t.html" title="sjsu::lpc40xx::Gpio\l::GpioInterruptRegisterMap_t" alt="" coords="5,5,213,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_84.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1I2c_1_1Port__t"/>
<map name="sjsu_1_1lpc40xx_1_1I2c_1_1Port__t" id="sjsu_1_1lpc40xx_1_1I2c_1_1Port__t">
<area shape="rect" id="node1" href="d7/dc6/structsjsu_1_1lpc40xx_1_1I2c_1_1Port__t.html" title="sjsu::lpc40xx::I2c\l::Port_t" alt="" coords="5,5,140,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_85.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pin_1_1PinMap__t"/>
<map name="sjsu_1_1lpc40xx_1_1Pin_1_1PinMap__t" id="sjsu_1_1lpc40xx_1_1Pin_1_1PinMap__t">
<area shape="rect" id="node1" href="d3/d66/structsjsu_1_1lpc40xx_1_1Pin_1_1PinMap__t.html" title="Pin map table for maping pins and ports to registers. " alt="" coords="5,5,140,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_86.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannel__t"/>
<map name="sjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannel__t" id="sjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannel__t">
<area shape="rect" id="node1" href="dd/dd8/structsjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannel__t.html" title="sjsu::lpc40xx::PulseCapture\l::CaptureChannel_t" alt="" coords="5,5,207,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_87.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannelPartial__t"/>
<map name="sjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannelPartial__t" id="sjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannelPartial__t">
<area shape="rect" id="node1" href="da/d36/structsjsu_1_1lpc40xx_1_1PulseCapture_1_1CaptureChannelPartial__t.html" title="Structure used to define attributes of a timer capture channel. " alt="" coords="5,5,207,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_88.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1PulseCapture_1_1Channel"/>
<map name="sjsu_1_1lpc40xx_1_1PulseCapture_1_1Channel" id="sjsu_1_1lpc40xx_1_1PulseCapture_1_1Channel">
<area shape="rect" id="node1" href="d0/de1/structsjsu_1_1lpc40xx_1_1PulseCapture_1_1Channel.html" title="Collection of timer and channel attributes for all available timers. " alt="" coords="5,5,207,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_89.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pwm_1_1Channel__t"/>
<map name="sjsu_1_1lpc40xx_1_1Pwm_1_1Channel__t" id="sjsu_1_1lpc40xx_1_1Pwm_1_1Channel__t">
<area shape="rect" id="node1" href="d5/ddb/structsjsu_1_1lpc40xx_1_1Pwm_1_1Channel__t.html" title="Defines all information necessary to control a specific PWM channel. " alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_90.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pwm_1_1CountControl"/>
<map name="sjsu_1_1lpc40xx_1_1Pwm_1_1CountControl" id="sjsu_1_1lpc40xx_1_1Pwm_1_1CountControl">
<area shape="rect" id="node1" href="d3/d2d/structsjsu_1_1lpc40xx_1_1Pwm_1_1CountControl.html" title="PWM channel count control register. " alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_91.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pwm_1_1MatchControl"/>
<map name="sjsu_1_1lpc40xx_1_1Pwm_1_1MatchControl" id="sjsu_1_1lpc40xx_1_1Pwm_1_1MatchControl">
<area shape="rect" id="node1" href="d1/dd9/structsjsu_1_1lpc40xx_1_1Pwm_1_1MatchControl.html" title="Match register control bit masks. " alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_92.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pwm_1_1OutputControl"/>
<map name="sjsu_1_1lpc40xx_1_1Pwm_1_1OutputControl" id="sjsu_1_1lpc40xx_1_1Pwm_1_1OutputControl">
<area shape="rect" id="node1" href="d3/d69/structsjsu_1_1lpc40xx_1_1Pwm_1_1OutputControl.html" title="Output Control bit masks. " alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_93.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pwm_1_1Peripheral__t"/>
<map name="sjsu_1_1lpc40xx_1_1Pwm_1_1Peripheral__t" id="sjsu_1_1lpc40xx_1_1Pwm_1_1Peripheral__t">
<area shape="rect" id="node1" href="d4/dd8/structsjsu_1_1lpc40xx_1_1Pwm_1_1Peripheral__t.html" title="sjsu::lpc40xx::Pwm\l::Peripheral_t" alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_94.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Pwm_1_1Timer"/>
<map name="sjsu_1_1lpc40xx_1_1Pwm_1_1Timer" id="sjsu_1_1lpc40xx_1_1Pwm_1_1Timer">
<area shape="rect" id="node1" href="d6/d4b/structsjsu_1_1lpc40xx_1_1Pwm_1_1Timer.html" title="Register controls PWM peripheral wide timer control. " alt="" coords="5,5,152,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_95.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Spi_1_1Bus__t"/>
<map name="sjsu_1_1lpc40xx_1_1Spi_1_1Bus__t" id="sjsu_1_1lpc40xx_1_1Spi_1_1Bus__t">
<area shape="rect" id="node1" href="d3/dad/structsjsu_1_1lpc40xx_1_1Spi_1_1Bus__t.html" title="Bus_t holds all of the information for an SPI bus on the LPC40xx platform. " alt="" coords="5,5,140,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_96.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister0"/>
<map name="sjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister0" id="sjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister0">
<area shape="rect" id="node1" href="dd/d1e/structsjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister0.html" title="SSPn Control Register 0. " alt="" coords="5,5,144,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_97.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister1"/>
<map name="sjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister1" id="sjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister1">
<area shape="rect" id="node1" href="d7/dde/structsjsu_1_1lpc40xx_1_1Spi_1_1ControlRegister1.html" title="SSPn Control Register 1. " alt="" coords="5,5,144,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_98.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Spi_1_1StatusRegister"/>
<map name="sjsu_1_1lpc40xx_1_1Spi_1_1StatusRegister" id="sjsu_1_1lpc40xx_1_1Spi_1_1StatusRegister">
<area shape="rect" id="node1" href="d9/d20/structsjsu_1_1lpc40xx_1_1Spi_1_1StatusRegister.html" title="SSPn Status Register. " alt="" coords="5,5,140,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_99.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1ClockConfiguration"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1ClockConfiguration" id="sjsu_1_1lpc40xx_1_1SystemController_1_1ClockConfiguration">
<area shape="rect" id="node1" href="d2/d48/structsjsu_1_1lpc40xx_1_1SystemController_1_1ClockConfiguration.html" title="sjsu::lpc40xx::SystemController\l::ClockConfiguration" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_100.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1CpuClockRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1CpuClockRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1CpuClockRegister">
<area shape="rect" id="node1" href="d5/d18/structsjsu_1_1lpc40xx_1_1SystemController_1_1CpuClockRegister.html" title="Namespace of Clock register bitmasks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_101.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1EmcClockRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1EmcClockRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1EmcClockRegister">
<area shape="rect" id="node1" href="de/d44/structsjsu_1_1lpc40xx_1_1SystemController_1_1EmcClockRegister.html" title="Namespace of EMC register bitmasks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_102.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1OscillatorRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1OscillatorRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1OscillatorRegister">
<area shape="rect" id="node1" href="de/dc4/structsjsu_1_1lpc40xx_1_1SystemController_1_1OscillatorRegister.html" title="Namespace of Oscillator register bitmasks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_103.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1PeripheralClockRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1PeripheralClockRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1PeripheralClockRegister">
<area shape="rect" id="node1" href="d8/df0/structsjsu_1_1lpc40xx_1_1SystemController_1_1PeripheralClockRegister.html" title="Namespace of Peripheral register bitmasks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_104.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1Peripherals"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1Peripherals" id="sjsu_1_1lpc40xx_1_1SystemController_1_1Peripherals">
<area shape="rect" id="node1" href="d9/d78/classsjsu_1_1lpc40xx_1_1SystemController_1_1Peripherals.html" title="sjsu::lpc40xx::SystemController\l::Peripherals" alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_105.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1PllRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1PllRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1PllRegister">
<area shape="rect" id="node1" href="d0/dcb/structsjsu_1_1lpc40xx_1_1SystemController_1_1PllRegister.html" title="Namespace for PLL configuration bit masks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_106.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1SpiFiClockRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1SpiFiClockRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1SpiFiClockRegister">
<area shape="rect" id="node1" href="da/d74/structsjsu_1_1lpc40xx_1_1SystemController_1_1SpiFiClockRegister.html" title="Namespace of SPIFI register bitmasks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_107.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1SystemController_1_1UsbClockRegister"/>
<map name="sjsu_1_1lpc40xx_1_1SystemController_1_1UsbClockRegister" id="sjsu_1_1lpc40xx_1_1SystemController_1_1UsbClockRegister">
<area shape="rect" id="node1" href="d3/d03/structsjsu_1_1lpc40xx_1_1SystemController_1_1UsbClockRegister.html" title="Namespace of USB register bitmasks. " alt="" coords="5,5,233,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_108.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Timer_1_1Peripheral"/>
<map name="sjsu_1_1lpc40xx_1_1Timer_1_1Peripheral" id="sjsu_1_1lpc40xx_1_1Timer_1_1Peripheral">
<area shape="rect" id="node1" href="d5/d23/structsjsu_1_1lpc40xx_1_1Timer_1_1Peripheral.html" title="Namespace containing the available peripherals for the LPC40xx platform. " alt="" coords="5,5,159,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_109.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Timer_1_1Peripheral__t"/>
<map name="sjsu_1_1lpc40xx_1_1Timer_1_1Peripheral__t" id="sjsu_1_1lpc40xx_1_1Timer_1_1Peripheral__t">
<area shape="rect" id="node1" href="d5/d2d/structsjsu_1_1lpc40xx_1_1Timer_1_1Peripheral__t.html" title="sjsu::lpc40xx::Timer\l::Peripheral_t" alt="" coords="5,5,159,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_110.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1Timer_1_1TimerControlRegister"/>
<map name="sjsu_1_1lpc40xx_1_1Timer_1_1TimerControlRegister" id="sjsu_1_1lpc40xx_1_1Timer_1_1TimerControlRegister">
<area shape="rect" id="node1" href="d5/daf/structsjsu_1_1lpc40xx_1_1Timer_1_1TimerControlRegister.html" title="Contains common registers for timer control register. " alt="" coords="5,5,173,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_111.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1uart_1_1TableIntermediate"/>
<map name="sjsu_1_1lpc40xx_1_1uart_1_1TableIntermediate" id="sjsu_1_1lpc40xx_1_1uart_1_1TableIntermediate">
<area shape="rect" id="node1" href="d5/d6b/structsjsu_1_1lpc40xx_1_1uart_1_1TableIntermediate.html" title="sjsu::lpc40xx::uart\l::TableIntermediate" alt="" coords="5,5,153,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_112.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1uart_1_1UartCalibration__t"/>
<map name="sjsu_1_1lpc40xx_1_1uart_1_1UartCalibration__t" id="sjsu_1_1lpc40xx_1_1uart_1_1UartCalibration__t">
<area shape="rect" id="node1" href="d0/df7/structsjsu_1_1lpc40xx_1_1uart_1_1UartCalibration__t.html" title="sjsu::lpc40xx::uart\l::UartCalibration_t" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_113.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1uart_1_1UartFractionals"/>
<map name="sjsu_1_1lpc40xx_1_1uart_1_1UartFractionals" id="sjsu_1_1lpc40xx_1_1uart_1_1UartFractionals">
<area shape="rect" id="node1" href="d4/dbc/structsjsu_1_1lpc40xx_1_1uart_1_1UartFractionals.html" title="sjsu::lpc40xx::uart\l::UartFractionals" alt="" coords="5,5,147,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_114.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1UartBase_1_1FIFOControl"/>
<map name="sjsu_1_1lpc40xx_1_1UartBase_1_1FIFOControl" id="sjsu_1_1lpc40xx_1_1UartBase_1_1FIFOControl">
<area shape="rect" id="node1" href="d0/d80/structsjsu_1_1lpc40xx_1_1UartBase_1_1FIFOControl.html" title="FIFO control bit fields. " alt="" coords="5,5,180,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_115.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1UartBase_1_1InterruptEnable"/>
<map name="sjsu_1_1lpc40xx_1_1UartBase_1_1InterruptEnable" id="sjsu_1_1lpc40xx_1_1UartBase_1_1InterruptEnable">
<area shape="rect" id="node1" href="df/da0/structsjsu_1_1lpc40xx_1_1UartBase_1_1InterruptEnable.html" title="Interrupt enable bit fields. " alt="" coords="5,5,180,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_116.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1UartBase_1_1InterruptID"/>
<map name="sjsu_1_1lpc40xx_1_1UartBase_1_1InterruptID" id="sjsu_1_1lpc40xx_1_1UartBase_1_1InterruptID">
<area shape="rect" id="node1" href="d7/d6e/structsjsu_1_1lpc40xx_1_1UartBase_1_1InterruptID.html" title="Interrupt ID bit fields. " alt="" coords="5,5,180,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_117.png" border="0" alt="" usemap="#sjsu_1_1lpc40xx_1_1UartBase_1_1Port__t"/>
<map name="sjsu_1_1lpc40xx_1_1UartBase_1_1Port__t" id="sjsu_1_1lpc40xx_1_1UartBase_1_1Port__t">
<area shape="rect" id="node1" href="d8/d4d/structsjsu_1_1lpc40xx_1_1UartBase_1_1Port__t.html" title="sjsu::lpc40xx::UartBase\l::Port_t" alt="" coords="5,5,180,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_118.png" border="0" alt="" usemap="#sjsu_1_1Max17043_1_1Map"/>
<map name="sjsu_1_1Max17043_1_1Map" id="sjsu_1_1Max17043_1_1Map">
<area shape="rect" id="node1" href="d8/dca/structsjsu_1_1Max17043_1_1Map.html" title="sjsu::Max17043::Map" alt="" coords="5,5,164,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_119.png" border="0" alt="" usemap="#sjsu_1_1MemoryAccessProtocol"/>
<map name="sjsu_1_1MemoryAccessProtocol" id="sjsu_1_1MemoryAccessProtocol">
<area shape="rect" id="node1" href="d3/dbe/classsjsu_1_1MemoryAccessProtocol.html" title="sjsu::MemoryAccessProtocol" alt="" coords="5,129,212,156"/>
<area shape="rect" id="node2" href="d2/dc2/classsjsu_1_1I2cProtocol.html" title="sjsu::I2cProtocol\&lt; 1 \&gt;" alt="" coords="271,5,438,32"/>
<area shape="rect" id="node3" href="d2/dc2/classsjsu_1_1I2cProtocol.html" title="sjsu::I2cProtocol\&lt;\l MaximumPayloadSize \&gt;" alt="" coords="263,57,447,98"/>
<area shape="rect" id="node4" href="d7/dc9/classsjsu_1_1MockProtocol.html" title="sjsu::MockProtocol\l\&lt; size \&gt;" alt="" coords="283,122,426,163"/>
<area shape="rect" id="node5" href="d3/de7/classsjsu_1_1MockProtocol_3_01MemoryAccessProtocol_1_1AddressWidth_1_1kByte1_01_4.html" title="sjsu::MockProtocol\l\&lt; MemoryAccessProtocol\l::AddressWidth::kByte1 \&gt;" alt="" coords="260,188,449,244"/>
<area shape="rect" id="node6" href="d6/d32/classsjsu_1_1MockProtocol_3_01MemoryAccessProtocol_1_1AddressWidth_1_1kByte2_01_4.html" title="sjsu::MockProtocol\l\&lt; MemoryAccessProtocol\l::AddressWidth::kByte2 \&gt;" alt="" coords="260,268,449,324"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_120.png" border="0" alt="" usemap="#sjsu_1_1MemoryAccessProtocol_1_1AccessHandler_3_01address__width_00_01endianness_01_4"/>
<map name="sjsu_1_1MemoryAccessProtocol_1_1AccessHandler_3_01address__width_00_01endianness_01_4" id="sjsu_1_1MemoryAccessProtocol_1_1AccessHandler_3_01address__width_00_01endianness_01_4">
<area shape="rect" id="node1" href="df/dad/classsjsu_1_1MemoryAccessProtocol_1_1AccessHandler.html" title="sjsu::MemoryAccessProtocol\l::AccessHandler\&lt; address\l_width, endianness \&gt;" alt="" coords="5,5,212,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_121.png" border="0" alt="" usemap="#sjsu_1_1MemoryAccessProtocol_1_1Address_3_01address__width_00_01endianness_01_4"/>
<map name="sjsu_1_1MemoryAccessProtocol_1_1Address_3_01address__width_00_01endianness_01_4" id="sjsu_1_1MemoryAccessProtocol_1_1Address_3_01address__width_00_01endianness_01_4">
<area shape="rect" id="node1" href="d0/d34/classsjsu_1_1MemoryAccessProtocol_1_1Address.html" title="sjsu::MemoryAccessProtocol\l::Address\&lt; address_width,\l endianness \&gt;" alt="" coords="5,5,212,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_122.png" border="0" alt="" usemap="#sjsu_1_1MemoryAccessProtocol_1_1AddressLocationPrototype__t"/>
<map name="sjsu_1_1MemoryAccessProtocol_1_1AddressLocationPrototype__t" id="sjsu_1_1MemoryAccessProtocol_1_1AddressLocationPrototype__t">
<area shape="rect" id="node1" href="d0/d97/structsjsu_1_1MemoryAccessProtocol_1_1AddressLocationPrototype__t.html" title="Holds the address of a register and how many bytes in size it is. " alt="" coords="5,5,217,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_123.png" border="0" alt="" usemap="#sjsu_1_1MemoryAccessProtocol_1_1Specification__t_3_01address__width_00_01endianness_01_4"/>
<map name="sjsu_1_1MemoryAccessProtocol_1_1Specification__t_3_01address__width_00_01endianness_01_4" id="sjsu_1_1MemoryAccessProtocol_1_1Specification__t_3_01address__width_00_01endianness_01_4">
<area shape="rect" id="node1" href="de/d15/structsjsu_1_1MemoryAccessProtocol_1_1Specification__t.html" title="sjsu::MemoryAccessProtocol\l::Specification_t\&lt; address\l_width, endianness \&gt;" alt="" coords="5,5,212,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_124.png" border="0" alt="" usemap="#sjsu_1_1MemoryAccessProtocol_1_1Specification__t_3_01MemoryAccessProtocol_1_1AddressWidth_1_1kByte1_00_01std_1_1endian_1_1big_01_4"/>
<map name="sjsu_1_1MemoryAccessProtocol_1_1Specification__t_3_01MemoryAccessProtocol_1_1AddressWidth_1_1kByte1_00_01std_1_1endian_1_1big_01_4" id="sjsu_1_1MemoryAccessProtocol_1_1Specification__t_3_01MemoryAccessProtocol_1_1AddressWidth_1_1kByte1_00_01std_1_1endian_1_1big_01_4">
<area shape="rect" id="node1" href="de/d15/structsjsu_1_1MemoryAccessProtocol_1_1Specification__t.html" title="sjsu::MemoryAccessProtocol\l::Specification_t\&lt; MemoryAccess\lProtocol::AddressWidth::kByte1,\l std::endian::big \&gt;" alt="" coords="5,5,244,76"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_125.png" border="0" alt="" usemap="#sjsu_1_1MemoryEqualOperator__t_3_01I2cSettings__t_01_4"/>
<map name="sjsu_1_1MemoryEqualOperator__t_3_01I2cSettings__t_01_4" id="sjsu_1_1MemoryEqualOperator__t_3_01I2cSettings__t_01_4">
<area shape="rect" id="node1" href="d1/d03/structsjsu_1_1MemoryEqualOperator__t.html" title="sjsu::MemoryEqualOperator\l_t\&lt; I2cSettings_t \&gt;" alt="" coords="5,5,208,47"/>
<area shape="rect" id="node2" href="d5/def/structsjsu_1_1I2cSettings__t.html" title="Generic settings for a standard I2C peripheral. " alt="" coords="256,13,396,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_126.png" border="0" alt="" usemap="#sjsu_1_1MemoryEqualOperator__t_3_01PinSettings__t_01_4"/>
<map name="sjsu_1_1MemoryEqualOperator__t_3_01PinSettings__t_01_4" id="sjsu_1_1MemoryEqualOperator__t_3_01PinSettings__t_01_4">
<area shape="rect" id="node1" href="d1/d03/structsjsu_1_1MemoryEqualOperator__t.html" title="sjsu::MemoryEqualOperator\l_t\&lt; PinSettings_t \&gt;" alt="" coords="5,5,208,47"/>
<area shape="rect" id="node2" href="dc/d60/structsjsu_1_1PinSettings__t.html" title="Generic settings for a standard chip&#39;s Pin peripheral. " alt="" coords="256,13,397,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_127.png" border="0" alt="" usemap="#sjsu_1_1MemoryEqualOperator__t_3_01Settings__t_01_4"/>
<map name="sjsu_1_1MemoryEqualOperator__t_3_01Settings__t_01_4" id="sjsu_1_1MemoryEqualOperator__t_3_01Settings__t_01_4">
<area shape="rect" id="node1" href="d1/d03/structsjsu_1_1MemoryEqualOperator__t.html" title="sjsu::MemoryEqualOperator\l_t\&lt; Settings_t \&gt;" alt="" coords="5,5,208,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_128.png" border="0" alt="" usemap="#sjsu_1_1MemoryEqualOperator__t_3_01SpiSettings__t_01_4"/>
<map name="sjsu_1_1MemoryEqualOperator__t_3_01SpiSettings__t_01_4" id="sjsu_1_1MemoryEqualOperator__t_3_01SpiSettings__t_01_4">
<area shape="rect" id="node1" href="d1/d03/structsjsu_1_1MemoryEqualOperator__t.html" title="sjsu::MemoryEqualOperator\l_t\&lt; SpiSettings_t \&gt;" alt="" coords="5,5,208,47"/>
<area shape="rect" id="node2" href="d1/ddc/structsjsu_1_1SpiSettings__t.html" title="Generic settings for a standard SPI peripheral. " alt="" coords="256,13,397,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_129.png" border="0" alt="" usemap="#sjsu_1_1MemoryEqualOperator__t_3_01UartSettings__t_01_4"/>
<map name="sjsu_1_1MemoryEqualOperator__t_3_01UartSettings__t_01_4" id="sjsu_1_1MemoryEqualOperator__t_3_01UartSettings__t_01_4">
<area shape="rect" id="node1" href="d1/d03/structsjsu_1_1MemoryEqualOperator__t.html" title="sjsu::MemoryEqualOperator\l_t\&lt; UartSettings_t \&gt;" alt="" coords="5,5,208,47"/>
<area shape="rect" id="node2" href="da/d27/structsjsu_1_1UartSettings__t.html" title="Generic settings for a standard UART peripheral. " alt="" coords="256,13,405,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_130.png" border="0" alt="" usemap="#sjsu_1_1Mma8452q_1_1Map"/>
<map name="sjsu_1_1Mma8452q_1_1Map" id="sjsu_1_1Mma8452q_1_1Map">
<area shape="rect" id="node1" href="d2/d4d/structsjsu_1_1Mma8452q_1_1Map.html" title="Map of all of the used device addresses in this driver. " alt="" coords="5,5,168,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_131.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01AccelerometerSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01AccelerometerSettings__t_01_4" id="sjsu_1_1Module_3_01AccelerometerSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; Accelerometer\lSettings_t \&gt;" alt="" coords="5,23,219,65"/>
<area shape="rect" id="node2" href="d2/d7b/classsjsu_1_1Accelerometer.html" title="sjsu::Accelerometer" alt="" coords="267,31,417,57"/>
<area shape="rect" id="node3" href="d5/d82/classsjsu_1_1Mma8452q.html" title="Driver for the MMA8452Q 3&#45;axis accelerometer. " alt="" coords="465,5,593,32"/>
<area shape="rect" id="node4" href="d6/d14/classsjsu_1_1Mpu6050.html" title="Driver for the Mpu6050 3&#45;axis accelerometer. " alt="" coords="472,56,587,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_132.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01AdcSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01AdcSettings__t_01_4" id="sjsu_1_1Module_3_01AdcSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; AdcSettings_t \&gt;" alt="" coords="5,31,228,57"/>
<area shape="rect" id="node2" href="d0/dc1/classsjsu_1_1Adc.html" title="sjsu::Adc" alt="" coords="276,31,356,57"/>
<area shape="rect" id="node3" href="dd/d4c/classsjsu_1_1lpc40xx_1_1Adc.html" title="ADC driver for the LPC40xx and LPC17xx microcontrollers. " alt="" coords="414,5,553,32"/>
<area shape="rect" id="node4" href="d3/df9/classsjsu_1_1stm32f10x_1_1Adc.html" title="sjsu::stm32f10x::Adc" alt="" coords="404,56,563,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_133.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01CanSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01CanSettings__t_01_4" id="sjsu_1_1Module_3_01CanSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; CanSettings_t \&gt;" alt="" coords="5,31,228,57"/>
<area shape="rect" id="node2" href="da/d70/classsjsu_1_1Can.html" title="sjsu::Can" alt="" coords="276,31,357,57"/>
<area shape="rect" id="node3" href="df/daf/classsjsu_1_1lpc40xx_1_1Can.html" title="CANBUS implemenation for the LPC40xx series of devices. " alt="" coords="415,5,555,32"/>
<area shape="rect" id="node4" href="d1/d08/classsjsu_1_1stm32f10x_1_1Can.html" title="CANBUS implemenation for the stm32f10x series of devices. " alt="" coords="405,56,564,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_134.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01I2cSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01I2cSettings__t_01_4" id="sjsu_1_1Module_3_01I2cSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; I2cSettings_t \&gt;" alt="" coords="5,31,223,57"/>
<area shape="rect" id="node2" href="d0/d9b/classsjsu_1_1I2c.html" title="An abstract interface for hardware that implements the Inter&#45;integrated Circuit (I2C) or Two Wire Int..." alt="" coords="271,31,345,57"/>
<area shape="rect" id="node3" href="d8/d71/classsjsu_1_1lpc40xx_1_1I2c.html" title="sjsu::lpc40xx::I2c" alt="" coords="403,5,537,32"/>
<area shape="rect" id="node4" href="d3/db2/classsjsu_1_1stm32f4xx_1_1I2c.html" title="sjsu::stm32f4xx::I2c" alt="" coords="393,56,547,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_135.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01PinSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01PinSettings__t_01_4" id="sjsu_1_1Module_3_01PinSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; PinSettings_t \&gt;" alt="" coords="5,107,224,133"/>
<area shape="rect" id="node2" href="d0/da9/classsjsu_1_1Pin.html" title="sjsu::Pin" alt="" coords="272,107,348,133"/>
<area shape="rect" id="node3" href="d9/d82/classsjsu_1_1lpc17xx_1_1Pin.html" title="Pin control driver for the LPC40xx and LPC17xx microcontrollers. " alt="" coords="415,5,550,32"/>
<area shape="rect" id="node4" href="df/dbd/classsjsu_1_1lpc40xx_1_1Pin.html" title="Pin control driver for the LPC40xx and LPC17xx microcontrollers. " alt="" coords="415,56,550,83"/>
<area shape="rect" id="node5" href="d2/dc5/classsjsu_1_1msp432p401r_1_1Pin.html" title="Pin control driver for MSP432P401R MCUs. " alt="" coords="396,107,569,133"/>
<area shape="rect" id="node6" href="d2/d74/classsjsu_1_1stm32f10x_1_1Pin.html" title="Implementation of a Pin in stm32f10x. " alt="" coords="405,157,560,184"/>
<area shape="rect" id="node7" href="dc/da4/classsjsu_1_1stm32f4xx_1_1Pin.html" title="Implementation of a Pin in stm32f4xx. " alt="" coords="405,208,560,235"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_136.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01PwmSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01PwmSettings__t_01_4" id="sjsu_1_1Module_3_01PwmSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; PwmSettings_t \&gt;" alt="" coords="5,31,236,57"/>
<area shape="rect" id="node2" href="d6/ddf/classsjsu_1_1Pwm.html" title="sjsu::Pwm" alt="" coords="284,31,372,57"/>
<area shape="rect" id="node3" href="df/dfa/classsjsu_1_1lpc40xx_1_1Pwm.html" title="sjsu::lpc40xx::Pwm" alt="" coords="430,5,577,32"/>
<area shape="rect" id="node4" href="db/d96/classsjsu_1_1stm32f10x_1_1Pwm.html" title="sjsu::stm32f10x::Pwm" alt="" coords="420,56,587,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_137.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01RCServoSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01RCServoSettings__t_01_4" id="sjsu_1_1Module_3_01RCServoSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; RCServoSettings_t \&gt;" alt="" coords="5,5,257,32"/>
<area shape="rect" id="node2" href="d9/dc9/classsjsu_1_1Servo.html" title="sjsu::Servo" alt="" coords="305,5,399,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_138.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01RmdXSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01RmdXSettings__t_01_4" id="sjsu_1_1Module_3_01RmdXSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; RmdXSettings_t \&gt;" alt="" coords="5,5,243,32"/>
<area shape="rect" id="node2" href="d9/d98/classsjsu_1_1RmdX.html" title="sjsu::RmdX" alt="" coords="291,5,385,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_139.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01Settings__t_01_4"/>
<map name="sjsu_1_1Module_3_01Settings__t_01_4" id="sjsu_1_1Module_3_01Settings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="The basis class for all peripheral, device and system drivers in SJSU&#45;Dev2. " alt="" coords="5,5,204,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_140.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01SpiSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01SpiSettings__t_01_4" id="sjsu_1_1Module_3_01SpiSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; SpiSettings_t \&gt;" alt="" coords="5,31,224,57"/>
<area shape="rect" id="node2" href="d3/de6/classsjsu_1_1Spi.html" title="sjsu::Spi" alt="" coords="272,31,348,57"/>
<area shape="rect" id="node3" href="da/d39/classsjsu_1_1lpc40xx_1_1Spi.html" title="sjsu::lpc40xx::Spi" alt="" coords="406,5,541,32"/>
<area shape="rect" id="node4" href="db/df9/classsjsu_1_1stm32f10x_1_1Spi.html" title="sjsu::stm32f10x::Spi" alt="" coords="396,56,551,83"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_141.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01SystemTimerSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01SystemTimerSettings__t_01_4" id="sjsu_1_1Module_3_01SystemTimerSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; SystemTimer\lSettings_t \&gt;" alt="" coords="5,5,211,47"/>
<area shape="rect" id="node2" href="de/d0c/classsjsu_1_1SystemTimer.html" title="sjsu::SystemTimer" alt="" coords="259,13,401,39"/>
<area shape="rect" id="node3" href="d2/d4c/classsjsu_1_1cortex_1_1SystemTimer.html" title="sjsu::cortex::SystemTimer" alt="" coords="449,13,641,39"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_142.png" border="0" alt="" usemap="#sjsu_1_1Module_3_01UartSettings__t_01_4"/>
<map name="sjsu_1_1Module_3_01UartSettings__t_01_4" id="sjsu_1_1Module_3_01UartSettings__t_01_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt; UartSettings_t \&gt;" alt="" coords="5,46,232,73"/>
<area shape="rect" id="node2" href="d0/ddc/classsjsu_1_1Uart.html" title="sjsu::Uart" alt="" coords="280,46,364,73"/>
<area shape="rect" id="node3" href="d5/d83/classsjsu_1_1lpc40xx_1_1UartBase.html" title="sjsu::lpc40xx::UartBase" alt="" coords="422,17,597,43"/>
<area shape="rect" id="node5" href="d9/d76/classsjsu_1_1stm32f10x_1_1UartBase.html" title="sjsu::stm32f10x::UartBase" alt="" coords="412,71,607,98"/>
<area shape="rect" id="node4" href="dc/dbb/classsjsu_1_1lpc40xx_1_1Uart.html" title="sjsu::lpc40xx::Uart\l\&lt; queue_size \&gt;" alt="" coords="665,5,807,47"/>
<area shape="rect" id="node6" href="d7/d66/classsjsu_1_1stm32f10x_1_1Uart.html" title="Uart Driver for the stm32f10x platform. " alt="" coords="655,71,817,112"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_143.png" border="0" alt="" usemap="#sjsu_1_1Module_3_4"/>
<map name="sjsu_1_1Module_3_4" id="sjsu_1_1Module_3_4">
<area shape="rect" id="node1" href="d1/ded/classsjsu_1_1Module.html" title="sjsu::Module\&lt;\&gt;" alt="" coords="5,588,131,615"/>
<area shape="rect" id="node2" href="de/dc8/classsjsu_1_1BatteryCharge.html" title="sjsu::BatteryCharge" alt="" coords="195,5,345,32"/>
<area shape="rect" id="node4" href="d1/de1/classsjsu_1_1Button.html" title="sjsu::Button" alt="" coords="221,56,319,83"/>
<area shape="rect" id="node5" href="de/d29/classsjsu_1_1Buzzer.html" title="sjsu::Buzzer" alt="" coords="220,107,320,133"/>
<area shape="rect" id="node6" href="dd/d20/classsjsu_1_1CanNetwork.html" title="CanNetwork is a canbus message receiver handler and. " alt="" coords="202,157,338,184"/>
<area shape="rect" id="node7" href="d7/dd7/classsjsu_1_1cortex_1_1DwtCounter.html" title="sjsu::cortex::DwtCounter" alt="" coords="179,208,361,235"/>
<area shape="rect" id="node8" href="d1/d15/classsjsu_1_1CoulombCounter.html" title="sjsu::CoulombCounter" alt="" coords="187,259,353,285"/>
<area shape="rect" id="node10" href="da/d01/classsjsu_1_1Dac.html" title="sjsu::Dac" alt="" coords="229,309,311,336"/>
<area shape="rect" id="node12" href="df/d5c/classsjsu_1_1DistanceSensor.html" title="sjsu::DistanceSensor" alt="" coords="191,360,349,387"/>
<area shape="rect" id="node14" href="dc/d4f/classsjsu_1_1Esp8266.html" title="sjsu::Esp8266" alt="" coords="215,411,325,437"/>
<area shape="rect" id="node15" href="d6/d0f/classsjsu_1_1FrequencyCounter.html" title="sjsu::FrequencyCounter" alt="" coords="183,461,357,488"/>
<area shape="rect" id="node16" href="dd/d3a/classsjsu_1_1Gpio.html" title="sjsu::Gpio" alt="" coords="227,512,313,539"/>
<area shape="rect" id="node21" href="d6/dde/classsjsu_1_1GraphicalTerminal.html" title="sjsu::GraphicalTerminal" alt="" coords="183,563,357,589"/>
<area shape="rect" id="node22" href="d7/d8c/classsjsu_1_1Graphics.html" title="Graphics library to draw shapes and characters on a pixel display. " alt="" coords="213,613,327,640"/>
<area shape="rect" id="node23" href="d7/ddd/classsjsu_1_1HardwareCounter.html" title="sjsu::HardwareCounter" alt="" coords="185,664,355,691"/>
<area shape="rect" id="node25" href="dd/d21/classsjsu_1_1InfraredReceiver.html" title="sjsu::InfraredReceiver" alt="" coords="189,715,351,741"/>
<area shape="rect" id="node27" href="db/dcb/classsjsu_1_1InternetSocket.html" title="sjsu::InternetSocket" alt="" coords="195,765,345,792"/>
<area shape="rect" id="node29" href="dc/db2/classsjsu_1_1InterruptController.html" title="sjsu::InterruptController" alt="" coords="182,816,358,843"/>
<area shape="rect" id="node31" href="d7/d75/classsjsu_1_1LightSensor.html" title="An abstract interface for light sensing device drivers. " alt="" coords="204,867,336,893"/>
<area shape="rect" id="node33" href="d7/d86/classsjsu_1_1ParallelBus.html" title="sjsu::ParallelBus" alt="" coords="206,917,334,944"/>
<area shape="rect" id="node35" href="df/d96/classsjsu_1_1PixelDisplay.html" title="sjsu::PixelDisplay" alt="" coords="201,968,339,995"/>
<area shape="rect" id="node37" href="d3/d56/classsjsu_1_1St7066u.html" title="Driver for the St7066u driver of a LCD character display. " alt="" coords="215,1019,325,1045"/>
<area shape="rect" id="node38" href="dc/da6/classsjsu_1_1Storage.html" title="sjsu::Storage" alt="" coords="217,1069,323,1096"/>
<area shape="rect" id="node41" href="d9/d0b/classsjsu_1_1TemperatureSensor.html" title="An abstract interface for temperature sensing device drivers. " alt="" coords="179,1120,361,1147"/>
<area shape="rect" id="node44" href="dc/d16/classsjsu_1_1WiFi.html" title="sjsu::WiFi" alt="" coords="229,1196,311,1223"/>
<area shape="rect" id="node3" href="d7/de3/classsjsu_1_1Max17043.html" title="Driver for the max17043 battery fuel gauge. " alt="" coords="501,5,624,32"/>
<area shape="rect" id="node9" href="d9/d3a/classsjsu_1_1Ltc4150.html" title="sjsu::Ltc4150" alt="" coords="509,259,616,285"/>
<area shape="rect" id="node11" href="d7/dab/classsjsu_1_1lpc40xx_1_1Dac.html" title="Implementation of digital&#45;to&#45;analog converter for lpc40xx. " alt="" coords="493,309,633,336"/>
<area shape="rect" id="node13" href="d2/dc6/classsjsu_1_1TFMini.html" title="sjsu::TFMini" alt="" coords="513,360,612,387"/>
<area shape="rect" id="node17" href="db/d7b/classsjsu_1_1lpc40xx_1_1Gpio.html" title="GPIO implementation for the lpc40xx platform. " alt="" coords="490,420,635,447"/>
<area shape="rect" id="node18" href="d0/d32/classsjsu_1_1msp432p401r_1_1Gpio.html" title="GPIO implementation for the MSP432P401R platform. " alt="" coords="471,471,654,497"/>
<area shape="rect" id="node19" href="dc/df4/classsjsu_1_1stm32f10x_1_1Gpio.html" title="An abstract interface for General Purpose I/O. " alt="" coords="481,521,645,548"/>
<area shape="rect" id="node20" href="dd/d1b/classsjsu_1_1stm32f4xx_1_1Gpio.html" title="An abstract interface for General Purpose I/O. " alt="" coords="481,572,645,599"/>
<area shape="rect" id="node24" href="d0/d57/classsjsu_1_1GpioCounter.html" title="sjsu::GpioCounter" alt="" coords="494,633,631,660"/>
<area shape="rect" id="node26" href="d2/de6/classsjsu_1_1Tsop752.html" title="sjsu::Tsop752" alt="" coords="508,684,617,711"/>
<area shape="rect" id="node28" href="d9/dc5/classsjsu_1_1Esp8266_1_1Esp8266InternetSocket.html" title="ESP8266&#39;s Implementation of the sjsu::InternetSocket interface/protocol. " alt="" coords="450,735,675,777"/>
<area shape="rect" id="node30" href="d5/d9a/classsjsu_1_1cortex_1_1InterruptController.html" title="sjsu::cortex::InterruptController\l\&lt; kNumberOfInterrupts, kNvicPriorityBits \&gt;" alt="" coords="409,801,716,842"/>
<area shape="rect" id="node32" href="d3/da6/classsjsu_1_1Temt6000x01.html" title="sjsu::Temt6000x01" alt="" coords="491,867,635,893"/>
<area shape="rect" id="node34" href="d0/d27/classsjsu_1_1ParallelGpio.html" title="A parallel bus composed of sjsu::Gpio objects. " alt="" coords="495,917,630,944"/>
<area shape="rect" id="node36" href="db/d32/classsjsu_1_1Ssd1306.html" title="sjsu::Ssd1306" alt="" coords="507,968,618,995"/>
<area shape="rect" id="node39" href="dc/da9/classsjsu_1_1lpc40xx_1_1Eeprom.html" title="sjsu::lpc40xx::Eeprom" alt="" coords="480,1019,645,1045"/>
<area shape="rect" id="node40" href="dc/d5f/classsjsu_1_1Sd.html" title="SD card controller utilizing the SPI peripheral. " alt="" coords="527,1069,599,1096"/>
<area shape="rect" id="node42" href="df/ddc/classsjsu_1_1Si7060.html" title="sjsu::Si7060" alt="" coords="513,1120,613,1147"/>
<area shape="rect" id="node43" href="d8/db2/classsjsu_1_1Tmp102.html" title="sjsu::Tmp102" alt="" coords="508,1171,617,1197"/>
<area shape="rect" id="node45" href="d0/d7a/classsjsu_1_1Esp8266_1_1Esp8266WiFi.html" title="ESP8266&#39;s Implementation of the sjsu::Wifi interface. " alt="" coords="462,1221,663,1248"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_144.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t" id="sjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t">
<area shape="rect" id="node1" href="dc/dea/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockConfiguration__t.html" title="sjsu::msp432p401r::\lSystemController::ClockConfiguration_t" alt="" coords="5,5,284,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_145.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1ClockEnableRegister"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1ClockEnableRegister" id="sjsu_1_1msp432p401r_1_1SystemController_1_1ClockEnableRegister">
<area shape="rect" id="node1" href="da/d65/structsjsu_1_1msp432p401r_1_1SystemController_1_1ClockEnableRegister.html" title="Namespace containing the bit masks for the Clock Enable Register (CLKEN). " alt="" coords="5,5,228,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_146.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1Control0Register"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1Control0Register" id="sjsu_1_1msp432p401r_1_1SystemController_1_1Control0Register">
<area shape="rect" id="node1" href="d7/d9d/structsjsu_1_1msp432p401r_1_1SystemController_1_1Control0Register.html" title="Namespace containing the bit masks for the Control 0 Register (CTL0) which controls the configuration..." alt="" coords="5,5,204,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_147.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1Control1Register"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1Control1Register" id="sjsu_1_1msp432p401r_1_1SystemController_1_1Control1Register">
<area shape="rect" id="node1" href="d8/d36/structsjsu_1_1msp432p401r_1_1SystemController_1_1Control1Register.html" title="Namespace containing the bit masks for the Control 1 Register (CTL1) which controls the configuration..." alt="" coords="5,5,204,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_148.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1ExternalOscillator"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1ExternalOscillator" id="sjsu_1_1msp432p401r_1_1SystemController_1_1ExternalOscillator">
<area shape="rect" id="node1" href="d0/d49/structsjsu_1_1msp432p401r_1_1SystemController_1_1ExternalOscillator.html" title="sjsu::msp432p401r::\lSystemController::External\lOscillator" alt="" coords="5,5,203,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_149.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1InternalOscillator"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1InternalOscillator" id="sjsu_1_1msp432p401r_1_1SystemController_1_1InternalOscillator">
<area shape="rect" id="node1" href="d9/d26/structsjsu_1_1msp432p401r_1_1SystemController_1_1InternalOscillator.html" title="sjsu::msp432p401r::\lSystemController::Internal\lOscillator" alt="" coords="5,5,199,61"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_150.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1KeyRegister"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1KeyRegister" id="sjsu_1_1msp432p401r_1_1SystemController_1_1KeyRegister">
<area shape="rect" id="node1" href="d2/d0d/structsjsu_1_1msp432p401r_1_1SystemController_1_1KeyRegister.html" title="Namespace containing the bit masks for the Key Register (KEY) which locks or unlocks the other clock ..." alt="" coords="5,5,225,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_151.png" border="0" alt="" usemap="#sjsu_1_1msp432p401r_1_1SystemController_1_1Modules"/>
<map name="sjsu_1_1msp432p401r_1_1SystemController_1_1Modules" id="sjsu_1_1msp432p401r_1_1SystemController_1_1Modules">
<area shape="rect" id="node1" href="d5/d44/classsjsu_1_1msp432p401r_1_1SystemController_1_1Modules.html" title="Contains the device id for each of the available clock system modules. " alt="" coords="5,5,203,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_152.png" border="0" alt="" usemap="#sjsu_1_1PixelDisplay_1_1Color__t"/>
<map name="sjsu_1_1PixelDisplay_1_1Color__t" id="sjsu_1_1PixelDisplay_1_1Color__t">
<area shape="rect" id="node1" href="dc/d2e/structsjsu_1_1PixelDisplay_1_1Color__t.html" title="Describes the color space and resolution of the display. " alt="" coords="5,5,143,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_153.png" border="0" alt="" usemap="#sjsu_1_1PulseCapture"/>
<map name="sjsu_1_1PulseCapture" id="sjsu_1_1PulseCapture">
<area shape="rect" id="node1" href="d2/d96/classsjsu_1_1PulseCapture.html" title="sjsu::PulseCapture" alt="" coords="5,5,148,32"/>
<area shape="rect" id="node2" href="d0/d68/classsjsu_1_1lpc40xx_1_1PulseCapture.html" title="Pulse capture library. " alt="" coords="196,5,397,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_154.png" border="0" alt="" usemap="#sjsu_1_1PulseCapture_1_1CaptureStatus__t"/>
<map name="sjsu_1_1PulseCapture_1_1CaptureStatus__t" id="sjsu_1_1PulseCapture_1_1CaptureStatus__t">
<area shape="rect" id="node1" href="d0/ded/structsjsu_1_1PulseCapture_1_1CaptureStatus__t.html" title="Structure containing information collected during a capture event. " alt="" coords="5,5,148,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_155.png" border="0" alt="" usemap="#sjsu_1_1PwmSettings__t"/>
<map name="sjsu_1_1PwmSettings__t" id="sjsu_1_1PwmSettings__t">
<area shape="rect" id="node1" href="df/d21/structsjsu_1_1PwmSettings__t.html" title="Generic settings for a standard PWM peripheral. " alt="" coords="5,5,159,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_156.png" border="0" alt="" usemap="#sjsu_1_1RCServoSettings__t"/>
<map name="sjsu_1_1RCServoSettings__t" id="sjsu_1_1RCServoSettings__t">
<area shape="rect" id="node1" href="d6/d38/structsjsu_1_1RCServoSettings__t.html" title="Settings for Servos that use RC servo PWM signals. " alt="" coords="5,5,180,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_157.png" border="0" alt="" usemap="#sjsu_1_1RmdX_1_1Feedback__t"/>
<map name="sjsu_1_1RmdX_1_1Feedback__t" id="sjsu_1_1RmdX_1_1Feedback__t">
<area shape="rect" id="node1" href="da/d0c/structsjsu_1_1RmdX_1_1Feedback__t.html" title="sjsu::RmdX::Feedback_t" alt="" coords="5,5,181,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_158.png" border="0" alt="" usemap="#sjsu_1_1RmdXSettings__t"/>
<map name="sjsu_1_1RmdXSettings__t" id="sjsu_1_1RmdXSettings__t">
<area shape="rect" id="node1" href="de/d1f/structsjsu_1_1RmdXSettings__t.html" title="Settings for an RMD&#45;X series smart servo. " alt="" coords="5,5,165,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_159.png" border="0" alt="" usemap="#sjsu_1_1rtos_1_1TaskInterface"/>
<map name="sjsu_1_1rtos_1_1TaskInterface" id="sjsu_1_1rtos_1_1TaskInterface">
<area shape="rect" id="node1" href="de/d24/classsjsu_1_1rtos_1_1PeriodicTaskInterface.html" title="An abstract interace for the PeriodicTask class. " alt="" coords="247,5,418,47"/>
<area shape="rect" id="node2" href="d1/d29/classsjsu_1_1rtos_1_1PeriodicTask.html" title="sjsu::rtos::PeriodicTask\l\&lt; kTaskStackSize \&gt;" alt="" coords="501,71,672,112"/>
<area shape="rect" id="node3" href="d5/de0/classsjsu_1_1rtos_1_1TaskInterface.html" title="sjsu::rtos::TaskInterface" alt="" coords="5,143,181,170"/>
<area shape="rect" id="node4" href="d3/d19/classsjsu_1_1rtos_1_1Task.html" title="sjsu::rtos::Task\&lt; kStack\lSize \&gt;" alt="" coords="244,71,421,112"/>
<area shape="rect" id="node5" href="d3/d19/classsjsu_1_1rtos_1_1Task.html" title="sjsu::rtos::Task\&lt; 512 \&gt;" alt="" coords="247,202,419,229"/>
<area shape="rect" id="node7" href="d3/d19/classsjsu_1_1rtos_1_1Task.html" title="sjsu::rtos::Task\&lt; kTaskStack\lSize \&gt;" alt="" coords="229,136,436,177"/>
<area shape="rect" id="node6" href="dc/d1a/classsjsu_1_1rtos_1_1PeriodicScheduler.html" title="sjsu::rtos::PeriodicScheduler" alt="" coords="484,202,689,229"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_160.png" border="0" alt="" usemap="#sjsu_1_1rtos_1_1TaskScheduler"/>
<map name="sjsu_1_1rtos_1_1TaskScheduler" id="sjsu_1_1rtos_1_1TaskScheduler">
<area shape="rect" id="node1" href="d6/d9f/classsjsu_1_1rtos_1_1TaskScheduler.html" title="sjsu::rtos::TaskScheduler" alt="" coords="5,5,188,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_161.png" border="0" alt="" usemap="#sjsu_1_1Sd_1_1CardInfo__t"/>
<map name="sjsu_1_1Sd_1_1CardInfo__t" id="sjsu_1_1Sd_1_1CardInfo__t">
<area shape="rect" id="node1" href="d6/d1c/structsjsu_1_1Sd_1_1CardInfo__t.html" title="Structure for recording information about the SD Card. " alt="" coords="5,5,152,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_162.png" border="0" alt="" usemap="#sjsu_1_1Sd_1_1CsdBuffer__t"/>
<map name="sjsu_1_1Sd_1_1CsdBuffer__t" id="sjsu_1_1Sd_1_1CsdBuffer__t">
<area shape="rect" id="node1" href="df/d50/structsjsu_1_1Sd_1_1CsdBuffer__t.html" title="Card Data Buffer. " alt="" coords="5,5,160,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_163.png" border="0" alt="" usemap="#sjsu_1_1Sd_1_1Response__t"/>
<map name="sjsu_1_1Sd_1_1Response__t" id="sjsu_1_1Sd_1_1Response__t">
<area shape="rect" id="node1" href="da/df2/structsjsu_1_1Sd_1_1Response__t.html" title="sjsu::Sd::Response_t" alt="" coords="5,5,160,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_164.png" border="0" alt="" usemap="#sjsu_1_1St7066u_1_1CursorPosition__t"/>
<map name="sjsu_1_1St7066u_1_1CursorPosition__t" id="sjsu_1_1St7066u_1_1CursorPosition__t">
<area shape="rect" id="node1" href="d0/d97/structsjsu_1_1St7066u_1_1CursorPosition__t.html" title="Structure the holds where the position of the character cursor is. " alt="" coords="5,5,228,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_165.png" border="0" alt="" usemap="#sjsu_1_1StaticMemoryResource_3_01kBufferSizeBytes_01_4"/>
<map name="sjsu_1_1StaticMemoryResource_3_01kBufferSizeBytes_01_4" id="sjsu_1_1StaticMemoryResource_3_01kBufferSizeBytes_01_4">
<area shape="rect" id="node2" href="d5/d7b/classsjsu_1_1StaticMemoryResource.html" title="sjsu::StaticMemoryResource\l\&lt; kBufferSizeBytes \&gt;" alt="" coords="199,5,404,47"/>
<area shape="rect" id="node3" href="d5/d7b/classsjsu_1_1StaticMemoryResource.html" title="sjsu::StaticMemoryResource\l\&lt; kCommandListBufferSize \&gt;" alt="" coords="193,71,409,112"/>
<area shape="rect" id="node4" href="d5/d7b/classsjsu_1_1StaticMemoryResource.html" title="sjsu::StaticMemoryResource\l\&lt; sizeof(sjsu::I2cCommand\l::AddressString_t) *128 \&gt;" alt="" coords="199,137,404,193"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_166.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Adc_1_1Channel__t"/>
<map name="sjsu_1_1stm32f10x_1_1Adc_1_1Channel__t" id="sjsu_1_1stm32f10x_1_1Adc_1_1Channel__t">
<area shape="rect" id="node1" href="d8/d23/structsjsu_1_1stm32f10x_1_1Adc_1_1Channel__t.html" title="sjsu::stm32f10x::Adc\l::Channel_t" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_167.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Adc_1_1Control1"/>
<map name="sjsu_1_1stm32f10x_1_1Adc_1_1Control1" id="sjsu_1_1stm32f10x_1_1Adc_1_1Control1">
<area shape="rect" id="node1" href="d8/d52/structsjsu_1_1stm32f10x_1_1Adc_1_1Control1.html" title="Namespace containing the bitmask to manipulate the control registers1. " alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_168.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Adc_1_1Control2"/>
<map name="sjsu_1_1stm32f10x_1_1Adc_1_1Control2" id="sjsu_1_1stm32f10x_1_1Adc_1_1Control2">
<area shape="rect" id="node1" href="d7/da9/structsjsu_1_1stm32f10x_1_1Adc_1_1Control2.html" title="Namespace containing the bitmask to manipulate the control registers2. " alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_169.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Adc_1_1RegularSequence"/>
<map name="sjsu_1_1stm32f10x_1_1Adc_1_1RegularSequence" id="sjsu_1_1stm32f10x_1_1Adc_1_1RegularSequence">
<area shape="rect" id="node1" href="d3/de7/structsjsu_1_1stm32f10x_1_1Adc_1_1RegularSequence.html" title="Namespace containing the bitmasks to set the ADC sequence. " alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_170.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1BusTiming"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1BusTiming" id="sjsu_1_1stm32f10x_1_1Can_1_1BusTiming">
<area shape="rect" id="node1" href="d2/dca/structsjsu_1_1stm32f10x_1_1Can_1_1BusTiming.html" title="sjsu::stm32f10x::Can\l::BusTiming" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_171.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1FIFOStatus"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1FIFOStatus" id="sjsu_1_1stm32f10x_1_1Can_1_1FIFOStatus">
<area shape="rect" id="node1" href="d3/d30/structsjsu_1_1stm32f10x_1_1Can_1_1FIFOStatus.html" title="sjsu::stm32f10x::Can\l::FIFOStatus" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_172.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1FilterMaster"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1FilterMaster" id="sjsu_1_1stm32f10x_1_1Can_1_1FilterMaster">
<area shape="rect" id="node1" href="d2/d89/structsjsu_1_1stm32f10x_1_1Can_1_1FilterMaster.html" title="sjsu::stm32f10x::Can\l::FilterMaster" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_173.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1FrameLengthAndInfo"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1FrameLengthAndInfo" id="sjsu_1_1stm32f10x_1_1Can_1_1FrameLengthAndInfo">
<area shape="rect" id="node1" href="d0/df4/structsjsu_1_1stm32f10x_1_1Can_1_1FrameLengthAndInfo.html" title="sjsu::stm32f10x::Can\l::FrameLengthAndInfo" alt="" coords="5,5,169,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_174.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1InterruptEnableRegister"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1InterruptEnableRegister" id="sjsu_1_1stm32f10x_1_1Can_1_1InterruptEnableRegister">
<area shape="rect" id="node1" href="dd/dc0/structsjsu_1_1stm32f10x_1_1Can_1_1InterruptEnableRegister.html" title="sjsu::stm32f10x::Can\l::InterruptEnableRegister" alt="" coords="5,5,188,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_175.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1MailboxIdentifier"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1MailboxIdentifier" id="sjsu_1_1stm32f10x_1_1Can_1_1MailboxIdentifier">
<area shape="rect" id="node1" href="d5/da2/structsjsu_1_1stm32f10x_1_1Can_1_1MailboxIdentifier.html" title="sjsu::stm32f10x::Can\l::MailboxIdentifier" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_176.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1MasterControl"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1MasterControl" id="sjsu_1_1stm32f10x_1_1Can_1_1MasterControl">
<area shape="rect" id="node1" href="d0/d5b/structsjsu_1_1stm32f10x_1_1Can_1_1MasterControl.html" title="sjsu::stm32f10x::Can\l::MasterControl" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_177.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1MasterStatus"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1MasterStatus" id="sjsu_1_1stm32f10x_1_1Can_1_1MasterStatus">
<area shape="rect" id="node1" href="d2/d01/structsjsu_1_1stm32f10x_1_1Can_1_1MasterStatus.html" title="sjsu::stm32f10x::Can\l::MasterStatus" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_178.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1Port__t"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1Port__t" id="sjsu_1_1stm32f10x_1_1Can_1_1Port__t">
<area shape="rect" id="node1" href="d8/d62/structsjsu_1_1stm32f10x_1_1Can_1_1Port__t.html" title="sjsu::stm32f10x::Can\l::Port_t" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_179.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1StmDataRegisters__t"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1StmDataRegisters__t" id="sjsu_1_1stm32f10x_1_1Can_1_1StmDataRegisters__t">
<area shape="rect" id="node1" href="d8/d96/structsjsu_1_1stm32f10x_1_1Can_1_1StmDataRegisters__t.html" title="Container for the STM32F10x CANBUS registers. " alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_180.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Can_1_1TransmitStatus"/>
<map name="sjsu_1_1stm32f10x_1_1Can_1_1TransmitStatus" id="sjsu_1_1stm32f10x_1_1Can_1_1TransmitStatus">
<area shape="rect" id="node1" href="d3/d9a/structsjsu_1_1stm32f10x_1_1Can_1_1TransmitStatus.html" title="sjsu::stm32f10x::Can\l::TransmitStatus" alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_181.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Dma"/>
<map name="sjsu_1_1stm32f10x_1_1Dma" id="sjsu_1_1stm32f10x_1_1Dma">
<area shape="rect" id="node1" href="de/d5e/classsjsu_1_1stm32f10x_1_1Dma.html" title="sjsu::stm32f10x::Dma" alt="" coords="5,5,171,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_182.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Dma_1_1Reg"/>
<map name="sjsu_1_1stm32f10x_1_1Dma_1_1Reg" id="sjsu_1_1stm32f10x_1_1Dma_1_1Reg">
<area shape="rect" id="node1" href="d3/d0c/structsjsu_1_1stm32f10x_1_1Dma_1_1Reg.html" title="sjsu::stm32f10x::Dma::Reg" alt="" coords="5,5,203,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_183.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Pin_1_1PinConfigMapping__t"/>
<map name="sjsu_1_1stm32f10x_1_1Pin_1_1PinConfigMapping__t" id="sjsu_1_1stm32f10x_1_1Pin_1_1PinConfigMapping__t">
<area shape="rect" id="node1" href="d2/d6a/structsjsu_1_1stm32f10x_1_1Pin_1_1PinConfigMapping__t.html" title="Maps the CONFIG flags for each pin use case. " alt="" coords="5,5,164,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_184.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Pwm_1_1Channel__t"/>
<map name="sjsu_1_1stm32f10x_1_1Pwm_1_1Channel__t" id="sjsu_1_1stm32f10x_1_1Pwm_1_1Channel__t">
<area shape="rect" id="node1" href="dc/d7d/structsjsu_1_1stm32f10x_1_1Pwm_1_1Channel__t.html" title="We use pins spread out across Timers 1 &#45; 5. " alt="" coords="5,5,172,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_185.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Spi_1_1ConfigurationRegister"/>
<map name="sjsu_1_1stm32f10x_1_1Spi_1_1ConfigurationRegister" id="sjsu_1_1stm32f10x_1_1Spi_1_1ConfigurationRegister">
<area shape="rect" id="node1" href="db/d1b/structsjsu_1_1stm32f10x_1_1Spi_1_1ConfigurationRegister.html" title="SPI_I2S Configuration Register. " alt="" coords="5,5,176,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_186.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Spi_1_1Control1"/>
<map name="sjsu_1_1stm32f10x_1_1Spi_1_1Control1" id="sjsu_1_1stm32f10x_1_1Spi_1_1Control1">
<area shape="rect" id="node1" href="d5/da6/structsjsu_1_1stm32f10x_1_1Spi_1_1Control1.html" title="SPI Control Register 1. " alt="" coords="5,5,160,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_187.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Spi_1_1Port__t"/>
<map name="sjsu_1_1stm32f10x_1_1Spi_1_1Port__t" id="sjsu_1_1stm32f10x_1_1Spi_1_1Port__t">
<area shape="rect" id="node1" href="db/db3/structsjsu_1_1stm32f10x_1_1Spi_1_1Port__t.html" title="Bus_t holds all of the information for an SPI bus on the LPC40xx platform. " alt="" coords="5,5,160,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_188.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1Spi_1_1StatusRegister"/>
<map name="sjsu_1_1stm32f10x_1_1Spi_1_1StatusRegister" id="sjsu_1_1stm32f10x_1_1Spi_1_1StatusRegister">
<area shape="rect" id="node1" href="d0/d10/structsjsu_1_1stm32f10x_1_1Spi_1_1StatusRegister.html" title="SPI Status Register. " alt="" coords="5,5,160,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_189.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfiguration"/>
<map name="sjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfiguration" id="sjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfiguration">
<area shape="rect" id="node1" href="d2/d8e/structsjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfiguration.html" title="sjsu::stm32f10x::SystemController\l::ClockConfiguration" alt="" coords="5,5,252,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_190.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfigurationRegisters"/>
<map name="sjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfigurationRegisters" id="sjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfigurationRegisters">
<area shape="rect" id="node1" href="dd/ddb/structsjsu_1_1stm32f10x_1_1SystemController_1_1ClockConfigurationRegisters.html" title="Bit masks for the CFGR register. " alt="" coords="5,5,252,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_191.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1SystemController_1_1ClockControlRegisters"/>
<map name="sjsu_1_1stm32f10x_1_1SystemController_1_1ClockControlRegisters" id="sjsu_1_1stm32f10x_1_1SystemController_1_1ClockControlRegisters">
<area shape="rect" id="node1" href="d3/d50/structsjsu_1_1stm32f10x_1_1SystemController_1_1ClockControlRegisters.html" title="Bit masks for the CR register. " alt="" coords="5,5,252,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_192.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1SystemController_1_1Peripherals"/>
<map name="sjsu_1_1stm32f10x_1_1SystemController_1_1Peripherals" id="sjsu_1_1stm32f10x_1_1SystemController_1_1Peripherals">
<area shape="rect" id="node1" href="dd/d68/classsjsu_1_1stm32f10x_1_1SystemController_1_1Peripherals.html" title="sjsu::stm32f10x::SystemController\l::Peripherals" alt="" coords="5,5,252,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_193.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1SystemController_1_1RtcRegisters"/>
<map name="sjsu_1_1stm32f10x_1_1SystemController_1_1RtcRegisters" id="sjsu_1_1stm32f10x_1_1SystemController_1_1RtcRegisters">
<area shape="rect" id="node1" href="d8/df0/structsjsu_1_1stm32f10x_1_1SystemController_1_1RtcRegisters.html" title="Bitmasks for the BDCR register. " alt="" coords="5,5,252,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_194.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1UartBase_1_1BaudRateReg"/>
<map name="sjsu_1_1stm32f10x_1_1UartBase_1_1BaudRateReg" id="sjsu_1_1stm32f10x_1_1UartBase_1_1BaudRateReg">
<area shape="rect" id="node1" href="d2/deb/structsjsu_1_1stm32f10x_1_1UartBase_1_1BaudRateReg.html" title="Namespace for the baud rate (BRR) registers bit masks. " alt="" coords="5,5,200,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_195.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1UartBase_1_1ControlReg"/>
<map name="sjsu_1_1stm32f10x_1_1UartBase_1_1ControlReg" id="sjsu_1_1stm32f10x_1_1UartBase_1_1ControlReg">
<area shape="rect" id="node1" href="d0/d54/structsjsu_1_1stm32f10x_1_1UartBase_1_1ControlReg.html" title="sjsu::stm32f10x::UartBase\l::ControlReg" alt="" coords="5,5,200,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_196.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1UartBase_1_1Port__t"/>
<map name="sjsu_1_1stm32f10x_1_1UartBase_1_1Port__t" id="sjsu_1_1stm32f10x_1_1UartBase_1_1Port__t">
<area shape="rect" id="node1" href="d6/d49/structsjsu_1_1stm32f10x_1_1UartBase_1_1Port__t.html" title="sjsu::stm32f10x::UartBase\l::Port_t" alt="" coords="5,5,200,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_197.png" border="0" alt="" usemap="#sjsu_1_1stm32f10x_1_1UartBase_1_1StatusReg"/>
<map name="sjsu_1_1stm32f10x_1_1UartBase_1_1StatusReg" id="sjsu_1_1stm32f10x_1_1UartBase_1_1StatusReg">
<area shape="rect" id="node1" href="da/d13/structsjsu_1_1stm32f10x_1_1UartBase_1_1StatusReg.html" title="Namespace for the status registers (SR) bit masks. " alt="" coords="5,5,200,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_198.png" border="0" alt="" usemap="#sjsu_1_1stm32f4xx_1_1I2c_1_1CCR"/>
<map name="sjsu_1_1stm32f4xx_1_1I2c_1_1CCR" id="sjsu_1_1stm32f4xx_1_1I2c_1_1CCR">
<area shape="rect" id="node1" href="d9/da3/structsjsu_1_1stm32f4xx_1_1I2c_1_1CCR.html" title="Clock Control Register. " alt="" coords="5,5,193,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_199.png" border="0" alt="" usemap="#sjsu_1_1stm32f4xx_1_1I2c_1_1CR1"/>
<map name="sjsu_1_1stm32f4xx_1_1I2c_1_1CR1" id="sjsu_1_1stm32f4xx_1_1I2c_1_1CR1">
<area shape="rect" id="node1" href="d1/d28/structsjsu_1_1stm32f4xx_1_1I2c_1_1CR1.html" title="Control Register 1. " alt="" coords="5,5,192,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_200.png" border="0" alt="" usemap="#sjsu_1_1stm32f4xx_1_1I2c_1_1Port__t"/>
<map name="sjsu_1_1stm32f4xx_1_1I2c_1_1Port__t" id="sjsu_1_1stm32f4xx_1_1I2c_1_1Port__t">
<area shape="rect" id="node1" href="da/d6d/structsjsu_1_1stm32f4xx_1_1I2c_1_1Port__t.html" title="sjsu::stm32f4xx::I2c\l::Port_t" alt="" coords="5,5,159,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_201.png" border="0" alt="" usemap="#sjsu_1_1stm32f4xx_1_1I2c_1_1SR1"/>
<map name="sjsu_1_1stm32f4xx_1_1I2c_1_1SR1" id="sjsu_1_1stm32f4xx_1_1I2c_1_1SR1">
<area shape="rect" id="node1" href="db/de9/structsjsu_1_1stm32f4xx_1_1I2c_1_1SR1.html" title="Status Register 1. " alt="" coords="5,5,192,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_202.png" border="0" alt="" usemap="#sjsu_1_1stm32f4xx_1_1I2c_1_1SR2"/>
<map name="sjsu_1_1stm32f4xx_1_1I2c_1_1SR2" id="sjsu_1_1stm32f4xx_1_1I2c_1_1SR2">
<area shape="rect" id="node1" href="de/db8/structsjsu_1_1stm32f4xx_1_1I2c_1_1SR2.html" title="Status Register 2. " alt="" coords="5,5,192,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_203.png" border="0" alt="" usemap="#sjsu_1_1stm32f4xx_1_1SystemController_1_1Peripherals"/>
<map name="sjsu_1_1stm32f4xx_1_1SystemController_1_1Peripherals" id="sjsu_1_1stm32f4xx_1_1SystemController_1_1Peripherals">
<area shape="rect" id="node1" href="de/d68/classsjsu_1_1stm32f4xx_1_1SystemController_1_1Peripherals.html" title="sjsu::stm32f4xx::SystemController\l::Peripherals" alt="" coords="5,5,252,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_204.png" border="0" alt="" usemap="#sjsu_1_1StopWatch"/>
<map name="sjsu_1_1StopWatch" id="sjsu_1_1StopWatch">
<area shape="rect" id="node1" href="d0/dab/classsjsu_1_1StopWatch.html" title="A stop watch class that can be used to determine the time between events. " alt="" coords="5,5,131,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_205.png" border="0" alt="" usemap="#sjsu_1_1SystemController"/>
<map name="sjsu_1_1SystemController" id="sjsu_1_1SystemController">
<area shape="rect" id="node1" href="df/d0e/classsjsu_1_1SystemController.html" title="sjsu::SystemController" alt="" coords="5,115,175,141"/>
<area shape="rect" id="node2" href="d8/d2e/classsjsu_1_1lpc17xx_1_1SystemController.html" title="System controller for the LPC17xx series of MCUs. " alt="" coords="232,5,460,32"/>
<area shape="rect" id="node3" href="d0/d13/classsjsu_1_1lpc40xx_1_1SystemController.html" title="System controller for the LPC40xx series of MCUs. " alt="" coords="232,56,460,83"/>
<area shape="rect" id="node4" href="dc/d6f/classsjsu_1_1msp432p401r_1_1SystemController.html" title="sjsu::msp432p401r::\lSystemController" alt="" coords="269,107,423,149"/>
<area shape="rect" id="node5" href="db/d13/classsjsu_1_1stm32f10x_1_1SystemController.html" title="sjsu::stm32f10x::SystemController" alt="" coords="223,173,469,200"/>
<area shape="rect" id="node6" href="d9/d11/classsjsu_1_1stm32f4xx_1_1SystemController.html" title="sjsu::stm32f4xx::SystemController" alt="" coords="223,224,469,251"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_206.png" border="0" alt="" usemap="#sjsu_1_1SystemController_1_1ResourceID"/>
<map name="sjsu_1_1SystemController_1_1ResourceID" id="sjsu_1_1SystemController_1_1ResourceID">
<area shape="rect" id="node1" href="d6/d7f/structsjsu_1_1SystemController_1_1ResourceID.html" title="sjsu::SystemController\l::ResourceID" alt="" coords="5,5,175,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_207.png" border="0" alt="" usemap="#sjsu_1_1SystemTimerSettings__t"/>
<map name="sjsu_1_1SystemTimerSettings__t" id="sjsu_1_1SystemTimerSettings__t">
<area shape="rect" id="node1" href="d0/dc6/structsjsu_1_1SystemTimerSettings__t.html" title="Generic settings for a standard System Timer peripheral. " alt="" coords="5,5,213,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_208.png" border="0" alt="" usemap="#sjsu_1_1TerminalCache__t_3_01kMaxRows_00_01kMaxColumns_01_4"/>
<map name="sjsu_1_1TerminalCache__t_3_01kMaxRows_00_01kMaxColumns_01_4" id="sjsu_1_1TerminalCache__t_3_01kMaxRows_00_01kMaxColumns_01_4">
<area shape="rect" id="node1" href="d4/d59/structsjsu_1_1TerminalCache__t.html" title="sjsu::TerminalCache\l_t\&lt; kMaxRows, kMaxColumns \&gt;" alt="" coords="5,5,239,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_209.png" border="0" alt="" usemap="#sjsu_1_1testing_1_1PollVerificationParameter__t"/>
<map name="sjsu_1_1testing_1_1PollVerificationParameter__t" id="sjsu_1_1testing_1_1PollVerificationParameter__t">
<area shape="rect" id="node1" href="d7/d7b/structsjsu_1_1testing_1_1PollVerificationParameter__t.html" title="sjsu::testing::PollVerification\lParameter_t" alt="" coords="5,5,212,47"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_210.png" border="0" alt="" usemap="#sjsu_1_1TimeoutTimer"/>
<map name="sjsu_1_1TimeoutTimer" id="sjsu_1_1TimeoutTimer">
<area shape="rect" id="node1" href="d6/d98/classsjsu_1_1TimeoutTimer.html" title="sjsu::TimeoutTimer" alt="" coords="5,5,153,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_211.png" border="0" alt="" usemap="#sjsu_1_1Timer"/>
<map name="sjsu_1_1Timer" id="sjsu_1_1Timer">
<area shape="rect" id="node1" href="dd/d31/classsjsu_1_1Timer.html" title="sjsu::Timer" alt="" coords="5,5,100,32"/>
<area shape="rect" id="node2" href="d3/d1b/classsjsu_1_1lpc40xx_1_1Timer.html" title="sjsu::lpc40xx::Timer" alt="" coords="148,5,301,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_212.png" border="0" alt="" usemap="#sjsu_1_1Tmp102_1_1DeviceAddress"/>
<map name="sjsu_1_1Tmp102_1_1DeviceAddress" id="sjsu_1_1Tmp102_1_1DeviceAddress">
<area shape="rect" id="node1" href="dd/d95/structsjsu_1_1Tmp102_1_1DeviceAddress.html" title="sjsu::Tmp102::DeviceAddress" alt="" coords="5,5,220,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_213.png" border="0" alt="" usemap="#sjsu_1_1Tmp102_1_1RegisterAddress"/>
<map name="sjsu_1_1Tmp102_1_1RegisterAddress" id="sjsu_1_1Tmp102_1_1RegisterAddress">
<area shape="rect" id="node1" href="d8/da2/structsjsu_1_1Tmp102_1_1RegisterAddress.html" title="Register addresses of the device used to perform read/write operations. " alt="" coords="5,5,228,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_214.png" border="0" alt="" usemap="#sjsu_1_1Watchdog"/>
<map name="sjsu_1_1Watchdog" id="sjsu_1_1Watchdog">
<area shape="rect" id="node1" href="d5/da1/classsjsu_1_1Watchdog.html" title="sjsu::Watchdog" alt="" coords="5,5,125,32"/>
<area shape="rect" id="node2" href="dc/db6/classsjsu_1_1lpc40xx_1_1Watchdog.html" title="Watchdog driver for the lpc40xx. " alt="" coords="173,5,352,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_215.png" border="0" alt="" usemap="#sjsu_1_1WiFi_1_1NetworkConnection__t"/>
<map name="sjsu_1_1WiFi_1_1NetworkConnection__t" id="sjsu_1_1WiFi_1_1NetworkConnection__t">
<area shape="rect" id="node1" href="d4/d66/structsjsu_1_1WiFi_1_1NetworkConnection__t.html" title="sjsu::WiFi::NetworkConnection_t" alt="" coords="5,5,236,32"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_216.png" border="0" alt="" usemap="#sjtwo"/>
<map name="sjtwo" id="sjtwo">
<area shape="rect" id="node1" href="db/dc5/structsjtwo.html" title="Namespace for SJTwo board peripheral and device definitions. " alt="" coords="5,5,63,32"/>
</map>
</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
        <script type="text/javascript" src="doxy-boot.js"></script>
</html>
