TimeQuest Timing Analyzer report for M3
Sat Jun 20 18:19:33 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Setup Transfers
 22. Hold Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Sat Jun 20 18:19:33 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                              ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 686.81 MHz ; 340.02 MHz      ; FPGA_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Setup Summary                    ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 8.544 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.190 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 3.758 ; 0.000         ;
+----------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                        ;
+-------+---------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 8.544 ; host_io:inst|re_dly ; host_io:inst|re_dly1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 1.496      ;
+-------+---------------------+----------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                         ;
+-------+---------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.190 ; host_io:inst|re_dly ; host_io:inst|re_dly1 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.496      ;
+-------+---------------------+----------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_io:inst|re_dly       ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_io:inst|re_dly       ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; FPGA_CLK ; Rise       ; host_io:inst|re_dly1      ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; host_io:inst|re_dly1      ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; FPGA_CLK ; Rise       ; FPGA_CLK|combout          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; FPGA_CLK|combout          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; FPGA_CLK ; Rise       ; FPGA_CLK~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; FPGA_CLK~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; FPGA_CLK ; Rise       ; FPGA_CLK~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; FPGA_CLK~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; FPGA_CLK ; Rise       ; inst|re_dly1|clk          ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; inst|re_dly1|clk          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; FPGA_CLK ; Rise       ; inst|re_dly|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; inst|re_dly|clk           ;
; 7.059 ; 10.000       ; 2.941          ; Port Rate        ; FPGA_CLK ; Rise       ; FPGA_CLK                  ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; XM0OEN    ; FPGA_CLK   ; -0.428 ; -0.428 ; Rise       ; FPGA_CLK        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; XM0OEN    ; FPGA_CLK   ; 0.694 ; 0.694 ; Rise       ; FPGA_CLK        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.009 ; 8.009 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.996 ; 7.996 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 7.957 ; 7.957 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.600 ; 7.600 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.600 ; 7.600 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.566 ; 7.566 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 7.957 ; 7.957 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.548 ; 7.548 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.548 ; 7.548 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.182 ; 7.182 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 7.957 ; 7.957 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.996 ; 7.996 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.644 ; 7.644 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.998 ; 7.998 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 8.009 ; 8.009 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.182 ; 7.182 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 7.996 ; 7.996 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 7.957 ; 7.957 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.600 ; 7.600 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.600 ; 7.600 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 7.566 ; 7.566 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 7.957 ; 7.957 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.548 ; 7.548 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.548 ; 7.548 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.182 ; 7.182 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 7.957 ; 7.957 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.564 ; 7.564 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 7.996 ; 7.996 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.644 ; 7.644 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.998 ; 7.998 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 8.009 ; 8.009 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.252 ;    ;    ; 12.252 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.213 ;    ;    ; 12.213 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.856 ;    ;    ; 11.856 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.856 ;    ;    ; 11.856 ;
; CPLD_0     ; XM0_DATA[4]  ; 11.822 ;    ;    ; 11.822 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.213 ;    ;    ; 12.213 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.804 ;    ;    ; 11.804 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.804 ;    ;    ; 11.804 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.438 ;    ;    ; 11.438 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.213 ;    ;    ; 12.213 ;
; CPLD_0     ; XM0_DATA[10] ; 11.820 ;    ;    ; 11.820 ;
; CPLD_0     ; XM0_DATA[11] ; 11.820 ;    ;    ; 11.820 ;
; CPLD_0     ; XM0_DATA[12] ; 12.252 ;    ;    ; 12.252 ;
; CPLD_0     ; XM0_DATA[13] ; 11.900 ;    ;    ; 11.900 ;
; CPLD_0     ; XM0_DATA[14] ; 12.254 ;    ;    ; 12.254 ;
; CPLD_0     ; XM0_DATA[15] ; 12.265 ;    ;    ; 12.265 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.764  ;    ;    ; 6.764  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.407  ;    ;    ; 6.407  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.407  ;    ;    ; 6.407  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.373  ;    ;    ; 6.373  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.764  ;    ;    ; 6.764  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.355  ;    ;    ; 6.355  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.355  ;    ;    ; 6.355  ;
; XM0OEN     ; XM0_DATA[8]  ; 5.989  ;    ;    ; 5.989  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.764  ;    ;    ; 6.764  ;
; XM0OEN     ; XM0_DATA[10] ; 6.371  ;    ;    ; 6.371  ;
; XM0OEN     ; XM0_DATA[11] ; 6.371  ;    ;    ; 6.371  ;
; XM0OEN     ; XM0_DATA[12] ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[13] ; 6.451  ;    ;    ; 6.451  ;
; XM0OEN     ; XM0_DATA[14] ; 6.805  ;    ;    ; 6.805  ;
; XM0OEN     ; XM0_DATA[15] ; 6.816  ;    ;    ; 6.816  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.252 ;    ;    ; 12.252 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.213 ;    ;    ; 12.213 ;
; CPLD_0     ; XM0_DATA[2]  ; 11.856 ;    ;    ; 11.856 ;
; CPLD_0     ; XM0_DATA[3]  ; 11.856 ;    ;    ; 11.856 ;
; CPLD_0     ; XM0_DATA[4]  ; 11.822 ;    ;    ; 11.822 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.213 ;    ;    ; 12.213 ;
; CPLD_0     ; XM0_DATA[6]  ; 11.804 ;    ;    ; 11.804 ;
; CPLD_0     ; XM0_DATA[7]  ; 11.804 ;    ;    ; 11.804 ;
; CPLD_0     ; XM0_DATA[8]  ; 11.438 ;    ;    ; 11.438 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.213 ;    ;    ; 12.213 ;
; CPLD_0     ; XM0_DATA[10] ; 11.820 ;    ;    ; 11.820 ;
; CPLD_0     ; XM0_DATA[11] ; 11.820 ;    ;    ; 11.820 ;
; CPLD_0     ; XM0_DATA[12] ; 12.252 ;    ;    ; 12.252 ;
; CPLD_0     ; XM0_DATA[13] ; 11.900 ;    ;    ; 11.900 ;
; CPLD_0     ; XM0_DATA[14] ; 12.254 ;    ;    ; 12.254 ;
; CPLD_0     ; XM0_DATA[15] ; 12.265 ;    ;    ; 12.265 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.764  ;    ;    ; 6.764  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.407  ;    ;    ; 6.407  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.407  ;    ;    ; 6.407  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.373  ;    ;    ; 6.373  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.764  ;    ;    ; 6.764  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.355  ;    ;    ; 6.355  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.355  ;    ;    ; 6.355  ;
; XM0OEN     ; XM0_DATA[8]  ; 5.989  ;    ;    ; 5.989  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.764  ;    ;    ; 6.764  ;
; XM0OEN     ; XM0_DATA[10] ; 6.371  ;    ;    ; 6.371  ;
; XM0OEN     ; XM0_DATA[11] ; 6.371  ;    ;    ; 6.371  ;
; XM0OEN     ; XM0_DATA[12] ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[13] ; 6.451  ;    ;    ; 6.451  ;
; XM0OEN     ; XM0_DATA[14] ; 6.805  ;    ;    ; 6.805  ;
; XM0OEN     ; XM0_DATA[15] ; 6.816  ;    ;    ; 6.816  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sat Jun 20 18:19:32 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Info: Worst-case setup slack is 8.544
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.544         0.000 FPGA_CLK 
Info: Worst-case hold slack is 1.190
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.190         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 3.758
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.758         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Sat Jun 20 18:19:33 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


