Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Fri Jan 20 17:54:17 2017
| Host             : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7k160tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.982 |
| Dynamic (W)              | 1.850 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 81.3  |
| Junction Temperature (C) | 28.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.182 |       13 |       --- |             --- |
| Slice Logic              |     0.054 |    53248 |       --- |             --- |
|   LUT as Logic           |     0.048 |    12442 |    101400 |           12.27 |
|   Register               |     0.004 |    32222 |    202800 |           15.89 |
|   LUT as Shift Register  |     0.002 |     1179 |     35000 |            3.37 |
|   CARRY4                 |    <0.001 |      386 |     25350 |            1.52 |
|   F7/F8 Muxes            |    <0.001 |     3859 |    101400 |            3.81 |
|   LUT as Distributed RAM |    <0.001 |       24 |     35000 |            0.07 |
|   Others                 |     0.000 |     1311 |       --- |             --- |
| Signals                  |     0.105 |    39749 |       --- |             --- |
| Block RAM                |     0.087 |     35.5 |       325 |           10.92 |
| MMCM                     |     0.108 |        1 |         8 |           12.50 |
| I/O                      |     0.003 |       13 |       400 |            3.25 |
| GTX                      |     1.253 |        4 |         8 |           50.00 |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.982 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.674 |       0.627 |      0.048 |
| Vccaux    |       1.800 |     0.078 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.003 |       0.002 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.006 |      0.002 |
| MGTAVcc   |       1.000 |     0.642 |       0.637 |      0.005 |
| MGTAVtt   |       1.200 |     0.382 |       0.377 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                                             | Constraint (ns) |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                                                 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_125mhz_x0y0                                                     | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0                                                 | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_250mhz_x0y0                                                     | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                           |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                         |            60.0 |
| mmcm_fb                                                             | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| pcie_clk                                                            | pcie_clk_n                                                                         |            10.0 |
| pcie_clk                                                            | pcie_clk_p                                                                         |            10.0 |
| txoutclk_x0y0                                                       | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1                                                            | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| top_level                                                                      |     1.850 |
|   app_0                                                                        |     0.327 |
|     arbiter                                                                    |     0.003 |
|     cnt                                                                        |    <0.001 |
|     csr_ram                                                                    |     0.010 |
|     dbg_0.axis_debug                                                           |     0.090 |
|       U0                                                                       |     0.090 |
|         ila_core_inst                                                          |     0.090 |
|           ila_trace_memory_inst                                                |     0.031 |
|             SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                      |     0.028 |
|               inst_blk_mem_gen                                                 |     0.028 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.028 |
|                   valid.cstr                                                   |     0.028 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[10].ram.r                                          |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[11].ram.r                                          |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[12].ram.r                                          |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[13].ram.r                                          |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[14].ram.r                                          |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[1].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[2].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[3].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[4].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[5].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[6].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[7].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[8].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[9].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|             SUBCORE_RAM.trace_block_memory                                     |     0.003 |
|               inst_blk_mem_gen                                                 |     0.003 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.003 |
|                   valid.cstr                                                   |     0.003 |
|                     ramloop[0].ram.r                                           |    <0.001 |
|                       prim_noinit.ram                                          |    <0.001 |
|                     ramloop[1].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|           u_ila_cap_ctrl                                                       |     0.002 |
|             U_CDONE                                                            |    <0.001 |
|             U_NS0                                                              |    <0.001 |
|             U_NS1                                                              |    <0.001 |
|             u_cap_addrgen                                                      |     0.001 |
|               U_CMPRESET                                                       |    <0.001 |
|               u_cap_sample_counter                                             |    <0.001 |
|                 U_SCE                                                          |    <0.001 |
|                 U_SCMPCE                                                       |    <0.001 |
|                 U_SCRST                                                        |    <0.001 |
|                 u_scnt_cmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|               u_cap_window_counter                                             |    <0.001 |
|                 U_WCE                                                          |    <0.001 |
|                 U_WHCMPCE                                                      |    <0.001 |
|                 U_WLCMPCE                                                      |    <0.001 |
|                 u_wcnt_hcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                 u_wcnt_lcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|           u_ila_regs                                                           |     0.029 |
|             MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                              |     0.001 |
|             MU_SRL[28].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[29].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[30].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[31].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[32].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[33].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[34].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[35].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[36].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[37].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                               |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|             U_XSDB_SLAVE                                                       |     0.008 |
|             reg_15                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_16                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_17                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_18                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_19                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_1a                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_6                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_7                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_8                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_80                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_81                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_82                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_83                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_84                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_85                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_887                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_88d                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_890                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_9                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_srl_fff                                                        |    <0.001 |
|             reg_stream_ffd                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_stream_ffe                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|           u_ila_reset_ctrl                                                     |    <0.001 |
|             arm_detection_inst                                                 |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|             halt_detection_inst                                                |    <0.001 |
|           u_trig                                                               |     0.015 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                 DUT                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|             U_TM                                                               |     0.014 |
|               N_DDR_MODE.G_NMU[0].U_M                                          |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.002 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[28].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[29].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[30].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[31].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[32].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[33].U_M                                         |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[34].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[35].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[36].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[37].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                          |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|           xsdb_memory_read_inst                                                |     0.003 |
|     dbg_2.pipelined_wishbone_debug                                             |     0.033 |
|       U0                                                                       |     0.033 |
|         ila_core_inst                                                          |     0.033 |
|           ila_trace_memory_inst                                                |     0.009 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |     0.009 |
|               inst_blk_mem_gen                                                 |     0.009 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.009 |
|                   valid.cstr                                                   |     0.009 |
|                     ramloop[0].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[1].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[2].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[3].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[4].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|           u_ila_cap_ctrl                                                       |     0.001 |
|             U_CDONE                                                            |    <0.001 |
|             U_NS0                                                              |    <0.001 |
|             U_NS1                                                              |    <0.001 |
|             u_cap_addrgen                                                      |     0.001 |
|               U_CMPRESET                                                       |    <0.001 |
|               u_cap_sample_counter                                             |    <0.001 |
|                 U_SCE                                                          |    <0.001 |
|                 U_SCMPCE                                                       |    <0.001 |
|                 U_SCRST                                                        |    <0.001 |
|                 u_scnt_cmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|               u_cap_window_counter                                             |    <0.001 |
|                 U_WCE                                                          |    <0.001 |
|                 U_WHCMPCE                                                      |    <0.001 |
|                 U_WLCMPCE                                                      |    <0.001 |
|                 u_wcnt_hcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                 u_wcnt_lcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|           u_ila_regs                                                           |     0.016 |
|             MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                              |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                               |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|             U_XSDB_SLAVE                                                       |     0.004 |
|             reg_15                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_16                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_17                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_18                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_19                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_1a                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_6                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_7                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_8                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_80                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_81                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_82                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_83                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_84                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_85                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_887                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_88d                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_890                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_9                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_srl_fff                                                        |    <0.001 |
|             reg_stream_ffd                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_stream_ffe                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|           u_ila_reset_ctrl                                                     |    <0.001 |
|             arm_detection_inst                                                 |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|             halt_detection_inst                                                |    <0.001 |
|           u_trig                                                               |     0.003 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                 DUT                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|             U_TM                                                               |     0.003 |
|               N_DDR_MODE.G_NMU[0].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|           xsdb_memory_read_inst                                                |     0.001 |
|     dbg_3.wbm_to_p2l_debug                                                     |     0.021 |
|       U0                                                                       |     0.021 |
|         ila_core_inst                                                          |     0.021 |
|           ila_trace_memory_inst                                                |     0.004 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |     0.004 |
|               inst_blk_mem_gen                                                 |     0.004 |
|                 gnbram.gnativebmg.native_blk_mem_gen                           |     0.004 |
|                   valid.cstr                                                   |     0.004 |
|                     ramloop[0].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|                     ramloop[1].ram.r                                           |     0.002 |
|                       prim_noinit.ram                                          |     0.002 |
|           u_ila_cap_ctrl                                                       |     0.001 |
|             U_CDONE                                                            |    <0.001 |
|             U_NS0                                                              |    <0.001 |
|             U_NS1                                                              |    <0.001 |
|             u_cap_addrgen                                                      |     0.001 |
|               U_CMPRESET                                                       |    <0.001 |
|               u_cap_sample_counter                                             |    <0.001 |
|                 U_SCE                                                          |    <0.001 |
|                 U_SCMPCE                                                       |    <0.001 |
|                 U_SCRST                                                        |    <0.001 |
|                 u_scnt_cmp                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|               u_cap_window_counter                                             |    <0.001 |
|                 U_WCE                                                          |    <0.001 |
|                 U_WHCMPCE                                                      |    <0.001 |
|                 U_WLCMPCE                                                      |    <0.001 |
|                 u_wcnt_hcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                 u_wcnt_lcmp                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                     DUT                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                         u_srlA                                                 |    <0.001 |
|                         u_srlB                                                 |    <0.001 |
|                         u_srlC                                                 |    <0.001 |
|                         u_srlD                                                 |    <0.001 |
|           u_ila_regs                                                           |     0.011 |
|             MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|             U_XSDB_SLAVE                                                       |     0.003 |
|             reg_15                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_16                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_17                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_18                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_19                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_1a                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_6                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_7                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_8                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_80                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_81                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_82                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_83                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_84                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_85                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_887                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_88d                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_890                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_9                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|             reg_srl_fff                                                        |    <0.001 |
|             reg_stream_ffd                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|             reg_stream_ffe                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|           u_ila_reset_ctrl                                                     |    <0.001 |
|             arm_detection_inst                                                 |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|             halt_detection_inst                                                |    <0.001 |
|           u_trig                                                               |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                 DUT                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                     u_srlA                                                     |    <0.001 |
|                     u_srlB                                                     |    <0.001 |
|                     u_srlC                                                     |    <0.001 |
|                     u_srlD                                                     |    <0.001 |
|             U_TM                                                               |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                          |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |     0.002 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                   DUT                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                       u_srlA                                                   |    <0.001 |
|                       u_srlB                                                   |    <0.001 |
|                       u_srlC                                                   |    <0.001 |
|                       u_srlD                                                   |    <0.001 |
|           xsdb_memory_read_inst                                                |    <0.001 |
|     dma_ctrl                                                                   |     0.008 |
|       dma_controller_wb_slave_0                                                |     0.004 |
|     dma_ram                                                                    |     0.093 |
|     l2p_dma                                                                    |     0.019 |
|       cmp_addr_fifo                                                            |     0.006 |
|         U0                                                                     |     0.006 |
|           U0                                                                   |     0.006 |
|             inst_fifo_gen                                                      |     0.006 |
|               gconvfifo.rf                                                     |     0.006 |
|                 grf.rf                                                         |     0.006 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                          |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.gpf.wrpf                                              |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |     0.004 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |     0.003 |
|                       inst_blk_mem_gen                                         |     0.003 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |     0.003 |
|                           valid.cstr                                           |     0.003 |
|                             ramloop[0].ram.r                                   |     0.003 |
|                               prim_noinit.ram                                  |     0.003 |
|                   rstblk                                                       |    <0.001 |
|       cmp_data_fifo                                                            |     0.006 |
|         U0                                                                     |     0.004 |
|           U0                                                                   |     0.004 |
|             inst_fifo_gen                                                      |     0.004 |
|               gconvfifo.rf                                                     |     0.004 |
|                 grf.rf                                                         |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                          |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.gpf.wrpf                                              |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |     0.002 |
|                       inst_blk_mem_gen                                         |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |     0.002 |
|                           valid.cstr                                           |     0.002 |
|                             ramloop[0].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                             ramloop[1].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                   rstblk                                                       |    <0.001 |
|     p2l_dma                                                                    |     0.008 |
|       cmp_to_wb_fifo                                                           |     0.002 |
|         gen_fifo_92bit.cmp_fifo_92x512                                         |     0.002 |
|           U0                                                                   |     0.002 |
|             inst_fifo_gen                                                      |     0.002 |
|               gconvfifo.rf                                                     |     0.002 |
|                 grf.rf                                                         |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                   |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     gr1.gr1_int.rfwft                                          |    <0.001 |
|                     gras.rsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwas.wsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                       inst_blk_mem_gen                                         |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                   |    <0.001 |
|                           valid.cstr                                           |    <0.001 |
|                             ramloop[0].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                             ramloop[1].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|                   rstblk                                                       |    <0.001 |
|     wb_master                                                                  |     0.006 |
|   dbg_hub                                                                      |     0.004 |
|     inst                                                                       |     0.004 |
|       CORE_XSDB.UUT_MASTER                                                     |     0.004 |
|         U_ICON_INTERFACE                                                       |     0.002 |
|           U_CMD1                                                               |    <0.001 |
|           U_CMD2                                                               |    <0.001 |
|           U_CMD3                                                               |    <0.001 |
|           U_CMD4                                                               |    <0.001 |
|           U_CMD5                                                               |    <0.001 |
|           U_CMD6_RD                                                            |    <0.001 |
|             U_RD_FIFO                                                          |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                            |    <0.001 |
|                 inst_fifo_gen                                                  |    <0.001 |
|                   gconvfifo.rf                                                 |    <0.001 |
|                     grf.rf                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                               |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                         gr1.rfwft                                              |    <0.001 |
|                         gras.rsts                                              |    <0.001 |
|                         rpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                         gwas.wsts                                              |    <0.001 |
|                         wpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                    |    <0.001 |
|                         gdm.dm                                                 |    <0.001 |
|                           RAM_reg_0_15_0_5                                     |    <0.001 |
|                           RAM_reg_0_15_12_15                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                    |    <0.001 |
|                       rstblk                                                   |    <0.001 |
|           U_CMD6_WR                                                            |    <0.001 |
|             U_WR_FIFO                                                          |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                            |    <0.001 |
|                 inst_fifo_gen                                                  |    <0.001 |
|                   gconvfifo.rf                                                 |    <0.001 |
|                     grf.rf                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                               |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                         gras.rsts                                              |    <0.001 |
|                         rpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                         gwas.wsts                                              |    <0.001 |
|                         wpntr                                                  |    <0.001 |
|                       gntv_or_sync_fifo.mem                                    |    <0.001 |
|                         gdm.dm                                                 |    <0.001 |
|                           RAM_reg_0_15_0_5                                     |    <0.001 |
|                           RAM_reg_0_15_12_15                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                    |    <0.001 |
|                       rstblk                                                   |    <0.001 |
|           U_CMD7_CTL                                                           |    <0.001 |
|           U_CMD7_STAT                                                          |    <0.001 |
|           U_STATIC_STATUS                                                      |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                              |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                         |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                  |    <0.001 |
|           U_RD_ABORT_FLAG                                                      |    <0.001 |
|           U_RD_REQ_FLAG                                                        |    <0.001 |
|           U_TIMER                                                              |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                          |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                     |    <0.001 |
|       CORE_XSDB.U_ICON                                                         |    <0.001 |
|         U_CMD                                                                  |    <0.001 |
|         U_STAT                                                                 |    <0.001 |
|         U_SYNC                                                                 |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                   |    <0.001 |
|   pcie_0                                                                       |     1.516 |
|     U0                                                                         |     1.516 |
|       inst                                                                     |     1.516 |
|         gt_top_i                                                               |     1.401 |
|           gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|           pipe_wrapper_i                                                       |     1.398 |
|             pipe_clock_int.pipe_clock_i                                        |     0.109 |
|             pipe_lane[0].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|               qpll_drp_i                                                       |    <0.001 |
|               qpll_wrapper_i                                                   |    <0.001 |
|             pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[0].pipe_user_i                                           |     0.001 |
|             pipe_lane[1].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[1].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[1].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[1].pipe_user_i                                           |     0.001 |
|             pipe_lane[2].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[2].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[2].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[2].pipe_user_i                                           |     0.001 |
|             pipe_lane[3].gt_wrapper_i                                          |     0.314 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[3].pipe_drp.pipe_drp_i                                   |     0.001 |
|             pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.002 |
|               rxeq_scan_i                                                      |    <0.001 |
|             pipe_lane[3].pipe_rate.pipe_rate_i                                 |     0.003 |
|             pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[3].pipe_user_i                                           |     0.001 |
|             pipe_reset.pipe_reset_i                                            |     0.001 |
|             qpll_reset.qpll_reset_i                                            |    <0.001 |
|         pcie_top_i                                                             |     0.114 |
|           axi_basic_top_i                                                      |     0.006 |
|             rx_inst                                                            |     0.005 |
|               rx_null_gen_inst                                                 |     0.001 |
|               rx_pipeline_inst                                                 |     0.004 |
|             tx_inst                                                            |    <0.001 |
|               tx_pipeline_inst                                                 |    <0.001 |
|               xhdl12.tx_thrl_ctl_inst                                          |    <0.001 |
|           pcie_7x_i                                                            |     0.102 |
|             pcie_bram_top                                                      |     0.040 |
|               pcie_brams_rx                                                    |     0.020 |
|                 brams[0].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[1].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[2].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[3].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|               pcie_brams_tx                                                    |     0.020 |
|                 brams[0].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[1].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[2].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|                 brams[3].ram                                                   |     0.005 |
|                   use_tdp.ramb36                                               |     0.005 |
|           pcie_pipe_pipeline_i                                                 |     0.006 |
|             pipe_lane_0_i                                                      |     0.001 |
|             pipe_lane_2.pipe_lane_1_i                                          |     0.001 |
|             pipe_lane_4.pipe_lane_2_i                                          |     0.001 |
|             pipe_lane_4.pipe_lane_3_i                                          |     0.001 |
|             pipe_misc_i                                                        |    <0.001 |
|         pl_phy_lnk_up_cdc                                                      |    <0.001 |
|         pl_received_hot_rst_cdc                                                |    <0.001 |
+--------------------------------------------------------------------------------+-----------+


