instruction set
bits
version
introduced
max # operand
type
design
"registers"
instruction encoding
branch evaluation
endianness
extensions
open
royalty free
alpha
64

1992
3
register register
risc
32 (including "zero")
fixed (32-bit)
condition register
bi
mvi, bwx, fix, cix
no
unknown
arm
32
armv7 and earlier
1983
3
register register
risc
16 (including pc and sp)
fixed (32-bit), thumb: fixed (16-bit), thumb-2: variable (16 and 32-bit)
condition code
bi
neon, jazelle, vfp, trustzone, lpae
unknown
no
armv8-a
64/32
armv8-a
2011
3
register register
risc
32 (including sp)
fixed (32-bit). in armv7 compatibility mode: thumb: fixed (16-bit), thumb-2: variable (16 and 32-bit), a64
condition code
bi
neon, jazelle, vfp, trustzone
unknown
no
avr32
32
rev 2
2006
2-3

risc
15
variable

big
java virtual machine
unknown
unknown
blackfin
32

2000


risc
8


little

unknown
unknown
dlx
32

1990
3

risc
32
fixed (32-bit)

big

unknown
unknown
esi-risc
16/32

2009
3
register register
risc
8-72
variable (16 or 32-bit)
compare and branch and condition register
bi
user-defined instructions
no
no
itanium (ia-64)
64

2001

register register
epic
128

condition register
bi (selectable)
intel virtualization technology
no
no
m32r
32

1997


risc
16
fixed (16- or 32-bit)

bi

unknown
unknown
motorola 68k
32

1979
2
register memory
cisc
8 data and 8 address
variable
condition register
big

unknown
unknown
mico32
32

2006
3
register register
risc
32
fixed (32-bit)
compare and branch
big
user-defined instructions
yes
yes
mips
64 (32â†’64)
5
1981
1-3
register register
risc
4-32 (including "zero")
fixed (32-bit)
condition register
bi
mdmx, mips-3d
unknown
no
mmix
64

1999
3
register register
risc
256
fixed (32-bit)

big

yes
yes
6502
8

1975
1
register memory
cisc
1
variable (8 to 32 bits)
condition register
little



65k
64 (8â†’64)

2006?
1
memory memory
cisc
1
variable (8 bits to 256 bytes)
compare and branch
little



ns320xx
32

1982
5
memory memory
cisc
8
variable huffman coded, up to 23 bytes long
condition code
little
bitblt instructions
unknown
unknown
pa-risc (hp/pa)
64 (32â†’64)
2.0
1986
3
register register
risc
32
fixed (32-bit)
compare and branch
big â†’ bi
multimedia acceleration extensions (max), max-2
no
unknown
powerpc
32/64 (32â†’64)
2.07
1991
3
register register
risc
32
fixed (32-bit), variable
condition code
big/bi
altivec, apu, vsx, cell
yes
no
s+core
16/32

2005


risc



little

unknown
unknown
sparc
64 (32â†’64)
v9
1985
3
register register
risc
32 (including "zero")
fixed (32-bit)
condition code
big â†’ bi
vis 1.0, 2.0, 3.0
yes
yes
superh (sh)
32

1990s
2
register register / register memory
risc
16
fixed (16- or 32-bit), variable
condition code (single bit)
bi

unknown
unknown
system/360 / system/370 / z/architecture
64 (32â†’64)
3
1964

register memory / memory memory
cisc
16
variable
condition code
big

unknown
unknown
vax
32

1977
6
memory memory
cisc
16
variable
compare and branch
little
vax vector architecture
unknown
unknown
x86
32 (16â†’32)

1978
2
register memory
cisc
8 (including sp and bp)
variable
condition code
little
mmx, 3dnow!, sse, pae
no
no
x86-64
64 (32â†’64)

2003
2 (integer) 3 (avx)
register memory
cisc
16 (including sp and bp)
variable
condition code
little
mmx, 3dnow!, pae, avx, aes, fma
no
no
z80
8

1976
2
register memory
cisc
8
variable (8 to 32 bits)
condition register
little



xilinx spartan
4â†’48â†’56

2005
1
condition code
fpga
1
variable (up to 768 bytes)
condition register
little



crusoe
32

2000
1
register register
vliw
64
variable (64 or 128 bits)
condition code
little



architecture
bits
version
introduced
max # operands
type
design
registers
instruction encoding
branch evaluation
endianness
extensions
open
royalty free
