Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 11:19:13 2024
| Host         : LAPTOP-2P71OMBV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file geofence_timing_summary_routed.rpt -pb geofence_timing_summary_routed.pb -rpx geofence_timing_summary_routed.rpx -warn_on_violation
| Design       : geofence
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            is_inside
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.993ns  (logic 2.703ns (67.680%)  route 1.291ns (32.320%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  valid_reg_lopt_replica/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  valid_reg_lopt_replica/Q
                         net (fo=1, routed)           1.291     1.560    valid_reg_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.993 r  is_inside_OBUF_inst/O
                         net (fo=0)                   0.000     3.993    is_inside
    U16                                                               r  is_inside (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.968ns  (logic 2.720ns (68.532%)  route 1.249ns (31.468%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  valid_reg/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  valid_reg/Q
                         net (fo=1, routed)           1.249     1.518    is_inside_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     3.968 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.968    valid
    P18                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.221ns  (logic 0.428ns (19.275%)  route 1.793ns (80.725%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 f  cnt_reg[0]/Q
                         net (fo=7, routed)           0.596     0.865    cnt[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.053     0.918 f  curr_state[3]_i_2/O
                         net (fo=5, routed)           0.779     1.697    data0[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.053     1.750 r  curr_state[0]_i_3/O
                         net (fo=1, routed)           0.418     2.168    curr_state[0]_i_3_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.053     2.221 r  curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.221    next_state[0]
    SLICE_X2Y3           FDCE                                         r  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.820ns  (logic 0.428ns (23.519%)  route 1.392ns (76.481%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  vector_cnt_reg[1]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  vector_cnt_reg[1]/Q
                         net (fo=6, routed)           0.724     0.993    vector_cnt[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.053     1.046 r  curr_state[1]_i_2/O
                         net (fo=3, routed)           0.530     1.576    curr_state[1]_i_2_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.053     1.629 r  curr_state[2]_i_2/O
                         net (fo=1, routed)           0.138     1.767    curr_state[2]_i_2_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.053     1.820 r  curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    next_state[2]
    SLICE_X2Y2           FDCE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            curr_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.796ns  (logic 0.814ns (45.331%)  route 0.982ns (54.669%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.796    reset_IBUF
    SLICE_X2Y3           FDCE                                         f  curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            curr_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.796ns  (logic 0.814ns (45.331%)  route 0.982ns (54.669%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.796    reset_IBUF
    SLICE_X2Y3           FDCE                                         f  curr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            curr_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.784ns  (logic 0.390ns (21.859%)  route 1.394ns (78.141%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.596     0.865    cnt[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.053     0.918 r  curr_state[3]_i_2/O
                         net (fo=5, routed)           0.551     1.468    data0[1]
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.068     1.536 r  curr_state[3]_i_1/O
                         net (fo=1, routed)           0.248     1.784    next_state[3]
    SLICE_X2Y3           FDCE                                         r  curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.775ns  (logic 0.615ns (34.641%)  route 1.160ns (65.359%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  curr_state_reg[3]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.282     0.282 f  curr_state_reg[3]/Q
                         net (fo=9, routed)           0.588     0.870    curr_state[3]
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.163     1.033 r  cnt[2]_i_2/O
                         net (fo=3, routed)           0.572     1.605    cnt[2]_i_2_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I4_O)        0.170     1.775 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    cnt[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            curr_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.692ns  (logic 0.814ns (48.097%)  route 0.878ns (51.903%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.878     1.692    reset_IBUF
    SLICE_X2Y2           FDCE                                         f  curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            curr_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.692ns  (logic 0.814ns (48.097%)  route 0.878ns (51.903%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.878     1.692    reset_IBUF
    SLICE_X2Y2           FDCE                                         f  curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vector_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vector_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.688%)  route 0.140ns (52.312%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  vector_cnt_reg[1]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vector_cnt_reg[1]/Q
                         net (fo=6, routed)           0.140     0.240    vector_cnt[1]
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.028     0.268 r  vector_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.268    vector_cnt[1]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  vector_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vector_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.129ns (47.882%)  route 0.140ns (52.118%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  vector_cnt_reg[1]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vector_cnt_reg[1]/Q
                         net (fo=6, routed)           0.140     0.240    vector_cnt[1]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.029     0.269 r  vector_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.269    vector_cnt[2]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  vector_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (41.963%)  route 0.177ns (58.037%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.177     0.277    cnt[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.028     0.305 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    cnt[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.435%)  route 0.181ns (58.565%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.181     0.281    cnt[1]
    SLICE_X0Y2           LUT6 (Prop_lut6_I2_O)        0.028     0.309 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    cnt[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.128ns (41.262%)  route 0.182ns (58.738%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.182     0.282    cnt[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.028     0.310 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    cnt[1]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.146ns (45.942%)  route 0.172ns (54.058%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  curr_state_reg[0]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  curr_state_reg[0]/Q
                         net (fo=15, routed)          0.172     0.290    curr_state[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.028     0.318 r  curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    next_state[2]
    SLICE_X2Y2           FDCE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.146ns (45.832%)  route 0.173ns (54.168%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE                         0.000     0.000 r  curr_state_reg[2]/C
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  curr_state_reg[2]/Q
                         net (fo=13, routed)          0.173     0.291    curr_state[2]
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.028     0.319 r  curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    next_state[1]
    SLICE_X2Y2           FDCE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vector_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vector_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.128ns (37.037%)  route 0.218ns (62.963%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  vector_cnt_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vector_cnt_reg[0]/Q
                         net (fo=7, routed)           0.218     0.318    vector_cnt[0]
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.028     0.346 r  vector_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.346    vector_cnt[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  vector_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.156ns (43.127%)  route 0.206ns (56.873%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.150     0.250    cnt[1]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.028     0.278 r  curr_state[0]_i_2/O
                         net (fo=1, routed)           0.056     0.334    curr_state[0]_i_2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I1_O)        0.028     0.362 r  curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    next_state[0]
    SLICE_X2Y3           FDCE                                         r  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.146ns (40.091%)  route 0.218ns (59.909%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  curr_state_reg[0]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.118     0.118 f  curr_state_reg[0]/Q
                         net (fo=15, routed)          0.218     0.336    curr_state[0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.028     0.364 r  valid_i_2/O
                         net (fo=2, routed)           0.000     0.364    valid_i_2_n_0
    SLICE_X1Y3           FDRE                                         r  valid_reg/D
  -------------------------------------------------------------------    -------------------





