\doxysection{Base address of AHB2 peripherals }
\hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}{}\label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}


Base addresses of peripherals connected on AHB2 Bus.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacc5993e6802a9ea01a826c0b9bf6884b}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+BASEADDR}}~0x50000000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8c34a1224f2552c228f62f510fd1b8a3}{DCMI\+\_\+\+BASEADDR}}~0x50050000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad7868cc1c34eb23d4dd3d691c2fd7fc7}{CRYP\+\_\+\+BASEADDR}}~0x50060000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacdf5671b42e70641a192935ce1dfa25f}{HASH\+\_\+\+BASEADDR}}~0x50060400\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gafc4cb5b290097a3180d47bf94196a5a1}{RNG\+\_\+\+BASEADDR}}~0x50060800\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga481f608cba4f01a3f5278964c753613a}{FSMC\+\_\+\+CR\+\_\+\+BASEADDR}}~0x\+A0000000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacc5993e6802a9ea01a826c0b9bf6884b}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+BASEADDR}}~0x50000000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8c34a1224f2552c228f62f510fd1b8a3}{DCMI\+\_\+\+BASEADDR}}~0x50050000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad7868cc1c34eb23d4dd3d691c2fd7fc7}{CRYP\+\_\+\+BASEADDR}}~0x50060000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacdf5671b42e70641a192935ce1dfa25f}{HASH\+\_\+\+BASEADDR}}~0x50060400\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gafc4cb5b290097a3180d47bf94196a5a1}{RNG\+\_\+\+BASEADDR}}~0x50060800\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga481f608cba4f01a3f5278964c753613a}{FSMC\+\_\+\+CR\+\_\+\+BASEADDR}}~0x\+A0000000\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base addresses of peripherals connected on AHB2 Bus. 



\label{doc-define-members}
\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad7868cc1c34eb23d4dd3d691c2fd7fc7}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!CRYP\_BASEADDR@{CRYP\_BASEADDR}}
\index{CRYP\_BASEADDR@{CRYP\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{CRYP\_BASEADDR}{CRYP\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad7868cc1c34eb23d4dd3d691c2fd7fc7} 
\#define CRYP\+\_\+\+BASEADDR~0x50060000\+UL}

Cryptographic Processor (CRYP) Peripheral base address 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00092}{92}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad7868cc1c34eb23d4dd3d691c2fd7fc7}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!CRYP\_BASEADDR@{CRYP\_BASEADDR}}
\index{CRYP\_BASEADDR@{CRYP\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{CRYP\_BASEADDR}{CRYP\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gad7868cc1c34eb23d4dd3d691c2fd7fc7} 
\#define CRYP\+\_\+\+BASEADDR~0x50060000\+UL}

Cryptographic Processor (CRYP) Peripheral base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00092}{92}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8c34a1224f2552c228f62f510fd1b8a3}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!DCMI\_BASEADDR@{DCMI\_BASEADDR}}
\index{DCMI\_BASEADDR@{DCMI\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{DCMI\_BASEADDR}{DCMI\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8c34a1224f2552c228f62f510fd1b8a3} 
\#define DCMI\+\_\+\+BASEADDR~0x50050000\+UL}

Digital Camera Interface (DCMI) Peripheral base address 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00091}{91}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8c34a1224f2552c228f62f510fd1b8a3}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!DCMI\_BASEADDR@{DCMI\_BASEADDR}}
\index{DCMI\_BASEADDR@{DCMI\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{DCMI\_BASEADDR}{DCMI\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga8c34a1224f2552c228f62f510fd1b8a3} 
\#define DCMI\+\_\+\+BASEADDR~0x50050000\+UL}

Digital Camera Interface (DCMI) Peripheral base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00091}{91}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga481f608cba4f01a3f5278964c753613a}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!FSMC\_CR\_BASEADDR@{FSMC\_CR\_BASEADDR}}
\index{FSMC\_CR\_BASEADDR@{FSMC\_CR\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{FSMC\_CR\_BASEADDR}{FSMC\_CR\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga481f608cba4f01a3f5278964c753613a} 
\#define FSMC\+\_\+\+CR\+\_\+\+BASEADDR~0x\+A0000000\+UL}

Flexible Memory Controller (FMC) Peripheral base address 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00095}{95}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga481f608cba4f01a3f5278964c753613a}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!FSMC\_CR\_BASEADDR@{FSMC\_CR\_BASEADDR}}
\index{FSMC\_CR\_BASEADDR@{FSMC\_CR\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{FSMC\_CR\_BASEADDR}{FSMC\_CR\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_ga481f608cba4f01a3f5278964c753613a} 
\#define FSMC\+\_\+\+CR\+\_\+\+BASEADDR~0x\+A0000000\+UL}

Flexible Memory Controller (FMC) Peripheral base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00095}{95}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacdf5671b42e70641a192935ce1dfa25f}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!HASH\_BASEADDR@{HASH\_BASEADDR}}
\index{HASH\_BASEADDR@{HASH\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{HASH\_BASEADDR}{HASH\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacdf5671b42e70641a192935ce1dfa25f} 
\#define HASH\+\_\+\+BASEADDR~0x50060400\+UL}

Hash Processor (HASH) Peripheral base address 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00093}{93}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacdf5671b42e70641a192935ce1dfa25f}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!HASH\_BASEADDR@{HASH\_BASEADDR}}
\index{HASH\_BASEADDR@{HASH\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{HASH\_BASEADDR}{HASH\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacdf5671b42e70641a192935ce1dfa25f} 
\#define HASH\+\_\+\+BASEADDR~0x50060400\+UL}

Hash Processor (HASH) Peripheral base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00093}{93}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gafc4cb5b290097a3180d47bf94196a5a1}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!RNG\_BASEADDR@{RNG\_BASEADDR}}
\index{RNG\_BASEADDR@{RNG\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{RNG\_BASEADDR}{RNG\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gafc4cb5b290097a3180d47bf94196a5a1} 
\#define RNG\+\_\+\+BASEADDR~0x50060800\+UL}

Random Number Generator (RNG) Peripheral base address 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00094}{94}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gafc4cb5b290097a3180d47bf94196a5a1}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!RNG\_BASEADDR@{RNG\_BASEADDR}}
\index{RNG\_BASEADDR@{RNG\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{RNG\_BASEADDR}{RNG\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gafc4cb5b290097a3180d47bf94196a5a1} 
\#define RNG\+\_\+\+BASEADDR~0x50060800\+UL}

Random Number Generator (RNG) Peripheral base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00094}{94}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacc5993e6802a9ea01a826c0b9bf6884b}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!USB\_OTG\_FS\_BASEADDR@{USB\_OTG\_FS\_BASEADDR}}
\index{USB\_OTG\_FS\_BASEADDR@{USB\_OTG\_FS\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FS\_BASEADDR}{USB\_OTG\_FS\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacc5993e6802a9ea01a826c0b9bf6884b} 
\#define USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+BASEADDR~0x50000000\+UL}

USB On-\/\+The-\/\+Go Full Speed (USB OTG FS) Peripheral base address 

Definition at line \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source_l00090}{90}} of file \mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacc5993e6802a9ea01a826c0b9bf6884b}\index{Base address of AHB2 peripherals@{Base address of AHB2 peripherals}!USB\_OTG\_FS\_BASEADDR@{USB\_OTG\_FS\_BASEADDR}}
\index{USB\_OTG\_FS\_BASEADDR@{USB\_OTG\_FS\_BASEADDR}!Base address of AHB2 peripherals@{Base address of AHB2 peripherals}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FS\_BASEADDR}{USB\_OTG\_FS\_BASEADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s_gacc5993e6802a9ea01a826c0b9bf6884b} 
\#define USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+BASEADDR~0x50000000\+UL}

USB On-\/\+The-\/\+Go Full Speed (USB OTG FS) Peripheral base address 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00090}{90}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

