TimeQuest Timing Analyzer report for top
Thu Nov 12 20:29:49 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_i'
 13. Slow Model Hold: 'clk_i'
 14. Slow Model Minimum Pulse Width: 'clk_i'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk_i'
 25. Fast Model Hold: 'clk_i'
 26. Fast Model Minimum Pulse Width: 'clk_i'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Nov 12 20:29:49 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk_i      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.97 MHz ; 55.97 MHz       ; clk_i      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk_i ; 1.066 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk_i ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk_i ; 7.436 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_i'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.100      ; 8.994      ;
; 1.066 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 9.012      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.099      ; 8.984      ;
; 1.075 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 9.002      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.102      ; 8.975      ;
; 1.087 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[0] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.993      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.101      ; 8.965      ;
; 1.096 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.983      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.100      ; 8.960      ;
; 1.100 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.118      ; 8.978      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.102      ; 8.941      ;
; 1.121 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[3] ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.120      ; 8.959      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg9  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg8  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg7  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg6  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg5  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg4  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg3  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg2  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg1  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_address_reg0  ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 10.000       ; 0.099      ; 8.890      ;
; 1.169 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~portb_we_reg        ; clk_i        ; clk_i       ; 10.000       ; 0.117      ; 8.908      ;
; 1.190 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg11 ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.889      ;
; 1.190 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~portb_address_reg10 ; clk_i        ; clk_i       ; 10.000       ; 0.119      ; 8.889      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_i'                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.901      ;
; 0.618 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.904      ;
; 0.622 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.913      ;
; 0.627 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.913      ;
; 0.629 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.919      ;
; 0.635 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.921      ;
; 0.691 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.977      ;
; 0.764 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.051      ;
; 0.768 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.054      ;
; 0.768 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[8]                         ; top:dut|gpo:GPO|sev_segment3_o[0]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.054      ;
; 0.770 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.057      ;
; 0.777 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.063      ;
; 0.833 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|IllegalInst                         ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.119      ;
; 0.846 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.132      ;
; 0.851 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.137      ;
; 0.878 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.164      ;
; 0.965 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.251      ;
; 0.972 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.259      ;
; 0.976 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.263      ;
; 1.007 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.293      ;
; 1.015 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.301      ;
; 1.021 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.307      ;
; 1.024 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.310      ;
; 1.173 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.459      ;
; 1.173 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|IllegalInst                         ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.459      ;
; 1.197 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[2]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 1.488      ;
; 1.264 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.550      ;
; 1.283 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[13]                        ; top:dut|gpo:GPO|sev_segment4_o[1]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.001      ; 1.570      ;
; 1.295 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[6]                         ; top:dut|gpo:GPO|sev_segment2_o[2]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.581      ;
; 1.296 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[7]                         ; top:dut|gpo:GPO|sev_segment2_o[3]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.582      ;
; 1.323 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.609      ;
; 1.323 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|IllegalInst                         ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.609      ;
; 1.382 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|mem_rd_stb_o                        ; clk_i        ; clk_i       ; 0.000        ; -0.006     ; 1.662      ;
; 1.436 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|mem_wr_stb_o                        ; clk_i        ; clk_i       ; 0.000        ; -0.006     ; 1.716      ;
; 1.489 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~67  ; top:dut|cpu:CPU|datapath:datapath_inst|RegPC[15]                         ; clk_i        ; clk_i       ; 0.000        ; -0.006     ; 1.769      ;
; 1.511 ; top:dut|cpu:CPU|control:control_inst|IllegalInst                          ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.797      ;
; 1.523 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[10]                        ; top:dut|gpo:GPO|sev_segment3_o[2]                                        ; clk_i        ; clk_i       ; 0.000        ; -0.003     ; 1.806      ;
; 1.527 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[4]                        ; clk_i        ; clk_i       ; 0.000        ; 0.003      ; 1.816      ;
; 1.528 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[11]                       ; clk_i        ; clk_i       ; 0.000        ; 0.003      ; 1.817      ;
; 1.535 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[5]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 1.826      ;
; 1.538 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[15]                       ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 1.829      ;
; 1.547 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.833      ;
; 1.557 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[7]                        ; clk_i        ; clk_i       ; 0.000        ; 0.004      ; 1.847      ;
; 1.585 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[10]                       ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 1.876      ;
; 1.593 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~134 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[2]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 1.884      ;
; 1.597 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~57  ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[5]                        ; clk_i        ; clk_i       ; 0.000        ; 0.010      ; 1.893      ;
; 1.612 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~113 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[13]                       ; clk_i        ; clk_i       ; 0.000        ; -0.003     ; 1.895      ;
; 1.633 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level             ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~87 ; clk_i        ; clk_i       ; 0.000        ; -0.010     ; 1.909      ;
; 1.633 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; -0.007     ; 1.912      ;
; 1.660 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; -0.005     ; 1.941      ;
; 1.675 ; top:dut|cpu:CPU|control:control_inst|mem_rd_stb_o                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegAIdx[3]                        ; clk_i        ; clk_i       ; 0.000        ; -0.001     ; 1.960      ;
; 1.695 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[2]                         ; top:dut|gpo:GPO|sev_segment1_o[2]                                        ; clk_i        ; clk_i       ; 0.000        ; -0.004     ; 1.977      ;
; 1.707 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[3]                         ; top:dut|gpo:GPO|sev_segment1_o[3]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 1.993      ;
; 1.757 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[5]                       ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.001      ; 2.044      ;
; 1.777 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~73  ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[5]                        ; clk_i        ; clk_i       ; 0.000        ; 0.010      ; 2.073      ;
; 1.783 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~142 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[10]                       ; clk_i        ; clk_i       ; 0.000        ; 0.002      ; 2.071      ;
; 1.784 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level             ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~85 ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 2.070      ;
; 1.785 ; top:dut|cpu:CPU|datapath:datapath_inst|RegAIdx[0]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[2]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 2.076      ;
+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_i'                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; in_i[*]   ; clk_i      ; 0.372  ; 0.372  ; Rise       ; clk_i           ;
;  in_i[0]  ; clk_i      ; 0.045  ; 0.045  ; Rise       ; clk_i           ;
;  in_i[1]  ; clk_i      ; -0.369 ; -0.369 ; Rise       ; clk_i           ;
;  in_i[2]  ; clk_i      ; -0.124 ; -0.124 ; Rise       ; clk_i           ;
;  in_i[3]  ; clk_i      ; 0.320  ; 0.320  ; Rise       ; clk_i           ;
;  in_i[4]  ; clk_i      ; 0.372  ; 0.372  ; Rise       ; clk_i           ;
;  in_i[5]  ; clk_i      ; 0.199  ; 0.199  ; Rise       ; clk_i           ;
;  in_i[6]  ; clk_i      ; -0.380 ; -0.380 ; Rise       ; clk_i           ;
;  in_i[7]  ; clk_i      ; -0.406 ; -0.406 ; Rise       ; clk_i           ;
;  in_i[8]  ; clk_i      ; -0.455 ; -0.455 ; Rise       ; clk_i           ;
;  in_i[9]  ; clk_i      ; -0.450 ; -0.450 ; Rise       ; clk_i           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; in_i[*]   ; clk_i      ; 0.703  ; 0.703  ; Rise       ; clk_i           ;
;  in_i[0]  ; clk_i      ; 0.203  ; 0.203  ; Rise       ; clk_i           ;
;  in_i[1]  ; clk_i      ; 0.617  ; 0.617  ; Rise       ; clk_i           ;
;  in_i[2]  ; clk_i      ; 0.372  ; 0.372  ; Rise       ; clk_i           ;
;  in_i[3]  ; clk_i      ; -0.072 ; -0.072 ; Rise       ; clk_i           ;
;  in_i[4]  ; clk_i      ; -0.124 ; -0.124 ; Rise       ; clk_i           ;
;  in_i[5]  ; clk_i      ; 0.049  ; 0.049  ; Rise       ; clk_i           ;
;  in_i[6]  ; clk_i      ; 0.628  ; 0.628  ; Rise       ; clk_i           ;
;  in_i[7]  ; clk_i      ; 0.654  ; 0.654  ; Rise       ; clk_i           ;
;  in_i[8]  ; clk_i      ; 0.703  ; 0.703  ; Rise       ; clk_i           ;
;  in_i[9]  ; clk_i      ; 0.698  ; 0.698  ; Rise       ; clk_i           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; out_o[*]   ; clk_i      ; 11.195 ; 11.195 ; Rise       ; clk_i           ;
;  out_o[0]  ; clk_i      ; 9.441  ; 9.441  ; Rise       ; clk_i           ;
;  out_o[1]  ; clk_i      ; 9.127  ; 9.127  ; Rise       ; clk_i           ;
;  out_o[2]  ; clk_i      ; 9.470  ; 9.470  ; Rise       ; clk_i           ;
;  out_o[3]  ; clk_i      ; 9.475  ; 9.475  ; Rise       ; clk_i           ;
;  out_o[4]  ; clk_i      ; 9.514  ; 9.514  ; Rise       ; clk_i           ;
;  out_o[5]  ; clk_i      ; 9.492  ; 9.492  ; Rise       ; clk_i           ;
;  out_o[6]  ; clk_i      ; 9.491  ; 9.491  ; Rise       ; clk_i           ;
;  out_o[7]  ; clk_i      ; 10.180 ; 10.180 ; Rise       ; clk_i           ;
;  out_o[8]  ; clk_i      ; 11.100 ; 11.100 ; Rise       ; clk_i           ;
;  out_o[9]  ; clk_i      ; 10.013 ; 10.013 ; Rise       ; clk_i           ;
;  out_o[10] ; clk_i      ; 10.478 ; 10.478 ; Rise       ; clk_i           ;
;  out_o[11] ; clk_i      ; 9.761  ; 9.761  ; Rise       ; clk_i           ;
;  out_o[12] ; clk_i      ; 11.009 ; 11.009 ; Rise       ; clk_i           ;
;  out_o[13] ; clk_i      ; 11.195 ; 11.195 ; Rise       ; clk_i           ;
;  out_o[14] ; clk_i      ; 9.706  ; 9.706  ; Rise       ; clk_i           ;
;  out_o[15] ; clk_i      ; 9.708  ; 9.708  ; Rise       ; clk_i           ;
;  out_o[16] ; clk_i      ; 9.758  ; 9.758  ; Rise       ; clk_i           ;
;  out_o[17] ; clk_i      ; 9.745  ; 9.745  ; Rise       ; clk_i           ;
;  out_o[18] ; clk_i      ; 10.075 ; 10.075 ; Rise       ; clk_i           ;
;  out_o[19] ; clk_i      ; 10.053 ; 10.053 ; Rise       ; clk_i           ;
;  out_o[20] ; clk_i      ; 10.050 ; 10.050 ; Rise       ; clk_i           ;
;  out_o[21] ; clk_i      ; 10.327 ; 10.327 ; Rise       ; clk_i           ;
;  out_o[22] ; clk_i      ; 10.812 ; 10.812 ; Rise       ; clk_i           ;
;  out_o[23] ; clk_i      ; 10.461 ; 10.461 ; Rise       ; clk_i           ;
;  out_o[24] ; clk_i      ; 10.241 ; 10.241 ; Rise       ; clk_i           ;
;  out_o[25] ; clk_i      ; 9.903  ; 9.903  ; Rise       ; clk_i           ;
;  out_o[26] ; clk_i      ; 10.314 ; 10.314 ; Rise       ; clk_i           ;
;  out_o[27] ; clk_i      ; 10.638 ; 10.638 ; Rise       ; clk_i           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; out_o[*]   ; clk_i      ; 7.873 ; 7.873 ; Rise       ; clk_i           ;
;  out_o[0]  ; clk_i      ; 8.366 ; 8.366 ; Rise       ; clk_i           ;
;  out_o[1]  ; clk_i      ; 8.052 ; 8.052 ; Rise       ; clk_i           ;
;  out_o[2]  ; clk_i      ; 8.390 ; 8.390 ; Rise       ; clk_i           ;
;  out_o[3]  ; clk_i      ; 8.400 ; 8.400 ; Rise       ; clk_i           ;
;  out_o[4]  ; clk_i      ; 8.395 ; 8.395 ; Rise       ; clk_i           ;
;  out_o[5]  ; clk_i      ; 8.412 ; 8.412 ; Rise       ; clk_i           ;
;  out_o[6]  ; clk_i      ; 8.408 ; 8.408 ; Rise       ; clk_i           ;
;  out_o[7]  ; clk_i      ; 8.703 ; 8.703 ; Rise       ; clk_i           ;
;  out_o[8]  ; clk_i      ; 9.623 ; 9.623 ; Rise       ; clk_i           ;
;  out_o[9]  ; clk_i      ; 9.221 ; 9.221 ; Rise       ; clk_i           ;
;  out_o[10] ; clk_i      ; 9.007 ; 9.007 ; Rise       ; clk_i           ;
;  out_o[11] ; clk_i      ; 8.972 ; 8.972 ; Rise       ; clk_i           ;
;  out_o[12] ; clk_i      ; 9.172 ; 9.172 ; Rise       ; clk_i           ;
;  out_o[13] ; clk_i      ; 9.717 ; 9.717 ; Rise       ; clk_i           ;
;  out_o[14] ; clk_i      ; 8.030 ; 8.030 ; Rise       ; clk_i           ;
;  out_o[15] ; clk_i      ; 8.403 ; 8.403 ; Rise       ; clk_i           ;
;  out_o[16] ; clk_i      ; 8.446 ; 8.446 ; Rise       ; clk_i           ;
;  out_o[17] ; clk_i      ; 8.443 ; 8.443 ; Rise       ; clk_i           ;
;  out_o[18] ; clk_i      ; 8.753 ; 8.753 ; Rise       ; clk_i           ;
;  out_o[19] ; clk_i      ; 8.748 ; 8.748 ; Rise       ; clk_i           ;
;  out_o[20] ; clk_i      ; 8.746 ; 8.746 ; Rise       ; clk_i           ;
;  out_o[21] ; clk_i      ; 8.085 ; 8.085 ; Rise       ; clk_i           ;
;  out_o[22] ; clk_i      ; 8.780 ; 8.780 ; Rise       ; clk_i           ;
;  out_o[23] ; clk_i      ; 8.226 ; 8.226 ; Rise       ; clk_i           ;
;  out_o[24] ; clk_i      ; 8.212 ; 8.212 ; Rise       ; clk_i           ;
;  out_o[25] ; clk_i      ; 7.873 ; 7.873 ; Rise       ; clk_i           ;
;  out_o[26] ; clk_i      ; 8.068 ; 8.068 ; Rise       ; clk_i           ;
;  out_o[27] ; clk_i      ; 8.608 ; 8.608 ; Rise       ; clk_i           ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk_i ; 6.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk_i ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk_i ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_i'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~58 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.215 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~74 ; clk_i        ; clk_i       ; 10.000       ; -0.069     ; 3.748      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.346 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~90 ; clk_i        ; clk_i       ; 10.000       ; -0.076     ; 3.610      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.347 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~26 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.608      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.348 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a6~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~42 ; clk_i        ; clk_i       ; 10.000       ; -0.077     ; 3.607      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.420 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~70 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.532      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.422 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~54 ; clk_i        ; clk_i       ; 10.000       ; -0.080     ; 3.530      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg4  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg5  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg6  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg7  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg8  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg9  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg10 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.424 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg11 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~22 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.526      ;
; 6.426 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg0  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~38 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.524      ;
; 6.426 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg1  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~38 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.524      ;
; 6.426 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg2  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~38 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.524      ;
; 6.426 ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a2~porta_address_reg3  ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~38 ; clk_i        ; clk_i       ; 10.000       ; -0.082     ; 3.524      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_i'                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level             ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.401      ;
; 0.275 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.427      ;
; 0.323 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[8]                         ; top:dut|gpo:GPO|sev_segment3_o[0]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[0]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[1]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[3]    ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.484      ;
; 0.335 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.487      ;
; 0.348 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|IllegalInst                         ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.500      ;
; 0.357 ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:4:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:6:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:2:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:8:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:0:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:9:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:5:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.519      ;
; 0.375 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|CaptureFFs[3]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|CaptureFFs[2]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:7:spikefilter|Level            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.529      ;
; 0.448 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|IllegalInst                         ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.600      ;
; 0.460 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[2]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 0.617      ;
; 0.462 ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.614      ;
; 0.502 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|IllegalInst                         ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.654      ;
; 0.517 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[13]                        ; top:dut|gpo:GPO|sev_segment4_o[1]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.001      ; 0.670      ;
; 0.524 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[6]                         ; top:dut|gpo:GPO|sev_segment2_o[2]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[7]                         ; top:dut|gpo:GPO|sev_segment2_o[3]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.676      ;
; 0.528 ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                             ; top:dut|cpu:CPU|control:control_inst|mem_rd_stb_o                        ; clk_i        ; clk_i       ; 0.000        ; -0.005     ; 0.675      ;
; 0.551 ; top:dut|cpu:CPU|control:control_inst|IllegalInst                          ; top:dut|cpu:CPU|control:control_inst|Cycle[0]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.703      ;
; 0.555 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|mem_wr_stb_o                        ; clk_i        ; clk_i       ; 0.000        ; -0.005     ; 0.702      ;
; 0.565 ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                             ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.717      ;
; 0.583 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[4]                        ; clk_i        ; clk_i       ; 0.000        ; 0.003      ; 0.738      ;
; 0.583 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[11]                       ; clk_i        ; clk_i       ; 0.000        ; 0.003      ; 0.738      ;
; 0.588 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[5]                        ; clk_i        ; clk_i       ; 0.000        ; 0.004      ; 0.744      ;
; 0.589 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[10]                       ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 0.746      ;
; 0.591 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[15]                       ; clk_i        ; clk_i       ; 0.000        ; 0.004      ; 0.747      ;
; 0.594 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[10]                        ; top:dut|gpo:GPO|sev_segment3_o[2]                                        ; clk_i        ; clk_i       ; 0.000        ; -0.006     ; 0.740      ;
; 0.600 ; top:dut|cpu:CPU|datapath:datapath_inst|RegBIdx[2]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[7]                        ; clk_i        ; clk_i       ; 0.000        ; 0.004      ; 0.756      ;
; 0.606 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~67  ; top:dut|cpu:CPU|datapath:datapath_inst|RegPC[15]                         ; clk_i        ; clk_i       ; 0.000        ; -0.005     ; 0.753      ;
; 0.614 ; top:dut|gpi:GPI|spikefilter:\spikefilters:3:spikefilter|Level             ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~87 ; clk_i        ; clk_i       ; 0.000        ; -0.008     ; 0.758      ;
; 0.627 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~134 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[2]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 0.784      ;
; 0.631 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~57  ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[5]                        ; clk_i        ; clk_i       ; 0.000        ; 0.008      ; 0.791      ;
; 0.643 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|Level             ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~85 ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~113 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[13]                       ; clk_i        ; clk_i       ; 0.000        ; -0.003     ; 0.793      ;
; 0.646 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[3]                         ; top:dut|gpo:GPO|sev_segment1_o[3]                                        ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.798      ;
; 0.648 ; top:dut|cpu:CPU|control:control_inst|mem_rd_stb_o                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegAIdx[3]                        ; clk_i        ; clk_i       ; 0.000        ; -0.001     ; 0.799      ;
; 0.649 ; top:dut|cpu:CPU|datapath:datapath_inst|RegOpcode[5]                       ; top:dut|cpu:CPU|control:control_inst|Cycle[2]                            ; clk_i        ; clk_i       ; 0.000        ; 0.001      ; 0.802      ;
; 0.659 ; top:dut|cpu:CPU|datapath:datapath_inst|RegAIdx[0]                         ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[2]                        ; clk_i        ; clk_i       ; 0.000        ; 0.005      ; 0.816      ;
; 0.660 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~73  ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpB[5]                        ; clk_i        ; clk_i       ; 0.000        ; 0.008      ; 0.820      ;
; 0.664 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~81  ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[13]                       ; clk_i        ; clk_i       ; 0.000        ; 0.004      ; 0.820      ;
; 0.666 ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[1]     ; top:dut|gpi:GPI|spikefilter:\spikefilters:1:spikefilter|CaptureFFs[2]    ; clk_i        ; clk_i       ; 0.000        ; -0.006     ; 0.812      ;
; 0.673 ; top:dut|cpu:CPU|datapath:datapath_inst|reg_file:thereg_file|registers~145 ; top:dut|cpu:CPU|datapath:datapath_inst|RegTmpA[13]                       ; clk_i        ; clk_i       ; 0.000        ; -0.003     ; 0.822      ;
; 0.679 ; top:dut|cpu:CPU|control:control_inst|IllegalInst                          ; top:dut|cpu:CPU|control:control_inst|Cycle[1]                            ; clk_i        ; clk_i       ; 0.000        ; 0.000      ; 0.831      ;
+-------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_i'                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                            ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk_i ; Fall       ; top:dut|Ram:RAM|altsyncram:mem_rtl_0|altsyncram_amh1:auto_generated|altsyncram_c9l1:altsyncram1|ram_block2a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; in_i[*]   ; clk_i      ; -0.297 ; -0.297 ; Rise       ; clk_i           ;
;  in_i[0]  ; clk_i      ; -0.492 ; -0.492 ; Rise       ; clk_i           ;
;  in_i[1]  ; clk_i      ; -0.660 ; -0.660 ; Rise       ; clk_i           ;
;  in_i[2]  ; clk_i      ; -0.578 ; -0.578 ; Rise       ; clk_i           ;
;  in_i[3]  ; clk_i      ; -0.315 ; -0.315 ; Rise       ; clk_i           ;
;  in_i[4]  ; clk_i      ; -0.297 ; -0.297 ; Rise       ; clk_i           ;
;  in_i[5]  ; clk_i      ; -0.399 ; -0.399 ; Rise       ; clk_i           ;
;  in_i[6]  ; clk_i      ; -0.671 ; -0.671 ; Rise       ; clk_i           ;
;  in_i[7]  ; clk_i      ; -0.695 ; -0.695 ; Rise       ; clk_i           ;
;  in_i[8]  ; clk_i      ; -0.720 ; -0.720 ; Rise       ; clk_i           ;
;  in_i[9]  ; clk_i      ; -0.716 ; -0.716 ; Rise       ; clk_i           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; in_i[*]   ; clk_i      ; 0.840 ; 0.840 ; Rise       ; clk_i           ;
;  in_i[0]  ; clk_i      ; 0.612 ; 0.612 ; Rise       ; clk_i           ;
;  in_i[1]  ; clk_i      ; 0.780 ; 0.780 ; Rise       ; clk_i           ;
;  in_i[2]  ; clk_i      ; 0.698 ; 0.698 ; Rise       ; clk_i           ;
;  in_i[3]  ; clk_i      ; 0.435 ; 0.435 ; Rise       ; clk_i           ;
;  in_i[4]  ; clk_i      ; 0.417 ; 0.417 ; Rise       ; clk_i           ;
;  in_i[5]  ; clk_i      ; 0.519 ; 0.519 ; Rise       ; clk_i           ;
;  in_i[6]  ; clk_i      ; 0.791 ; 0.791 ; Rise       ; clk_i           ;
;  in_i[7]  ; clk_i      ; 0.815 ; 0.815 ; Rise       ; clk_i           ;
;  in_i[8]  ; clk_i      ; 0.840 ; 0.840 ; Rise       ; clk_i           ;
;  in_i[9]  ; clk_i      ; 0.836 ; 0.836 ; Rise       ; clk_i           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; out_o[*]   ; clk_i      ; 5.590 ; 5.590 ; Rise       ; clk_i           ;
;  out_o[0]  ; clk_i      ; 4.879 ; 4.879 ; Rise       ; clk_i           ;
;  out_o[1]  ; clk_i      ; 4.782 ; 4.782 ; Rise       ; clk_i           ;
;  out_o[2]  ; clk_i      ; 4.915 ; 4.915 ; Rise       ; clk_i           ;
;  out_o[3]  ; clk_i      ; 4.915 ; 4.915 ; Rise       ; clk_i           ;
;  out_o[4]  ; clk_i      ; 4.945 ; 4.945 ; Rise       ; clk_i           ;
;  out_o[5]  ; clk_i      ; 4.931 ; 4.931 ; Rise       ; clk_i           ;
;  out_o[6]  ; clk_i      ; 4.934 ; 4.934 ; Rise       ; clk_i           ;
;  out_o[7]  ; clk_i      ; 5.220 ; 5.220 ; Rise       ; clk_i           ;
;  out_o[8]  ; clk_i      ; 5.552 ; 5.552 ; Rise       ; clk_i           ;
;  out_o[9]  ; clk_i      ; 5.073 ; 5.073 ; Rise       ; clk_i           ;
;  out_o[10] ; clk_i      ; 5.311 ; 5.311 ; Rise       ; clk_i           ;
;  out_o[11] ; clk_i      ; 5.030 ; 5.030 ; Rise       ; clk_i           ;
;  out_o[12] ; clk_i      ; 5.516 ; 5.516 ; Rise       ; clk_i           ;
;  out_o[13] ; clk_i      ; 5.590 ; 5.590 ; Rise       ; clk_i           ;
;  out_o[14] ; clk_i      ; 4.950 ; 4.950 ; Rise       ; clk_i           ;
;  out_o[15] ; clk_i      ; 4.950 ; 4.950 ; Rise       ; clk_i           ;
;  out_o[16] ; clk_i      ; 4.999 ; 4.999 ; Rise       ; clk_i           ;
;  out_o[17] ; clk_i      ; 4.989 ; 4.989 ; Rise       ; clk_i           ;
;  out_o[18] ; clk_i      ; 5.107 ; 5.107 ; Rise       ; clk_i           ;
;  out_o[19] ; clk_i      ; 5.090 ; 5.090 ; Rise       ; clk_i           ;
;  out_o[20] ; clk_i      ; 5.096 ; 5.096 ; Rise       ; clk_i           ;
;  out_o[21] ; clk_i      ; 5.202 ; 5.202 ; Rise       ; clk_i           ;
;  out_o[22] ; clk_i      ; 5.449 ; 5.449 ; Rise       ; clk_i           ;
;  out_o[23] ; clk_i      ; 5.312 ; 5.312 ; Rise       ; clk_i           ;
;  out_o[24] ; clk_i      ; 5.149 ; 5.149 ; Rise       ; clk_i           ;
;  out_o[25] ; clk_i      ; 5.017 ; 5.017 ; Rise       ; clk_i           ;
;  out_o[26] ; clk_i      ; 5.197 ; 5.197 ; Rise       ; clk_i           ;
;  out_o[27] ; clk_i      ; 5.322 ; 5.322 ; Rise       ; clk_i           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; out_o[*]   ; clk_i      ; 4.238 ; 4.238 ; Rise       ; clk_i           ;
;  out_o[0]  ; clk_i      ; 4.419 ; 4.419 ; Rise       ; clk_i           ;
;  out_o[1]  ; clk_i      ; 4.322 ; 4.322 ; Rise       ; clk_i           ;
;  out_o[2]  ; clk_i      ; 4.449 ; 4.449 ; Rise       ; clk_i           ;
;  out_o[3]  ; clk_i      ; 4.455 ; 4.455 ; Rise       ; clk_i           ;
;  out_o[4]  ; clk_i      ; 4.485 ; 4.485 ; Rise       ; clk_i           ;
;  out_o[5]  ; clk_i      ; 4.465 ; 4.465 ; Rise       ; clk_i           ;
;  out_o[6]  ; clk_i      ; 4.464 ; 4.464 ; Rise       ; clk_i           ;
;  out_o[7]  ; clk_i      ; 4.628 ; 4.628 ; Rise       ; clk_i           ;
;  out_o[8]  ; clk_i      ; 4.957 ; 4.957 ; Rise       ; clk_i           ;
;  out_o[9]  ; clk_i      ; 4.806 ; 4.806 ; Rise       ; clk_i           ;
;  out_o[10] ; clk_i      ; 4.725 ; 4.725 ; Rise       ; clk_i           ;
;  out_o[11] ; clk_i      ; 4.763 ; 4.763 ; Rise       ; clk_i           ;
;  out_o[12] ; clk_i      ; 4.832 ; 4.832 ; Rise       ; clk_i           ;
;  out_o[13] ; clk_i      ; 4.998 ; 4.998 ; Rise       ; clk_i           ;
;  out_o[14] ; clk_i      ; 4.339 ; 4.339 ; Rise       ; clk_i           ;
;  out_o[15] ; clk_i      ; 4.446 ; 4.446 ; Rise       ; clk_i           ;
;  out_o[16] ; clk_i      ; 4.484 ; 4.484 ; Rise       ; clk_i           ;
;  out_o[17] ; clk_i      ; 4.486 ; 4.486 ; Rise       ; clk_i           ;
;  out_o[18] ; clk_i      ; 4.588 ; 4.588 ; Rise       ; clk_i           ;
;  out_o[19] ; clk_i      ; 4.588 ; 4.588 ; Rise       ; clk_i           ;
;  out_o[20] ; clk_i      ; 4.593 ; 4.593 ; Rise       ; clk_i           ;
;  out_o[21] ; clk_i      ; 4.375 ; 4.375 ; Rise       ; clk_i           ;
;  out_o[22] ; clk_i      ; 4.669 ; 4.669 ; Rise       ; clk_i           ;
;  out_o[23] ; clk_i      ; 4.491 ; 4.491 ; Rise       ; clk_i           ;
;  out_o[24] ; clk_i      ; 4.370 ; 4.370 ; Rise       ; clk_i           ;
;  out_o[25] ; clk_i      ; 4.238 ; 4.238 ; Rise       ; clk_i           ;
;  out_o[26] ; clk_i      ; 4.369 ; 4.369 ; Rise       ; clk_i           ;
;  out_o[27] ; clk_i      ; 4.543 ; 4.543 ; Rise       ; clk_i           ;
+------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.066 ; 0.215 ; N/A      ; N/A     ; 7.436               ;
;  clk_i           ; 1.066 ; 0.215 ; N/A      ; N/A     ; 7.436               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_i           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; in_i[*]   ; clk_i      ; 0.372  ; 0.372  ; Rise       ; clk_i           ;
;  in_i[0]  ; clk_i      ; 0.045  ; 0.045  ; Rise       ; clk_i           ;
;  in_i[1]  ; clk_i      ; -0.369 ; -0.369 ; Rise       ; clk_i           ;
;  in_i[2]  ; clk_i      ; -0.124 ; -0.124 ; Rise       ; clk_i           ;
;  in_i[3]  ; clk_i      ; 0.320  ; 0.320  ; Rise       ; clk_i           ;
;  in_i[4]  ; clk_i      ; 0.372  ; 0.372  ; Rise       ; clk_i           ;
;  in_i[5]  ; clk_i      ; 0.199  ; 0.199  ; Rise       ; clk_i           ;
;  in_i[6]  ; clk_i      ; -0.380 ; -0.380 ; Rise       ; clk_i           ;
;  in_i[7]  ; clk_i      ; -0.406 ; -0.406 ; Rise       ; clk_i           ;
;  in_i[8]  ; clk_i      ; -0.455 ; -0.455 ; Rise       ; clk_i           ;
;  in_i[9]  ; clk_i      ; -0.450 ; -0.450 ; Rise       ; clk_i           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; in_i[*]   ; clk_i      ; 0.840 ; 0.840 ; Rise       ; clk_i           ;
;  in_i[0]  ; clk_i      ; 0.612 ; 0.612 ; Rise       ; clk_i           ;
;  in_i[1]  ; clk_i      ; 0.780 ; 0.780 ; Rise       ; clk_i           ;
;  in_i[2]  ; clk_i      ; 0.698 ; 0.698 ; Rise       ; clk_i           ;
;  in_i[3]  ; clk_i      ; 0.435 ; 0.435 ; Rise       ; clk_i           ;
;  in_i[4]  ; clk_i      ; 0.417 ; 0.417 ; Rise       ; clk_i           ;
;  in_i[5]  ; clk_i      ; 0.519 ; 0.519 ; Rise       ; clk_i           ;
;  in_i[6]  ; clk_i      ; 0.791 ; 0.791 ; Rise       ; clk_i           ;
;  in_i[7]  ; clk_i      ; 0.815 ; 0.815 ; Rise       ; clk_i           ;
;  in_i[8]  ; clk_i      ; 0.840 ; 0.840 ; Rise       ; clk_i           ;
;  in_i[9]  ; clk_i      ; 0.836 ; 0.836 ; Rise       ; clk_i           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; out_o[*]   ; clk_i      ; 11.195 ; 11.195 ; Rise       ; clk_i           ;
;  out_o[0]  ; clk_i      ; 9.441  ; 9.441  ; Rise       ; clk_i           ;
;  out_o[1]  ; clk_i      ; 9.127  ; 9.127  ; Rise       ; clk_i           ;
;  out_o[2]  ; clk_i      ; 9.470  ; 9.470  ; Rise       ; clk_i           ;
;  out_o[3]  ; clk_i      ; 9.475  ; 9.475  ; Rise       ; clk_i           ;
;  out_o[4]  ; clk_i      ; 9.514  ; 9.514  ; Rise       ; clk_i           ;
;  out_o[5]  ; clk_i      ; 9.492  ; 9.492  ; Rise       ; clk_i           ;
;  out_o[6]  ; clk_i      ; 9.491  ; 9.491  ; Rise       ; clk_i           ;
;  out_o[7]  ; clk_i      ; 10.180 ; 10.180 ; Rise       ; clk_i           ;
;  out_o[8]  ; clk_i      ; 11.100 ; 11.100 ; Rise       ; clk_i           ;
;  out_o[9]  ; clk_i      ; 10.013 ; 10.013 ; Rise       ; clk_i           ;
;  out_o[10] ; clk_i      ; 10.478 ; 10.478 ; Rise       ; clk_i           ;
;  out_o[11] ; clk_i      ; 9.761  ; 9.761  ; Rise       ; clk_i           ;
;  out_o[12] ; clk_i      ; 11.009 ; 11.009 ; Rise       ; clk_i           ;
;  out_o[13] ; clk_i      ; 11.195 ; 11.195 ; Rise       ; clk_i           ;
;  out_o[14] ; clk_i      ; 9.706  ; 9.706  ; Rise       ; clk_i           ;
;  out_o[15] ; clk_i      ; 9.708  ; 9.708  ; Rise       ; clk_i           ;
;  out_o[16] ; clk_i      ; 9.758  ; 9.758  ; Rise       ; clk_i           ;
;  out_o[17] ; clk_i      ; 9.745  ; 9.745  ; Rise       ; clk_i           ;
;  out_o[18] ; clk_i      ; 10.075 ; 10.075 ; Rise       ; clk_i           ;
;  out_o[19] ; clk_i      ; 10.053 ; 10.053 ; Rise       ; clk_i           ;
;  out_o[20] ; clk_i      ; 10.050 ; 10.050 ; Rise       ; clk_i           ;
;  out_o[21] ; clk_i      ; 10.327 ; 10.327 ; Rise       ; clk_i           ;
;  out_o[22] ; clk_i      ; 10.812 ; 10.812 ; Rise       ; clk_i           ;
;  out_o[23] ; clk_i      ; 10.461 ; 10.461 ; Rise       ; clk_i           ;
;  out_o[24] ; clk_i      ; 10.241 ; 10.241 ; Rise       ; clk_i           ;
;  out_o[25] ; clk_i      ; 9.903  ; 9.903  ; Rise       ; clk_i           ;
;  out_o[26] ; clk_i      ; 10.314 ; 10.314 ; Rise       ; clk_i           ;
;  out_o[27] ; clk_i      ; 10.638 ; 10.638 ; Rise       ; clk_i           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; out_o[*]   ; clk_i      ; 4.238 ; 4.238 ; Rise       ; clk_i           ;
;  out_o[0]  ; clk_i      ; 4.419 ; 4.419 ; Rise       ; clk_i           ;
;  out_o[1]  ; clk_i      ; 4.322 ; 4.322 ; Rise       ; clk_i           ;
;  out_o[2]  ; clk_i      ; 4.449 ; 4.449 ; Rise       ; clk_i           ;
;  out_o[3]  ; clk_i      ; 4.455 ; 4.455 ; Rise       ; clk_i           ;
;  out_o[4]  ; clk_i      ; 4.485 ; 4.485 ; Rise       ; clk_i           ;
;  out_o[5]  ; clk_i      ; 4.465 ; 4.465 ; Rise       ; clk_i           ;
;  out_o[6]  ; clk_i      ; 4.464 ; 4.464 ; Rise       ; clk_i           ;
;  out_o[7]  ; clk_i      ; 4.628 ; 4.628 ; Rise       ; clk_i           ;
;  out_o[8]  ; clk_i      ; 4.957 ; 4.957 ; Rise       ; clk_i           ;
;  out_o[9]  ; clk_i      ; 4.806 ; 4.806 ; Rise       ; clk_i           ;
;  out_o[10] ; clk_i      ; 4.725 ; 4.725 ; Rise       ; clk_i           ;
;  out_o[11] ; clk_i      ; 4.763 ; 4.763 ; Rise       ; clk_i           ;
;  out_o[12] ; clk_i      ; 4.832 ; 4.832 ; Rise       ; clk_i           ;
;  out_o[13] ; clk_i      ; 4.998 ; 4.998 ; Rise       ; clk_i           ;
;  out_o[14] ; clk_i      ; 4.339 ; 4.339 ; Rise       ; clk_i           ;
;  out_o[15] ; clk_i      ; 4.446 ; 4.446 ; Rise       ; clk_i           ;
;  out_o[16] ; clk_i      ; 4.484 ; 4.484 ; Rise       ; clk_i           ;
;  out_o[17] ; clk_i      ; 4.486 ; 4.486 ; Rise       ; clk_i           ;
;  out_o[18] ; clk_i      ; 4.588 ; 4.588 ; Rise       ; clk_i           ;
;  out_o[19] ; clk_i      ; 4.588 ; 4.588 ; Rise       ; clk_i           ;
;  out_o[20] ; clk_i      ; 4.593 ; 4.593 ; Rise       ; clk_i           ;
;  out_o[21] ; clk_i      ; 4.375 ; 4.375 ; Rise       ; clk_i           ;
;  out_o[22] ; clk_i      ; 4.669 ; 4.669 ; Rise       ; clk_i           ;
;  out_o[23] ; clk_i      ; 4.491 ; 4.491 ; Rise       ; clk_i           ;
;  out_o[24] ; clk_i      ; 4.370 ; 4.370 ; Rise       ; clk_i           ;
;  out_o[25] ; clk_i      ; 4.238 ; 4.238 ; Rise       ; clk_i           ;
;  out_o[26] ; clk_i      ; 4.369 ; 4.369 ; Rise       ; clk_i           ;
;  out_o[27] ; clk_i      ; 4.543 ; 4.543 ; Rise       ; clk_i           ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_i      ; clk_i    ; 218914   ; 1872     ; 183328   ; 16       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_i      ; clk_i    ; 218914   ; 1872     ; 183328   ; 16       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 114   ; 114  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 12 20:29:48 2015
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.066         0.000 clk_i 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 clk_i 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.215         0.000 clk_i 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk_i 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 401 megabytes
    Info: Processing ended: Thu Nov 12 20:29:49 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


