Library IEEE;
use IEEE.std_logic_1164.all;

entity MEMORY is
 end entity;
 
 Architecture Struct of MEMORY is
 
 component MEMORY is
 
 port(CLR, CLK : in std_logic;
      empty    : out std_logic;
      Q        : out std_logic_vector(7 downto 0));
  
 end component;
 
 signal CLR, CLK, empty : std_logic;
 signal Q               : std_logic_vector(7 downto 0);
 
 begin
 
 DUT: MEMORY port map (CLR, CLK, empty, Q);
 
 process begin
 
 CLK <= '0'; wait for 10ns;
 CLK <= '1'; wait for 10ns;
 
 end process;
 
 process begin
 
 CLR <= '0'; wait for 15ns;
 CLR <= '1'; wait for 20ns;
 CLR <= '0'; wait;
 
 end process
 end struct;
