
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002068                       # Number of seconds simulated (Second)
simTicks                                   2068266000                       # Number of ticks simulated (Tick)
finalTick                                  3054801000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.65                       # Real time elapsed on the host (Second)
hostTickRate                                105245152                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                      6688113                       # Number of instructions simulated (Count)
simOps                                        7271469                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   340327                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     370011                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4136532                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5376893                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      245                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5379795                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    205                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                32124                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             35604                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 100                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4108647                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.309384                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.367683                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2915765     70.97%     70.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    158264      3.85%     74.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    113607      2.77%     77.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    114972      2.80%     80.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    193478      4.71%     85.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    189386      4.61%     89.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    184321      4.49%     94.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     88199      2.15%     96.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    150655      3.67%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4108647                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     140      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  62880     21.10%     21.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     21.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     21.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     21.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     21.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  6825      2.29%     23.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                 69522     23.33%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     46.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 155961     52.34%     99.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2621      0.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        82166      1.53%      1.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1428354     26.55%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           40      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     28.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       464150      8.63%     36.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     36.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     36.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     36.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       464170      8.63%     45.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       464153      8.63%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1630036     30.30%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       846712     15.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5379795                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.300557                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              297949                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.055383                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11374891                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3578035                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3536376                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  3791503                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1831312                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1822548                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3709519                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1886059                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           5378351                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1629070                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1447                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 515                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2475466                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           9526                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       846396                       # Number of stores executed (Count)
system.cpu.numRate                           1.300208                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             263                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           27885                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5030752                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       5345039                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.822249                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.822249                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.216176                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.216176                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5977329                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3160647                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    3541961                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                       22692                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      22785                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3491183                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1615419                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        850777                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         8377                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          882                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   11797                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             10364                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               839                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 8174                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  529                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    7927                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.969782                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     364                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             568                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              552                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           32027                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1123                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4103649                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.302621                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.719854                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3141914     76.56%     76.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          153704      3.75%     80.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           71111      1.73%     82.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           47250      1.15%     83.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          102026      2.49%     85.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           26601      0.65%     86.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           38585      0.94%     87.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           44458      1.08%     88.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          478000     11.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4103649                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5031214                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                5345501                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2448940                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1604354                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       8735                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          1821926                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     4327596                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        81808      1.53%      1.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1422312     26.61%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     28.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       464128      8.68%     36.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     36.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     36.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     36.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     36.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       464138      8.68%     45.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       464128      8.68%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     54.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1604354     30.01%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       844586     15.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5345501                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        478000                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2407027                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2407027                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2407027                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2407027                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        42280                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           42280                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        42280                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          42280                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2548962500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2548962500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2548962500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2548962500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2449307                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2449307                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2449307                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2449307                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017262                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017262                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017262                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017262                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60287.665563                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60287.665563                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60287.665563                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60287.665563                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        36245                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          115                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1453                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.944942                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          115                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        28506                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             28506                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         6833                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          6833                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         6833                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         6833                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        35447                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        35447                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        35447                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        35447                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1957955500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1957955500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1957955500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1957955500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.014472                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.014472                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.014472                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.014472                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55236.141281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55236.141281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55236.141281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55236.141281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  35449                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1562539                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1562539                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        42254                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         42254                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2547883000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2547883000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1604793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1604793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.026330                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.026330                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60299.214276                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60299.214276                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         6818                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         6818                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        35436                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        35436                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1957208500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1957208500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.022081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.022081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 55232.207360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 55232.207360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       231000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       231000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       115500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       115500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       229000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       229000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       114500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       114500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       844488                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         844488                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           26                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           26                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1079500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1079500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       844514                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       844514                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000031                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000031                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 41519.230769                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 41519.230769                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           15                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           15                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           11                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           11                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       747000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       747000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000013                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000013                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 67909.090909                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 67909.090909                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2495279                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              36473                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              68.414416                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          898                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9832965                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9832965                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   226388                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3152903                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    627740                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                100335                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1281                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 7844                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    72                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5387086                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   261                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             332226                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        5076695                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       11797                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               8307                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3772367                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2702                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2312                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    324430                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   215                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4108647                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.312690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.874645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3332455     81.11%     81.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1014      0.02%     81.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    95817      2.33%     83.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2129      0.05%     83.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    51770      1.26%     84.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      516      0.01%     84.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     7023      0.17%     84.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      839      0.02%     84.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   617084     15.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4108647                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.002852                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.227283                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         324066                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            324066                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        324066                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           324066                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          364                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             364                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          364                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            364                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     28888499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     28888499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     28888499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     28888499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       324430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        324430                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       324430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       324430                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001122                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001122                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001122                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001122                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79364.008242                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79364.008242                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79364.008242                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79364.008242                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          180                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             90                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          291                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               291                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           73                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            73                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           73                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           73                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          291                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          291                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          291                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     22933499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     22933499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     22933499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     22933499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 78809.274914                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 78809.274914                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 78809.274914                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 78809.274914                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    291                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       324066                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          324066                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          364                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           364                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     28888499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     28888499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       324430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       324430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001122                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001122                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79364.008242                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79364.008242                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           73                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           73                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          291                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          291                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     22933499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     22933499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000897                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000897                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 78809.274914                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 78809.274914                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               402853                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                547                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             736.477148                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1298011                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1298011                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1281                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     609048                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    39228                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5377653                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   54                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1615419                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  850777                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   245                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      8225                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26403                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            256                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          945                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1201                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5360108                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5358924                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3940794                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4567407                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.295511                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.862808                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        7326                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   11065                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  93                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6193                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   50                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1216                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1604354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.862338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            23.884981                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1552365     96.76%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   84      0.01%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                20994      1.31%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   15      0.00%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  130      0.01%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   19      0.00%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   19      0.00%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    5      0.00%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 12      0.00%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  7      0.00%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  7      0.00%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 35      0.00%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              21272      1.33%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4126      0.26%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                300      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2251      0.14%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                255      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 93      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                258      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                247      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                200      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                116      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 49      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                129      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                169      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 58      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 91      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 75      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              959      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1003                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1604354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1281                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   260115                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1011913                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9752                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    688067                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2137519                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5383132                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   800                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  44720                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2061113                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   6515                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4626573                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    11723418                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5987525                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  2130102                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               4596295                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    30303                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    563733                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          9001942                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10760035                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5030752                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5345039                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     27                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  12623                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     12650                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    27                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 12623                       # number of overall hits (Count)
system.l2.overallHits::total                    12650                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  264                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                22825                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   23089                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 264                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               22825                       # number of overall misses (Count)
system.l2.overallMisses::total                  23089                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        22202000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1771975500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1794177500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       22202000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1771975500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1794177500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                291                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              35448                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 35739                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               291                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             35448                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                35739                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.907216                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.643901                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.646045                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.907216                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.643901                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.646045                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84098.484848                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77633.099671                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77707.024990                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84098.484848                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77633.099671                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77707.024990                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                13874                       # number of writebacks (Count)
system.l2.writebacks::total                     13874                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              264                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            22825                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               23089                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             264                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           22825                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              23089                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     19562000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1543725500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1563287500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     19562000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1543725500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1563287500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.907216                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.643901                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.646045                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.907216                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.643901                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.646045                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74098.484848                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67633.099671                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67707.024990                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74098.484848                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67633.099671                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67707.024990                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          23318                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           62                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             62                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        18500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        18500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           264                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              264                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     22202000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     22202000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            291                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.907216                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.907216                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84098.484848                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84098.484848                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          264                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          264                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     19562000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     19562000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.907216                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.907216                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74098.484848                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74098.484848                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               10                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  10                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       906000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         906000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.833333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.833333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        90600                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        90600                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           10                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              10                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       806000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       806000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.833333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        80600                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        80600                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          12621                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             12621                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        22815                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           22815                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1771069500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1771069500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        35436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         35436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.643837                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.643837                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77627.416174                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77627.416174                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        22815                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        22815                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1542919500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1542919500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.643837                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.643837                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67627.416174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67627.416174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          291                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              291                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          291                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          291                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        28506                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            28506                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        28506                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        28506                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.998397                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        82522                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      27414                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.010214                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      41.803529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        80.118235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3974.076632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.010206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.019560                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.970234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  217                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1262                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  861                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1756                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     595159                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    595159                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     13875.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       264.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     22825.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000179868500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          846                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          846                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               59357                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              13048                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       23089                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      13875                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     23089                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    13875                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 23089                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                13875                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   19041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      27.320331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     22.945288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     31.995269                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            713     84.28%     84.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            95     11.23%     95.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            24      2.84%     98.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            4      0.47%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      0.12%     98.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            2      0.24%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            1      0.12%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            2      0.24%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            2      0.24%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          846                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.390071                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.369139                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.857461                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              684     80.85%     80.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               29      3.43%     84.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              104     12.29%     96.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               24      2.84%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      0.47%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           846                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1477696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               888000                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              714461292.69639397                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              429345161.59913665                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2068248000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      55953.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        16896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1460800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       887424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 8169161.993670059368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 706292130.702723860741                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 429066667.440261542797                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          264                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        22825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        13875                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8683000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    608121500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  51116021750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32890.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26642.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3684037.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        16896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1460800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1477696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        16896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        16896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       888000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       888000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          264                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        22825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           23089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        13875                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          13875                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        8169162                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      706292131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         714461293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      8169162                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       8169162                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    429345162                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        429345162                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    429345162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       8169162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     706292131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1143806454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                23089                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               13866                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               183885750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             115445000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          616804500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7964.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26714.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               20958                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              12413                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   659.851604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   484.163492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   378.077964                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          377     10.52%     10.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          398     11.10%     21.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          327      9.12%     30.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          204      5.69%     36.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          221      6.16%     42.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          180      5.02%     47.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          213      5.94%     53.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          159      4.44%     57.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1506     42.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1477696                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             887424                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              714.461293                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              429.066667                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.93                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.58                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.35                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        11031300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         5836710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       70857360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      29425140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 163494240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    689090100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    215873760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1185608610                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   573.237973                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    553898250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     69160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1450276250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        14758380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         7825290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       94447920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      43038900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 163494240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    834858480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     93087360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1251510570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   605.101360                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    233534000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     69160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1770551500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               23079                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         13875                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9156                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 10                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                10                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          23079                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        69210                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   69210                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2365696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2365696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              23090                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    23090    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                23090                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           105030000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          121919250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          46121                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        23031                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              35727                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        42380                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          291                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            16387                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            291                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         35436                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          873                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       106347                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 107220                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4093056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 4130304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           23318                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    887936                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             59058                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005926                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.076755                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   58708     99.41%     99.41% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     350      0.59%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               59058                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3054801000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           64537000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            436999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          53172500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         71480                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        35741                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             349                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
