Loading 'NeuroSimTestbench (noname)'..
(AndGate top.neurosim0.chip0.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core0.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core1.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core2.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core3.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core4.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core5.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core6.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.core7.empty_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
[DRAM] Initialize DDR4 DRAM
(AndGate top.neurosim0.propagator0.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator0.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator0.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator0.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator0.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
[DRAM] Initialize DDR4 DRAM
(AndGate top.neurosim0.propagator1.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator1.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator1.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator1.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator1.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
[DRAM] Initialize DDR4 DRAM
(AndGate top.neurosim0.propagator2.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator2.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator2.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator2.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator2.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
[DRAM] Initialize DDR4 DRAM
(AndGate top.neurosim0.propagator3.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator3.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator3.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator3.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.propagator3.prop_idle) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip0.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip1.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip2.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip3.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip4.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip5.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip6.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.chip7.ts_buf) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.dynfin_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.idle_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.idle_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.idle_and) warning: pre-device endpoint must have zero capacity. adjusting..
(AndGate top.neurosim0.idle_and) warning: pre-device endpoint must have zero capacity. adjusting..
(PCIeSwitch pswitch) info: resetting input queue size to 64..
(PCIeSwitch pswitch) info: resetting output queue size to 64..
(PCIeSwitch pswitch) info: resetting output queue size to 64..
total 303 module(s), 86 device(s) (with 86 gate(s)), 629 pathway(s) found
total 4 clock domain(s) formed

< Scheduled Clock Functions (ddr) >
----------------------------------------------------------
 No.   Clock Function                                     
----------------------------------------------------------
   1   PseudoStorage axon_storage.PreClock                
   2   PseudoStorage axon_storage.PreClock                
   3   PseudoStorage axon_storage.PreClock                
   4   PseudoStorage axon_storage.PreClock                
   5   Wire idle_and.output-ts_manager.idle.PreClock      
   6   Wire axon_storage.r_data-axon_classifier.dram.PreClock 
   7   Wire axon_storage.r_data-axon_classifier.dram.PreClock 
   8   Wire axon_storage.r_data-axon_classifier.dram.PreClock 
   9   Wire axon_storage.r_data-axon_classifier.dram.PreClock 
  10   PseudoStorage axon_storage.PostClock               
  11   PseudoStorage axon_storage.PostClock               
  12   PseudoStorage axon_storage.PostClock               
  13   PseudoStorage axon_storage.PostClock               
  14   Wire axon_storage.r_data-axon_classifier.dram.PostClock 
  15   Wire axon_storage.r_data-axon_classifier.dram.PostClock 
  16   Wire axon_storage.r_data-axon_classifier.dram.PostClock 
  17   Wire axon_storage.r_data-axon_classifier.dram.PostClock 
  18   AndGate prop_idle.PreClock                         
  19   AndGate prop_idle.PreClock                         
  20   AndGate prop_idle.PreClock                         
  21   AndGate prop_idle.PreClock                         
  22   AndGate idle_and.PreClock                          
  23   Wire axon_storage.idle-prop_idle.input3.PostClock  
  24   Wire axon_storage.idle-prop_idle.input3.PostClock  
  25   Wire axon_storage.idle-prop_idle.input3.PostClock  
  26   Wire axon_storage.idle-prop_idle.input3.PostClock  
  27   AndGate prop_idle.PostClock                        
  28   AndGate prop_idle.PostClock                        
  29   AndGate prop_idle.PostClock                        
  30   AndGate prop_idle.PostClock                        
  31   Wire prop_idle.output-idle_and.input0.PostClock    
  32   Wire prop_idle.output-idle_and.input1.PostClock    
  33   Wire prop_idle.output-idle_and.input2.PostClock    
  34   Wire prop_idle.output-idle_and.input3.PostClock    
  35   AndGate idle_and.PostClock                         
  36   Wire idle_and.output-ts_manager.idle.PostClock     
----------------------------------------------------------

< Scheduled Clock Functions (dram) >
----------------------------------------------------------
 No.   Clock Function                                     
----------------------------------------------------------
   1   SynDataDistrib syn_distributor.PreClock            
   2   SynDataDistrib syn_distributor.PreClock            
   3   SynDataDistrib syn_distributor.PreClock            
   4   SynDataDistrib syn_distributor.PreClock            
   5   SynDataDistrib syn_distributor.PreClock            
   6   SynDataDistrib syn_distributor.PreClock            
   7   SynDataDistrib syn_distributor.PreClock            
   8   SynDataDistrib syn_distributor.PreClock            
   9   AxonClassifier axon_classifier.PreClock            
  10   AxonClassifier axon_classifier.PreClock            
  11   AxonClassifier axon_classifier.PreClock            
  12   AxonClassifier axon_classifier.PreClock            
  13   FastSynQueueModule syn_queue.PreClock              
  14   FastSynQueueModule syn_queue.PreClock              
  15   FastSynQueueModule syn_queue.PreClock              
  16   FastSynQueueModule syn_queue.PreClock              
  17   FastSynQueueModule syn_queue.PreClock              
  18   FastSynQueueModule syn_queue.PreClock              
  19   FastSynQueueModule syn_queue.PreClock              
  20   FastSynQueueModule syn_queue.PreClock              
  21   FastSynQueueModule syn_queue.PreClock              
  22   FastSynQueueModule syn_queue.PreClock              
  23   FastSynQueueModule syn_queue.PreClock              
  24   FastSynQueueModule syn_queue.PreClock              
  25   FastSynQueueModule syn_queue.PreClock              
  26   FastSynQueueModule syn_queue.PreClock              
  27   FastSynQueueModule syn_queue.PreClock              
  28   FastSynQueueModule syn_queue.PreClock              
  29   FastSynQueueModule syn_queue.PreClock              
  30   FastSynQueueModule syn_queue.PreClock              
  31   FastSynQueueModule syn_queue.PreClock              
  32   FastSynQueueModule syn_queue.PreClock              
  33   FastSynQueueModule syn_queue.PreClock              
  34   FastSynQueueModule syn_queue.PreClock              
  35   FastSynQueueModule syn_queue.PreClock              
  36   FastSynQueueModule syn_queue.PreClock              
  37   FastSynQueueModule syn_queue.PreClock              
  38   FastSynQueueModule syn_queue.PreClock              
  39   FastSynQueueModule syn_queue.PreClock              
  40   FastSynQueueModule syn_queue.PreClock              
  41   FastSynQueueModule syn_queue.PreClock              
  42   FastSynQueueModule syn_queue.PreClock              
  43   FastSynQueueModule syn_queue.PreClock              
  44   FastSynQueueModule syn_queue.PreClock              
  45   FastSynQueueModule syn_queue.PreClock              
  46   FastSynQueueModule syn_queue.PreClock              
  47   FastSynQueueModule syn_queue.PreClock              
  48   FastSynQueueModule syn_queue.PreClock              
  49   FastSynQueueModule syn_queue.PreClock              
  50   FastSynQueueModule syn_queue.PreClock              
  51   FastSynQueueModule syn_queue.PreClock              
  52   FastSynQueueModule syn_queue.PreClock              
  53   FastSynQueueModule syn_queue.PreClock              
  54   FastSynQueueModule syn_queue.PreClock              
  55   FastSynQueueModule syn_queue.PreClock              
  56   FastSynQueueModule syn_queue.PreClock              
  57   FastSynQueueModule syn_queue.PreClock              
  58   FastSynQueueModule syn_queue.PreClock              
  59   FastSynQueueModule syn_queue.PreClock              
  60   FastSynQueueModule syn_queue.PreClock              
  61   FastSynQueueModule syn_queue.PreClock              
  62   FastSynQueueModule syn_queue.PreClock              
  63   FastSynQueueModule syn_queue.PreClock              
  64   FastSynQueueModule syn_queue.PreClock              
  65   FastSynQueueModule syn_queue.PreClock              
  66   FastSynQueueModule syn_queue.PreClock              
  67   FastSynQueueModule syn_queue.PreClock              
  68   FastSynQueueModule syn_queue.PreClock              
  69   FastSynQueueModule syn_queue.PreClock              
  70   FastSynQueueModule syn_queue.PreClock              
  71   FastSynQueueModule syn_queue.PreClock              
  72   FastSynQueueModule syn_queue.PreClock              
  73   FastSynQueueModule syn_queue.PreClock              
  74   FastSynQueueModule syn_queue.PreClock              
  75   FastSynQueueModule syn_queue.PreClock              
  76   FastSynQueueModule syn_queue.PreClock              
  77   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in0.PreClock 
  78   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in0.PreClock 
  79   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx0.PreClock 
  80   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in1.PreClock 
  81   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in1.PreClock 
  82   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx1.PreClock 
  83   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in2.PreClock 
  84   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in2.PreClock 
  85   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx2.PreClock 
  86   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in3.PreClock 
  87   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in3.PreClock 
  88   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx3.PreClock 
  89   RRFaninWire axon_classifier.axon_out-packet_constructor.axon.PreClock 
  90   RRFaninWire axon_classifier.board_id-packet_constructor.board_id.PreClock 
  91   Wire idle_and.output-ts_manager.idle.PreClock      
  92   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  93   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  94   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  95   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  96   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  97   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  98   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  99   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  100   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  101   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  102   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  103   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  104   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  105   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  106   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  107   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  108   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  109   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  110   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  111   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  112   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  113   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  114   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  115   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  116   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  117   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  118   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  119   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  120   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  121   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  122   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  123   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  124   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  125   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  126   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  127   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  128   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  129   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  130   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  131   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  132   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  133   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  134   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  135   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  136   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  137   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  138   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  139   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  140   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  141   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  142   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  143   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  144   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  145   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  146   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  147   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  148   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PreClock 
  149   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PreClock 
  150   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PreClock 
  151   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PreClock 
  152   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PreClock 
  153   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PreClock 
  154   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PreClock 
  155   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PreClock 
  156   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  157   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  158   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  159   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  160   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  161   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  162   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  163   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  164   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  165   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  166   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  167   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  168   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  169   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  170   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  171   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  172   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  173   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  174   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  175   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  176   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  177   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  178   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  179   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  180   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  181   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  182   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  183   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  184   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  185   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  186   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  187   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  188   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  189   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  190   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  191   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  192   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  193   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  194   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  195   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  196   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  197   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  198   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  199   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  200   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  201   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  202   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  203   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  204   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  205   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  206   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  207   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  208   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  209   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  210   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  211   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  212   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  213   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  214   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  215   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  216   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  217   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  218   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  219   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  220   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  221   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  222   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  223   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  224   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  225   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  226   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  227   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  228   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  229   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  230   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  231   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  232   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  233   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  234   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  235   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  236   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  237   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  238   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  239   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  240   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  241   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  242   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  243   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  244   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  245   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  246   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  247   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  248   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  249   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  250   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  251   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  252   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  253   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  254   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  255   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  256   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  257   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  258   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  259   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  260   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  261   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  262   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  263   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  264   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  265   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  266   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  267   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  268   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  269   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  270   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  271   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  272   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  273   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  274   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  275   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  276   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  277   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  278   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  279   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  280   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  281   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  282   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  283   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  284   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  285   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  286   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PreClock 
  287   Wire empty_buf.output-core_tsmgr.syn_empty.PreClock 
  288   SynDataDistrib syn_distributor.PostClock           
  289   SynDataDistrib syn_distributor.PostClock           
  290   SynDataDistrib syn_distributor.PostClock           
  291   SynDataDistrib syn_distributor.PostClock           
  292   SynDataDistrib syn_distributor.PostClock           
  293   SynDataDistrib syn_distributor.PostClock           
  294   SynDataDistrib syn_distributor.PostClock           
  295   SynDataDistrib syn_distributor.PostClock           
  296   AxonClassifier axon_classifier.PostClock           
  297   AxonClassifier axon_classifier.PostClock           
  298   AxonClassifier axon_classifier.PostClock           
  299   AxonClassifier axon_classifier.PostClock           
  300   FastSynQueueModule syn_queue.PostClock             
  301   FastSynQueueModule syn_queue.PostClock             
  302   FastSynQueueModule syn_queue.PostClock             
  303   FastSynQueueModule syn_queue.PostClock             
  304   FastSynQueueModule syn_queue.PostClock             
  305   FastSynQueueModule syn_queue.PostClock             
  306   FastSynQueueModule syn_queue.PostClock             
  307   FastSynQueueModule syn_queue.PostClock             
  308   FastSynQueueModule syn_queue.PostClock             
  309   FastSynQueueModule syn_queue.PostClock             
  310   FastSynQueueModule syn_queue.PostClock             
  311   FastSynQueueModule syn_queue.PostClock             
  312   FastSynQueueModule syn_queue.PostClock             
  313   FastSynQueueModule syn_queue.PostClock             
  314   FastSynQueueModule syn_queue.PostClock             
  315   FastSynQueueModule syn_queue.PostClock             
  316   FastSynQueueModule syn_queue.PostClock             
  317   FastSynQueueModule syn_queue.PostClock             
  318   FastSynQueueModule syn_queue.PostClock             
  319   FastSynQueueModule syn_queue.PostClock             
  320   FastSynQueueModule syn_queue.PostClock             
  321   FastSynQueueModule syn_queue.PostClock             
  322   FastSynQueueModule syn_queue.PostClock             
  323   FastSynQueueModule syn_queue.PostClock             
  324   FastSynQueueModule syn_queue.PostClock             
  325   FastSynQueueModule syn_queue.PostClock             
  326   FastSynQueueModule syn_queue.PostClock             
  327   FastSynQueueModule syn_queue.PostClock             
  328   FastSynQueueModule syn_queue.PostClock             
  329   FastSynQueueModule syn_queue.PostClock             
  330   FastSynQueueModule syn_queue.PostClock             
  331   FastSynQueueModule syn_queue.PostClock             
  332   FastSynQueueModule syn_queue.PostClock             
  333   FastSynQueueModule syn_queue.PostClock             
  334   FastSynQueueModule syn_queue.PostClock             
  335   FastSynQueueModule syn_queue.PostClock             
  336   FastSynQueueModule syn_queue.PostClock             
  337   FastSynQueueModule syn_queue.PostClock             
  338   FastSynQueueModule syn_queue.PostClock             
  339   FastSynQueueModule syn_queue.PostClock             
  340   FastSynQueueModule syn_queue.PostClock             
  341   FastSynQueueModule syn_queue.PostClock             
  342   FastSynQueueModule syn_queue.PostClock             
  343   FastSynQueueModule syn_queue.PostClock             
  344   FastSynQueueModule syn_queue.PostClock             
  345   FastSynQueueModule syn_queue.PostClock             
  346   FastSynQueueModule syn_queue.PostClock             
  347   FastSynQueueModule syn_queue.PostClock             
  348   FastSynQueueModule syn_queue.PostClock             
  349   FastSynQueueModule syn_queue.PostClock             
  350   FastSynQueueModule syn_queue.PostClock             
  351   FastSynQueueModule syn_queue.PostClock             
  352   FastSynQueueModule syn_queue.PostClock             
  353   FastSynQueueModule syn_queue.PostClock             
  354   FastSynQueueModule syn_queue.PostClock             
  355   FastSynQueueModule syn_queue.PostClock             
  356   FastSynQueueModule syn_queue.PostClock             
  357   FastSynQueueModule syn_queue.PostClock             
  358   FastSynQueueModule syn_queue.PostClock             
  359   FastSynQueueModule syn_queue.PostClock             
  360   FastSynQueueModule syn_queue.PostClock             
  361   FastSynQueueModule syn_queue.PostClock             
  362   FastSynQueueModule syn_queue.PostClock             
  363   FastSynQueueModule syn_queue.PostClock             
  364   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  365   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  366   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  367   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  368   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  369   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  370   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  371   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  372   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  373   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  374   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  375   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  376   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  377   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  378   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  379   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  380   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  381   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  382   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  383   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  384   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  385   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  386   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  387   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  388   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  389   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  390   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  391   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  392   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  393   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  394   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  395   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  396   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  397   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  398   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  399   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  400   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  401   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  402   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  403   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  404   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  405   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  406   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  407   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  408   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  409   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  410   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  411   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  412   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  413   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  414   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  415   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  416   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  417   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  418   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  419   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  420   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  421   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  422   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  423   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  424   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  425   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  426   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  427   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  428   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  429   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  430   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  431   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  432   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  433   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  434   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  435   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  436   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  437   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  438   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  439   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  440   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  441   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  442   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  443   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  444   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  445   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  446   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  447   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  448   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  449   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  450   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  451   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  452   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  453   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  454   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  455   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  456   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  457   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  458   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  459   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  460   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  461   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  462   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  463   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  464   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  465   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  466   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  467   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  468   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  469   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  470   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  471   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  472   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  473   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  474   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  475   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  476   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  477   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  478   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  479   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  480   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  481   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  482   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  483   RRFaninWire syn_queue.acc0-core_acc_unit.syn.PostClock 
  484   FanoutWire syn_distributor.syn_out0-syn_queue.syn0.PostClock 
  485   FanoutWire syn_distributor.syn_ts_out0-syn_queue.synTS0.PostClock 
  486   FanoutWire syn_distributor.syn_out1-syn_queue.syn1.PostClock 
  487   FanoutWire syn_distributor.syn_ts_out1-syn_queue.synTS1.PostClock 
  488   FanoutWire syn_distributor.syn_ts_out2-syn_queue.synTS2.PostClock 
  489   FanoutWire syn_distributor.syn_out3-syn_queue.syn3.PostClock 
  490   FanoutWire syn_distributor.syn_out2-syn_queue.syn2.PostClock 
  491   FanoutWire syn_distributor.syn_ts_out3-syn_queue.synTS3.PostClock 
  492   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  493   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  494   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  495   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in0.PostClock 
  496   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in0.PostClock 
  497   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx0.PostClock 
  498   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in1.PostClock 
  499   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in1.PostClock 
  500   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx1.PostClock 
  501   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in2.PostClock 
  502   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in2.PostClock 
  503   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx2.PostClock 
  504   FanoutWire axon_classifier.syn_out-syn_distributor.syn_in3.PostClock 
  505   FanoutWire axon_classifier.ts_out-syn_distributor.syn_ts_in3.PostClock 
  506   RRFaninWire axon_classifier.axon_out-packet_constructor.axon.PostClock 
  507   RRFaninWire axon_classifier.board_id-packet_constructor.board_id.PostClock 
  508   AndGate empty_buf.PreClock                         
  509   AndGate empty_buf.PreClock                         
  510   AndGate empty_buf.PreClock                         
  511   AndGate empty_buf.PreClock                         
  512   AndGate empty_buf.PreClock                         
  513   AndGate empty_buf.PreClock                         
  514   AndGate empty_buf.PreClock                         
  515   AndGate empty_buf.PreClock                         
  516   AndGate empty_buf.PreClock                         
  517   AndGate empty_buf.PreClock                         
  518   AndGate empty_buf.PreClock                         
  519   AndGate empty_buf.PreClock                         
  520   AndGate empty_buf.PreClock                         
  521   AndGate empty_buf.PreClock                         
  522   AndGate empty_buf.PreClock                         
  523   AndGate empty_buf.PreClock                         
  524   AndGate empty_buf.PreClock                         
  525   AndGate empty_buf.PreClock                         
  526   AndGate empty_buf.PreClock                         
  527   AndGate empty_buf.PreClock                         
  528   AndGate empty_buf.PreClock                         
  529   AndGate empty_buf.PreClock                         
  530   AndGate empty_buf.PreClock                         
  531   AndGate empty_buf.PreClock                         
  532   AndGate empty_buf.PreClock                         
  533   AndGate empty_buf.PreClock                         
  534   AndGate empty_buf.PreClock                         
  535   AndGate empty_buf.PreClock                         
  536   AndGate empty_buf.PreClock                         
  537   AndGate empty_buf.PreClock                         
  538   AndGate empty_buf.PreClock                         
  539   AndGate empty_buf.PreClock                         
  540   AndGate empty_buf.PreClock                         
  541   AndGate empty_buf.PreClock                         
  542   AndGate empty_buf.PreClock                         
  543   AndGate empty_buf.PreClock                         
  544   AndGate empty_buf.PreClock                         
  545   AndGate empty_buf.PreClock                         
  546   AndGate empty_buf.PreClock                         
  547   AndGate empty_buf.PreClock                         
  548   AndGate empty_buf.PreClock                         
  549   AndGate empty_buf.PreClock                         
  550   AndGate empty_buf.PreClock                         
  551   AndGate empty_buf.PreClock                         
  552   AndGate empty_buf.PreClock                         
  553   AndGate empty_buf.PreClock                         
  554   AndGate empty_buf.PreClock                         
  555   AndGate empty_buf.PreClock                         
  556   AndGate empty_buf.PreClock                         
  557   AndGate empty_buf.PreClock                         
  558   AndGate empty_buf.PreClock                         
  559   AndGate empty_buf.PreClock                         
  560   AndGate empty_buf.PreClock                         
  561   AndGate empty_buf.PreClock                         
  562   AndGate empty_buf.PreClock                         
  563   AndGate empty_buf.PreClock                         
  564   AndGate empty_buf.PreClock                         
  565   AndGate empty_buf.PreClock                         
  566   AndGate empty_buf.PreClock                         
  567   AndGate empty_buf.PreClock                         
  568   AndGate empty_buf.PreClock                         
  569   AndGate empty_buf.PreClock                         
  570   AndGate empty_buf.PreClock                         
  571   AndGate empty_buf.PreClock                         
  572   AndGate prop_idle.PreClock                         
  573   AndGate prop_idle.PreClock                         
  574   AndGate prop_idle.PreClock                         
  575   AndGate prop_idle.PreClock                         
  576   AndGate idle_and.PreClock                          
  577   Wire syn_queue.empty-empty_buf.input0.PostClock    
  578   Wire syn_queue.empty-empty_buf.input0.PostClock    
  579   Wire syn_queue.empty-empty_buf.input0.PostClock    
  580   Wire syn_queue.empty-empty_buf.input0.PostClock    
  581   Wire syn_queue.empty-empty_buf.input0.PostClock    
  582   Wire syn_queue.empty-empty_buf.input0.PostClock    
  583   Wire syn_queue.empty-empty_buf.input0.PostClock    
  584   Wire syn_queue.empty-empty_buf.input0.PostClock    
  585   Wire syn_queue.empty-empty_buf.input0.PostClock    
  586   Wire syn_queue.empty-empty_buf.input0.PostClock    
  587   Wire syn_queue.empty-empty_buf.input0.PostClock    
  588   Wire syn_queue.empty-empty_buf.input0.PostClock    
  589   Wire syn_queue.empty-empty_buf.input0.PostClock    
  590   Wire syn_queue.empty-empty_buf.input0.PostClock    
  591   Wire syn_queue.empty-empty_buf.input0.PostClock    
  592   Wire syn_queue.empty-empty_buf.input0.PostClock    
  593   Wire syn_queue.empty-empty_buf.input0.PostClock    
  594   Wire syn_queue.empty-empty_buf.input0.PostClock    
  595   Wire syn_queue.empty-empty_buf.input0.PostClock    
  596   Wire syn_queue.empty-empty_buf.input0.PostClock    
  597   Wire syn_queue.empty-empty_buf.input0.PostClock    
  598   Wire syn_queue.empty-empty_buf.input0.PostClock    
  599   Wire syn_queue.empty-empty_buf.input0.PostClock    
  600   Wire syn_queue.empty-empty_buf.input0.PostClock    
  601   Wire syn_queue.empty-empty_buf.input0.PostClock    
  602   Wire syn_queue.empty-empty_buf.input0.PostClock    
  603   Wire syn_queue.empty-empty_buf.input0.PostClock    
  604   Wire syn_queue.empty-empty_buf.input0.PostClock    
  605   Wire syn_queue.empty-empty_buf.input0.PostClock    
  606   Wire syn_queue.empty-empty_buf.input0.PostClock    
  607   Wire syn_queue.empty-empty_buf.input0.PostClock    
  608   Wire syn_queue.empty-empty_buf.input0.PostClock    
  609   Wire syn_queue.empty-empty_buf.input0.PostClock    
  610   Wire syn_queue.empty-empty_buf.input0.PostClock    
  611   Wire syn_queue.empty-empty_buf.input0.PostClock    
  612   Wire syn_queue.empty-empty_buf.input0.PostClock    
  613   Wire syn_queue.empty-empty_buf.input0.PostClock    
  614   Wire syn_queue.empty-empty_buf.input0.PostClock    
  615   Wire syn_queue.empty-empty_buf.input0.PostClock    
  616   Wire syn_queue.empty-empty_buf.input0.PostClock    
  617   Wire syn_queue.empty-empty_buf.input0.PostClock    
  618   Wire syn_queue.empty-empty_buf.input0.PostClock    
  619   Wire syn_queue.empty-empty_buf.input0.PostClock    
  620   Wire syn_queue.empty-empty_buf.input0.PostClock    
  621   Wire syn_queue.empty-empty_buf.input0.PostClock    
  622   Wire syn_queue.empty-empty_buf.input0.PostClock    
  623   Wire syn_queue.empty-empty_buf.input0.PostClock    
  624   Wire syn_queue.empty-empty_buf.input0.PostClock    
  625   Wire syn_queue.empty-empty_buf.input0.PostClock    
  626   Wire syn_queue.empty-empty_buf.input0.PostClock    
  627   Wire syn_queue.empty-empty_buf.input0.PostClock    
  628   Wire syn_queue.empty-empty_buf.input0.PostClock    
  629   Wire syn_queue.empty-empty_buf.input0.PostClock    
  630   Wire syn_queue.empty-empty_buf.input0.PostClock    
  631   Wire syn_queue.empty-empty_buf.input0.PostClock    
  632   Wire syn_queue.empty-empty_buf.input0.PostClock    
  633   Wire syn_queue.empty-empty_buf.input0.PostClock    
  634   Wire syn_queue.empty-empty_buf.input0.PostClock    
  635   Wire syn_queue.empty-empty_buf.input0.PostClock    
  636   Wire syn_queue.empty-empty_buf.input0.PostClock    
  637   Wire syn_queue.empty-empty_buf.input0.PostClock    
  638   Wire syn_queue.empty-empty_buf.input0.PostClock    
  639   Wire syn_queue.empty-empty_buf.input0.PostClock    
  640   Wire syn_queue.empty-empty_buf.input0.PostClock    
  641   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  642   Wire axon_classifier.idle-prop_idle.input1.PostClock 
  643   Wire axon_classifier.idle-prop_idle.input1.PostClock 
  644   Wire axon_classifier.idle-prop_idle.input1.PostClock 
  645   FanoutWire axon_classifier.tar_idx-syn_distributor.syn_cidx3.PostClock 
  646   AndGate empty_buf.PostClock                        
  647   AndGate empty_buf.PostClock                        
  648   AndGate empty_buf.PostClock                        
  649   AndGate empty_buf.PostClock                        
  650   AndGate empty_buf.PostClock                        
  651   AndGate empty_buf.PostClock                        
  652   AndGate empty_buf.PostClock                        
  653   AndGate empty_buf.PostClock                        
  654   AndGate empty_buf.PostClock                        
  655   AndGate empty_buf.PostClock                        
  656   AndGate empty_buf.PostClock                        
  657   AndGate empty_buf.PostClock                        
  658   AndGate empty_buf.PostClock                        
  659   AndGate empty_buf.PostClock                        
  660   AndGate empty_buf.PostClock                        
  661   AndGate empty_buf.PostClock                        
  662   AndGate empty_buf.PostClock                        
  663   AndGate empty_buf.PostClock                        
  664   AndGate empty_buf.PostClock                        
  665   AndGate empty_buf.PostClock                        
  666   AndGate empty_buf.PostClock                        
  667   AndGate empty_buf.PostClock                        
  668   AndGate empty_buf.PostClock                        
  669   AndGate empty_buf.PostClock                        
  670   AndGate empty_buf.PostClock                        
  671   AndGate empty_buf.PostClock                        
  672   AndGate empty_buf.PostClock                        
  673   AndGate empty_buf.PostClock                        
  674   AndGate empty_buf.PostClock                        
  675   AndGate empty_buf.PostClock                        
  676   AndGate empty_buf.PostClock                        
  677   AndGate empty_buf.PostClock                        
  678   AndGate empty_buf.PostClock                        
  679   AndGate empty_buf.PostClock                        
  680   AndGate empty_buf.PostClock                        
  681   AndGate empty_buf.PostClock                        
  682   AndGate empty_buf.PostClock                        
  683   AndGate empty_buf.PostClock                        
  684   AndGate empty_buf.PostClock                        
  685   AndGate empty_buf.PostClock                        
  686   AndGate empty_buf.PostClock                        
  687   AndGate empty_buf.PostClock                        
  688   AndGate empty_buf.PostClock                        
  689   AndGate empty_buf.PostClock                        
  690   AndGate empty_buf.PostClock                        
  691   AndGate empty_buf.PostClock                        
  692   AndGate empty_buf.PostClock                        
  693   AndGate empty_buf.PostClock                        
  694   AndGate empty_buf.PostClock                        
  695   AndGate empty_buf.PostClock                        
  696   AndGate empty_buf.PostClock                        
  697   AndGate empty_buf.PostClock                        
  698   AndGate empty_buf.PostClock                        
  699   AndGate empty_buf.PostClock                        
  700   AndGate empty_buf.PostClock                        
  701   AndGate empty_buf.PostClock                        
  702   AndGate empty_buf.PostClock                        
  703   AndGate empty_buf.PostClock                        
  704   AndGate empty_buf.PostClock                        
  705   AndGate empty_buf.PostClock                        
  706   AndGate empty_buf.PostClock                        
  707   AndGate empty_buf.PostClock                        
  708   AndGate empty_buf.PostClock                        
  709   AndGate empty_buf.PostClock                        
  710   AndGate prop_idle.PostClock                        
  711   AndGate prop_idle.PostClock                        
  712   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  713   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  714   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  715   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  716   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  717   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  718   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  719   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  720   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  721   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  722   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  723   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  724   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  725   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  726   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  727   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  728   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  729   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  730   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  731   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  732   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  733   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  734   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  735   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  736   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  737   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  738   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  739   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  740   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  741   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  742   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  743   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  744   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  745   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  746   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  747   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  748   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  749   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  750   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  751   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  752   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  753   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  754   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  755   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  756   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  757   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  758   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  759   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  760   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  761   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  762   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  763   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  764   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  765   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  766   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  767   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  768   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  769   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  770   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  771   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  772   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  773   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  774   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  775   Wire empty_buf.output-core_tsmgr.syn_empty.PostClock 
  776   Wire axon_classifier.idle-prop_idle.input1.PostClock 
  777   Wire prop_idle.output-idle_and.input1.PostClock    
  778   Wire prop_idle.output-idle_and.input3.PostClock    
  779   AndGate prop_idle.PostClock                        
  780   AndGate prop_idle.PostClock                        
  781   Wire prop_idle.output-idle_and.input0.PostClock    
  782   Wire prop_idle.output-idle_and.input2.PostClock    
  783   AndGate idle_and.PostClock                         
  784   Wire idle_and.output-ts_manager.idle.PostClock     
----------------------------------------------------------

< Scheduled Clock Functions (main) >
----------------------------------------------------------
 No.   Clock Function                                     
----------------------------------------------------------
   1   TimestepReporter tsrep.PreClock                    
   2   InputFeeder input_feeder.PreClock                  
   3   AxonTransmitter axon_transmitter.PreClock          
   4   AxonTransmitter axon_transmitter.PreClock          
   5   AxonTransmitter axon_transmitter.PreClock          
   6   AxonTransmitter axon_transmitter.PreClock          
   7   AxonTransmitter axon_transmitter.PreClock          
   8   AxonTransmitter axon_transmitter.PreClock          
   9   AxonTransmitter axon_transmitter.PreClock          
  10   AxonTransmitter axon_transmitter.PreClock          
  11   AxonMetaRecv axon_meta_receiver.PreClock           
  12   AxonStreamer axon_streamer.PreClock                
  13   AxonMetaRecv axon_meta_receiver.PreClock           
  14   AxonStreamer axon_streamer.PreClock                
  15   AxonMetaRecv axon_meta_receiver.PreClock           
  16   AxonStreamer axon_streamer.PreClock                
  17   AxonMetaRecv axon_meta_receiver.PreClock           
  18   AxonStreamer axon_streamer.PreClock                
  19   TSManager ts_manager.PreClock                      
  20   PacketConstructor packet_constructor.PreClock      
  21   PacketDecoder packet_decoder.PreClock              
  22   CoreDynUnitModule core_dyn_unit.PreClock           
  23   CoreAccUnitModule core_acc_unit.PreClock           
  24   FastCoreTSMgr core_tsmgr.PreClock                  
  25   CoreDynUnitModule core_dyn_unit.PreClock           
  26   CoreAccUnitModule core_acc_unit.PreClock           
  27   FastCoreTSMgr core_tsmgr.PreClock                  
  28   CoreDynUnitModule core_dyn_unit.PreClock           
  29   CoreAccUnitModule core_acc_unit.PreClock           
  30   FastCoreTSMgr core_tsmgr.PreClock                  
  31   CoreDynUnitModule core_dyn_unit.PreClock           
  32   CoreAccUnitModule core_acc_unit.PreClock           
  33   FastCoreTSMgr core_tsmgr.PreClock                  
  34   CoreDynUnitModule core_dyn_unit.PreClock           
  35   CoreAccUnitModule core_acc_unit.PreClock           
  36   FastCoreTSMgr core_tsmgr.PreClock                  
  37   CoreDynUnitModule core_dyn_unit.PreClock           
  38   CoreAccUnitModule core_acc_unit.PreClock           
  39   FastCoreTSMgr core_tsmgr.PreClock                  
  40   CoreDynUnitModule core_dyn_unit.PreClock           
  41   CoreAccUnitModule core_acc_unit.PreClock           
  42   FastCoreTSMgr core_tsmgr.PreClock                  
  43   CoreDynUnitModule core_dyn_unit.PreClock           
  44   CoreAccUnitModule core_acc_unit.PreClock           
  45   FastCoreTSMgr core_tsmgr.PreClock                  
  46   CoreDynUnitModule core_dyn_unit.PreClock           
  47   CoreAccUnitModule core_acc_unit.PreClock           
  48   FastCoreTSMgr core_tsmgr.PreClock                  
  49   CoreDynUnitModule core_dyn_unit.PreClock           
  50   CoreAccUnitModule core_acc_unit.PreClock           
  51   FastCoreTSMgr core_tsmgr.PreClock                  
  52   CoreDynUnitModule core_dyn_unit.PreClock           
  53   CoreAccUnitModule core_acc_unit.PreClock           
  54   FastCoreTSMgr core_tsmgr.PreClock                  
  55   CoreDynUnitModule core_dyn_unit.PreClock           
  56   CoreAccUnitModule core_acc_unit.PreClock           
  57   FastCoreTSMgr core_tsmgr.PreClock                  
  58   CoreDynUnitModule core_dyn_unit.PreClock           
  59   CoreAccUnitModule core_acc_unit.PreClock           
  60   FastCoreTSMgr core_tsmgr.PreClock                  
  61   CoreDynUnitModule core_dyn_unit.PreClock           
  62   CoreAccUnitModule core_acc_unit.PreClock           
  63   FastCoreTSMgr core_tsmgr.PreClock                  
  64   CoreDynUnitModule core_dyn_unit.PreClock           
  65   CoreAccUnitModule core_acc_unit.PreClock           
  66   FastCoreTSMgr core_tsmgr.PreClock                  
  67   CoreDynUnitModule core_dyn_unit.PreClock           
  68   CoreAccUnitModule core_acc_unit.PreClock           
  69   FastCoreTSMgr core_tsmgr.PreClock                  
  70   CoreDynUnitModule core_dyn_unit.PreClock           
  71   CoreAccUnitModule core_acc_unit.PreClock           
  72   FastCoreTSMgr core_tsmgr.PreClock                  
  73   CoreDynUnitModule core_dyn_unit.PreClock           
  74   CoreAccUnitModule core_acc_unit.PreClock           
  75   FastCoreTSMgr core_tsmgr.PreClock                  
  76   CoreDynUnitModule core_dyn_unit.PreClock           
  77   CoreAccUnitModule core_acc_unit.PreClock           
  78   FastCoreTSMgr core_tsmgr.PreClock                  
  79   CoreDynUnitModule core_dyn_unit.PreClock           
  80   CoreAccUnitModule core_acc_unit.PreClock           
  81   FastCoreTSMgr core_tsmgr.PreClock                  
  82   CoreDynUnitModule core_dyn_unit.PreClock           
  83   CoreAccUnitModule core_acc_unit.PreClock           
  84   FastCoreTSMgr core_tsmgr.PreClock                  
  85   CoreDynUnitModule core_dyn_unit.PreClock           
  86   CoreAccUnitModule core_acc_unit.PreClock           
  87   FastCoreTSMgr core_tsmgr.PreClock                  
  88   CoreDynUnitModule core_dyn_unit.PreClock           
  89   CoreAccUnitModule core_acc_unit.PreClock           
  90   FastCoreTSMgr core_tsmgr.PreClock                  
  91   CoreDynUnitModule core_dyn_unit.PreClock           
  92   CoreAccUnitModule core_acc_unit.PreClock           
  93   FastCoreTSMgr core_tsmgr.PreClock                  
  94   CoreDynUnitModule core_dyn_unit.PreClock           
  95   CoreAccUnitModule core_acc_unit.PreClock           
  96   FastCoreTSMgr core_tsmgr.PreClock                  
  97   CoreDynUnitModule core_dyn_unit.PreClock           
  98   CoreAccUnitModule core_acc_unit.PreClock           
  99   FastCoreTSMgr core_tsmgr.PreClock                  
  100   CoreDynUnitModule core_dyn_unit.PreClock           
  101   CoreAccUnitModule core_acc_unit.PreClock           
  102   FastCoreTSMgr core_tsmgr.PreClock                  
  103   CoreDynUnitModule core_dyn_unit.PreClock           
  104   CoreAccUnitModule core_acc_unit.PreClock           
  105   FastCoreTSMgr core_tsmgr.PreClock                  
  106   CoreDynUnitModule core_dyn_unit.PreClock           
  107   CoreAccUnitModule core_acc_unit.PreClock           
  108   FastCoreTSMgr core_tsmgr.PreClock                  
  109   CoreDynUnitModule core_dyn_unit.PreClock           
  110   CoreAccUnitModule core_acc_unit.PreClock           
  111   FastCoreTSMgr core_tsmgr.PreClock                  
  112   CoreDynUnitModule core_dyn_unit.PreClock           
  113   CoreAccUnitModule core_acc_unit.PreClock           
  114   FastCoreTSMgr core_tsmgr.PreClock                  
  115   CoreDynUnitModule core_dyn_unit.PreClock           
  116   CoreAccUnitModule core_acc_unit.PreClock           
  117   FastCoreTSMgr core_tsmgr.PreClock                  
  118   CoreDynUnitModule core_dyn_unit.PreClock           
  119   CoreAccUnitModule core_acc_unit.PreClock           
  120   FastCoreTSMgr core_tsmgr.PreClock                  
  121   CoreDynUnitModule core_dyn_unit.PreClock           
  122   CoreAccUnitModule core_acc_unit.PreClock           
  123   FastCoreTSMgr core_tsmgr.PreClock                  
  124   CoreDynUnitModule core_dyn_unit.PreClock           
  125   CoreAccUnitModule core_acc_unit.PreClock           
  126   FastCoreTSMgr core_tsmgr.PreClock                  
  127   CoreDynUnitModule core_dyn_unit.PreClock           
  128   CoreAccUnitModule core_acc_unit.PreClock           
  129   FastCoreTSMgr core_tsmgr.PreClock                  
  130   CoreDynUnitModule core_dyn_unit.PreClock           
  131   CoreAccUnitModule core_acc_unit.PreClock           
  132   FastCoreTSMgr core_tsmgr.PreClock                  
  133   CoreDynUnitModule core_dyn_unit.PreClock           
  134   CoreAccUnitModule core_acc_unit.PreClock           
  135   FastCoreTSMgr core_tsmgr.PreClock                  
  136   CoreDynUnitModule core_dyn_unit.PreClock           
  137   CoreAccUnitModule core_acc_unit.PreClock           
  138   FastCoreTSMgr core_tsmgr.PreClock                  
  139   CoreDynUnitModule core_dyn_unit.PreClock           
  140   CoreAccUnitModule core_acc_unit.PreClock           
  141   FastCoreTSMgr core_tsmgr.PreClock                  
  142   CoreDynUnitModule core_dyn_unit.PreClock           
  143   CoreAccUnitModule core_acc_unit.PreClock           
  144   FastCoreTSMgr core_tsmgr.PreClock                  
  145   CoreDynUnitModule core_dyn_unit.PreClock           
  146   CoreAccUnitModule core_acc_unit.PreClock           
  147   FastCoreTSMgr core_tsmgr.PreClock                  
  148   CoreDynUnitModule core_dyn_unit.PreClock           
  149   CoreAccUnitModule core_acc_unit.PreClock           
  150   FastCoreTSMgr core_tsmgr.PreClock                  
  151   CoreDynUnitModule core_dyn_unit.PreClock           
  152   CoreAccUnitModule core_acc_unit.PreClock           
  153   FastCoreTSMgr core_tsmgr.PreClock                  
  154   CoreDynUnitModule core_dyn_unit.PreClock           
  155   CoreAccUnitModule core_acc_unit.PreClock           
  156   FastCoreTSMgr core_tsmgr.PreClock                  
  157   CoreDynUnitModule core_dyn_unit.PreClock           
  158   CoreAccUnitModule core_acc_unit.PreClock           
  159   FastCoreTSMgr core_tsmgr.PreClock                  
  160   CoreDynUnitModule core_dyn_unit.PreClock           
  161   CoreAccUnitModule core_acc_unit.PreClock           
  162   FastCoreTSMgr core_tsmgr.PreClock                  
  163   CoreDynUnitModule core_dyn_unit.PreClock           
  164   CoreAccUnitModule core_acc_unit.PreClock           
  165   FastCoreTSMgr core_tsmgr.PreClock                  
  166   CoreDynUnitModule core_dyn_unit.PreClock           
  167   CoreAccUnitModule core_acc_unit.PreClock           
  168   FastCoreTSMgr core_tsmgr.PreClock                  
  169   CoreDynUnitModule core_dyn_unit.PreClock           
  170   CoreAccUnitModule core_acc_unit.PreClock           
  171   FastCoreTSMgr core_tsmgr.PreClock                  
  172   CoreDynUnitModule core_dyn_unit.PreClock           
  173   CoreAccUnitModule core_acc_unit.PreClock           
  174   FastCoreTSMgr core_tsmgr.PreClock                  
  175   CoreDynUnitModule core_dyn_unit.PreClock           
  176   CoreAccUnitModule core_acc_unit.PreClock           
  177   FastCoreTSMgr core_tsmgr.PreClock                  
  178   CoreDynUnitModule core_dyn_unit.PreClock           
  179   CoreAccUnitModule core_acc_unit.PreClock           
  180   FastCoreTSMgr core_tsmgr.PreClock                  
  181   CoreDynUnitModule core_dyn_unit.PreClock           
  182   CoreAccUnitModule core_acc_unit.PreClock           
  183   FastCoreTSMgr core_tsmgr.PreClock                  
  184   CoreDynUnitModule core_dyn_unit.PreClock           
  185   CoreAccUnitModule core_acc_unit.PreClock           
  186   FastCoreTSMgr core_tsmgr.PreClock                  
  187   CoreDynUnitModule core_dyn_unit.PreClock           
  188   CoreAccUnitModule core_acc_unit.PreClock           
  189   FastCoreTSMgr core_tsmgr.PreClock                  
  190   CoreDynUnitModule core_dyn_unit.PreClock           
  191   CoreAccUnitModule core_acc_unit.PreClock           
  192   FastCoreTSMgr core_tsmgr.PreClock                  
  193   CoreDynUnitModule core_dyn_unit.PreClock           
  194   CoreAccUnitModule core_acc_unit.PreClock           
  195   FastCoreTSMgr core_tsmgr.PreClock                  
  196   CoreDynUnitModule core_dyn_unit.PreClock           
  197   CoreAccUnitModule core_acc_unit.PreClock           
  198   FastCoreTSMgr core_tsmgr.PreClock                  
  199   CoreDynUnitModule core_dyn_unit.PreClock           
  200   CoreAccUnitModule core_acc_unit.PreClock           
  201   FastCoreTSMgr core_tsmgr.PreClock                  
  202   CoreDynUnitModule core_dyn_unit.PreClock           
  203   CoreAccUnitModule core_acc_unit.PreClock           
  204   FastCoreTSMgr core_tsmgr.PreClock                  
  205   CoreDynUnitModule core_dyn_unit.PreClock           
  206   CoreAccUnitModule core_acc_unit.PreClock           
  207   FastCoreTSMgr core_tsmgr.PreClock                  
  208   CoreDynUnitModule core_dyn_unit.PreClock           
  209   CoreAccUnitModule core_acc_unit.PreClock           
  210   FastCoreTSMgr core_tsmgr.PreClock                  
  211   CoreDynUnitModule core_dyn_unit.PreClock           
  212   CoreAccUnitModule core_acc_unit.PreClock           
  213   FastCoreTSMgr core_tsmgr.PreClock                  
  214   DelayAxonMgr delay_axon_mgr.PreClock               
  215   DelaySRAM delay_storage.PreClock                   
  216   DelayAxonMgr delay_axon_mgr.PreClock               
  217   DelaySRAM delay_storage.PreClock                   
  218   DelayAxonMgr delay_axon_mgr.PreClock               
  219   DelaySRAM delay_storage.PreClock                   
  220   DelayAxonMgr delay_axon_mgr.PreClock               
  221   DelaySRAM delay_storage.PreClock                   
  222   RRFaninWire axon_transmitter.axon_out0-axon_meta_receiver.axon_in.PreClock 
  223   RRFaninWire axon_transmitter.axon_out1-axon_meta_receiver.axon_in.PreClock 
  224   RRFaninWire axon_transmitter.axon_out2-axon_meta_receiver.axon_in.PreClock 
  225   RRFaninWire axon_transmitter.axon_out3-axon_meta_receiver.axon_in.PreClock 
  226   FanoutWire ts_manager.ts_parity-ts_buf.input0.PreClock 
  227   Wire idle_and.output-ts_manager.idle.PreClock      
  228   Wire dynfin_and.output-ts_manager.dynfin.PreClock  
  229   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  230   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  231   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  232   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  233   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  234   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  235   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  236   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  237   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  238   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  239   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  240   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  241   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  242   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  243   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PreClock 
  244   FanoutWire ts_buf.output-core_tsmgr.curTS.PreClock 
  245   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PreClock 
  246   Wire axon_streamer.addr_out-axon_storage.r_addr.PreClock 
  247   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  248   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PreClock 
  249   Wire axon_streamer.addr_out-axon_storage.r_addr.PreClock 
  250   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  251   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PreClock 
  252   Wire axon_streamer.addr_out-axon_storage.r_addr.PreClock 
  253   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  254   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PreClock 
  255   Wire axon_streamer.addr_out-axon_storage.r_addr.PreClock 
  256   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PreClock 
  257   Wire ts_manager.tsend-packet_constructor.ts_end.PreClock 
  258   Wire packet_decoder.ts_end-ts_manager.remote_tsend.PreClock 
  259   Wire packet_constructor.packet-pcie_controller.tx.PreClock 
  260   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  261   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  262   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  263   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  264   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  265   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  266   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  267   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  268   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  269   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  270   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  271   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  272   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  273   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  274   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  275   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  276   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  277   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  278   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  279   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  280   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  281   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  282   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  283   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  284   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  285   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  286   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  287   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  288   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  289   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  290   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  291   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  292   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  293   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  294   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  295   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  296   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  297   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  298   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  299   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  300   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  301   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  302   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  303   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  304   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  305   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  306   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  307   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  308   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  309   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  310   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  311   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  312   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  313   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  314   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  315   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  316   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  317   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  318   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  319   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  320   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  321   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  322   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  323   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  324   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  325   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  326   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  327   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  328   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  329   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  330   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  331   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  332   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  333   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  334   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  335   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  336   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  337   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  338   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  339   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  340   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  341   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  342   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  343   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  344   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  345   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  346   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  347   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  348   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  349   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  350   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  351   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  352   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  353   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  354   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  355   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  356   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  357   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  358   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  359   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  360   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  361   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  362   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  363   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  364   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  365   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  366   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  367   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  368   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  369   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  370   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  371   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  372   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  373   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  374   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  375   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  376   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  377   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  378   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  379   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  380   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  381   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  382   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  383   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  384   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  385   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  386   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  387   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  388   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  389   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  390   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  391   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  392   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  393   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  394   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  395   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  396   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  397   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  398   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  399   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  400   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  401   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  402   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  403   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  404   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  405   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  406   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  407   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  408   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  409   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  410   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  411   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  412   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  413   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  414   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  415   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  416   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  417   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  418   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  419   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  420   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  421   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  422   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  423   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  424   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  425   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  426   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  427   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  428   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  429   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  430   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  431   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  432   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  433   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  434   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  435   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  436   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  437   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  438   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  439   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  440   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  441   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  442   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  443   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  444   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  445   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  446   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  447   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  448   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  449   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PreClock 
  450   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PreClock 
  451   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PreClock 
  452   Wire delay_axon_mgr.raddr-delay_storage.raddr.PreClock 
  453   Wire delay_axon_mgr.waddr-delay_storage.waddr.PreClock 
  454   Wire delay_storage.rdata-delay_axon_mgr.rdata.PreClock 
  455   Wire delay_axon_mgr.wdata-delay_storage.wdata.PreClock 
  456   Wire delay_axon_mgr.raddr-delay_storage.raddr.PreClock 
  457   Wire delay_axon_mgr.waddr-delay_storage.waddr.PreClock 
  458   Wire delay_storage.rdata-delay_axon_mgr.rdata.PreClock 
  459   Wire delay_axon_mgr.wdata-delay_storage.wdata.PreClock 
  460   Wire delay_axon_mgr.raddr-delay_storage.raddr.PreClock 
  461   Wire delay_axon_mgr.waddr-delay_storage.waddr.PreClock 
  462   Wire delay_storage.rdata-delay_axon_mgr.rdata.PreClock 
  463   Wire delay_axon_mgr.wdata-delay_storage.wdata.PreClock 
  464   Wire delay_axon_mgr.raddr-delay_storage.raddr.PreClock 
  465   Wire delay_axon_mgr.waddr-delay_storage.waddr.PreClock 
  466   Wire delay_storage.rdata-delay_axon_mgr.rdata.PreClock 
  467   Wire delay_axon_mgr.wdata-delay_storage.wdata.PreClock 
  468   TimestepReporter tsrep.PostClock                   
  469   InputFeeder input_feeder.PostClock                 
  470   AxonTransmitter axon_transmitter.PostClock         
  471   AxonTransmitter axon_transmitter.PostClock         
  472   AxonTransmitter axon_transmitter.PostClock         
  473   AxonTransmitter axon_transmitter.PostClock         
  474   AxonTransmitter axon_transmitter.PostClock         
  475   AxonTransmitter axon_transmitter.PostClock         
  476   AxonTransmitter axon_transmitter.PostClock         
  477   AxonTransmitter axon_transmitter.PostClock         
  478   AxonMetaRecv axon_meta_receiver.PostClock          
  479   AxonStreamer axon_streamer.PostClock               
  480   AxonMetaRecv axon_meta_receiver.PostClock          
  481   AxonStreamer axon_streamer.PostClock               
  482   AxonMetaRecv axon_meta_receiver.PostClock          
  483   AxonStreamer axon_streamer.PostClock               
  484   AxonMetaRecv axon_meta_receiver.PostClock          
  485   AxonStreamer axon_streamer.PostClock               
  486   TSManager ts_manager.PostClock                     
  487   PacketConstructor packet_constructor.PostClock     
  488   PacketDecoder packet_decoder.PostClock             
  489   CoreDynUnitModule core_dyn_unit.PostClock          
  490   CoreAccUnitModule core_acc_unit.PostClock          
  491   FastCoreTSMgr core_tsmgr.PostClock                 
  492   CoreDynUnitModule core_dyn_unit.PostClock          
  493   CoreAccUnitModule core_acc_unit.PostClock          
  494   FastCoreTSMgr core_tsmgr.PostClock                 
  495   CoreDynUnitModule core_dyn_unit.PostClock          
  496   CoreAccUnitModule core_acc_unit.PostClock          
  497   FastCoreTSMgr core_tsmgr.PostClock                 
  498   CoreDynUnitModule core_dyn_unit.PostClock          
  499   CoreAccUnitModule core_acc_unit.PostClock          
  500   FastCoreTSMgr core_tsmgr.PostClock                 
  501   CoreDynUnitModule core_dyn_unit.PostClock          
  502   CoreAccUnitModule core_acc_unit.PostClock          
  503   FastCoreTSMgr core_tsmgr.PostClock                 
  504   CoreDynUnitModule core_dyn_unit.PostClock          
  505   CoreAccUnitModule core_acc_unit.PostClock          
  506   FastCoreTSMgr core_tsmgr.PostClock                 
  507   CoreDynUnitModule core_dyn_unit.PostClock          
  508   CoreAccUnitModule core_acc_unit.PostClock          
  509   FastCoreTSMgr core_tsmgr.PostClock                 
  510   CoreDynUnitModule core_dyn_unit.PostClock          
  511   CoreAccUnitModule core_acc_unit.PostClock          
  512   FastCoreTSMgr core_tsmgr.PostClock                 
  513   CoreDynUnitModule core_dyn_unit.PostClock          
  514   CoreAccUnitModule core_acc_unit.PostClock          
  515   FastCoreTSMgr core_tsmgr.PostClock                 
  516   CoreDynUnitModule core_dyn_unit.PostClock          
  517   CoreAccUnitModule core_acc_unit.PostClock          
  518   FastCoreTSMgr core_tsmgr.PostClock                 
  519   CoreDynUnitModule core_dyn_unit.PostClock          
  520   CoreAccUnitModule core_acc_unit.PostClock          
  521   FastCoreTSMgr core_tsmgr.PostClock                 
  522   CoreDynUnitModule core_dyn_unit.PostClock          
  523   CoreAccUnitModule core_acc_unit.PostClock          
  524   FastCoreTSMgr core_tsmgr.PostClock                 
  525   CoreDynUnitModule core_dyn_unit.PostClock          
  526   CoreAccUnitModule core_acc_unit.PostClock          
  527   FastCoreTSMgr core_tsmgr.PostClock                 
  528   CoreDynUnitModule core_dyn_unit.PostClock          
  529   CoreAccUnitModule core_acc_unit.PostClock          
  530   FastCoreTSMgr core_tsmgr.PostClock                 
  531   CoreDynUnitModule core_dyn_unit.PostClock          
  532   CoreAccUnitModule core_acc_unit.PostClock          
  533   FastCoreTSMgr core_tsmgr.PostClock                 
  534   CoreDynUnitModule core_dyn_unit.PostClock          
  535   CoreAccUnitModule core_acc_unit.PostClock          
  536   FastCoreTSMgr core_tsmgr.PostClock                 
  537   CoreDynUnitModule core_dyn_unit.PostClock          
  538   CoreAccUnitModule core_acc_unit.PostClock          
  539   FastCoreTSMgr core_tsmgr.PostClock                 
  540   CoreDynUnitModule core_dyn_unit.PostClock          
  541   CoreAccUnitModule core_acc_unit.PostClock          
  542   FastCoreTSMgr core_tsmgr.PostClock                 
  543   CoreDynUnitModule core_dyn_unit.PostClock          
  544   CoreAccUnitModule core_acc_unit.PostClock          
  545   FastCoreTSMgr core_tsmgr.PostClock                 
  546   CoreDynUnitModule core_dyn_unit.PostClock          
  547   CoreAccUnitModule core_acc_unit.PostClock          
  548   FastCoreTSMgr core_tsmgr.PostClock                 
  549   CoreDynUnitModule core_dyn_unit.PostClock          
  550   CoreAccUnitModule core_acc_unit.PostClock          
  551   FastCoreTSMgr core_tsmgr.PostClock                 
  552   CoreDynUnitModule core_dyn_unit.PostClock          
  553   CoreAccUnitModule core_acc_unit.PostClock          
  554   FastCoreTSMgr core_tsmgr.PostClock                 
  555   CoreDynUnitModule core_dyn_unit.PostClock          
  556   CoreAccUnitModule core_acc_unit.PostClock          
  557   FastCoreTSMgr core_tsmgr.PostClock                 
  558   CoreDynUnitModule core_dyn_unit.PostClock          
  559   CoreAccUnitModule core_acc_unit.PostClock          
  560   FastCoreTSMgr core_tsmgr.PostClock                 
  561   CoreDynUnitModule core_dyn_unit.PostClock          
  562   CoreAccUnitModule core_acc_unit.PostClock          
  563   FastCoreTSMgr core_tsmgr.PostClock                 
  564   CoreDynUnitModule core_dyn_unit.PostClock          
  565   CoreAccUnitModule core_acc_unit.PostClock          
  566   FastCoreTSMgr core_tsmgr.PostClock                 
  567   CoreDynUnitModule core_dyn_unit.PostClock          
  568   CoreAccUnitModule core_acc_unit.PostClock          
  569   FastCoreTSMgr core_tsmgr.PostClock                 
  570   CoreDynUnitModule core_dyn_unit.PostClock          
  571   CoreAccUnitModule core_acc_unit.PostClock          
  572   FastCoreTSMgr core_tsmgr.PostClock                 
  573   CoreDynUnitModule core_dyn_unit.PostClock          
  574   CoreAccUnitModule core_acc_unit.PostClock          
  575   FastCoreTSMgr core_tsmgr.PostClock                 
  576   CoreDynUnitModule core_dyn_unit.PostClock          
  577   CoreAccUnitModule core_acc_unit.PostClock          
  578   FastCoreTSMgr core_tsmgr.PostClock                 
  579   CoreDynUnitModule core_dyn_unit.PostClock          
  580   CoreAccUnitModule core_acc_unit.PostClock          
  581   FastCoreTSMgr core_tsmgr.PostClock                 
  582   CoreDynUnitModule core_dyn_unit.PostClock          
  583   CoreAccUnitModule core_acc_unit.PostClock          
  584   FastCoreTSMgr core_tsmgr.PostClock                 
  585   CoreDynUnitModule core_dyn_unit.PostClock          
  586   CoreAccUnitModule core_acc_unit.PostClock          
  587   FastCoreTSMgr core_tsmgr.PostClock                 
  588   CoreDynUnitModule core_dyn_unit.PostClock          
  589   CoreAccUnitModule core_acc_unit.PostClock          
  590   FastCoreTSMgr core_tsmgr.PostClock                 
  591   CoreDynUnitModule core_dyn_unit.PostClock          
  592   CoreAccUnitModule core_acc_unit.PostClock          
  593   FastCoreTSMgr core_tsmgr.PostClock                 
  594   CoreDynUnitModule core_dyn_unit.PostClock          
  595   CoreAccUnitModule core_acc_unit.PostClock          
  596   FastCoreTSMgr core_tsmgr.PostClock                 
  597   CoreDynUnitModule core_dyn_unit.PostClock          
  598   CoreAccUnitModule core_acc_unit.PostClock          
  599   FastCoreTSMgr core_tsmgr.PostClock                 
  600   CoreDynUnitModule core_dyn_unit.PostClock          
  601   CoreAccUnitModule core_acc_unit.PostClock          
  602   FastCoreTSMgr core_tsmgr.PostClock                 
  603   CoreDynUnitModule core_dyn_unit.PostClock          
  604   CoreAccUnitModule core_acc_unit.PostClock          
  605   FastCoreTSMgr core_tsmgr.PostClock                 
  606   CoreDynUnitModule core_dyn_unit.PostClock          
  607   CoreAccUnitModule core_acc_unit.PostClock          
  608   FastCoreTSMgr core_tsmgr.PostClock                 
  609   CoreDynUnitModule core_dyn_unit.PostClock          
  610   CoreAccUnitModule core_acc_unit.PostClock          
  611   FastCoreTSMgr core_tsmgr.PostClock                 
  612   CoreDynUnitModule core_dyn_unit.PostClock          
  613   CoreAccUnitModule core_acc_unit.PostClock          
  614   FastCoreTSMgr core_tsmgr.PostClock                 
  615   CoreDynUnitModule core_dyn_unit.PostClock          
  616   CoreAccUnitModule core_acc_unit.PostClock          
  617   FastCoreTSMgr core_tsmgr.PostClock                 
  618   CoreDynUnitModule core_dyn_unit.PostClock          
  619   CoreAccUnitModule core_acc_unit.PostClock          
  620   FastCoreTSMgr core_tsmgr.PostClock                 
  621   CoreDynUnitModule core_dyn_unit.PostClock          
  622   CoreAccUnitModule core_acc_unit.PostClock          
  623   FastCoreTSMgr core_tsmgr.PostClock                 
  624   CoreDynUnitModule core_dyn_unit.PostClock          
  625   CoreAccUnitModule core_acc_unit.PostClock          
  626   FastCoreTSMgr core_tsmgr.PostClock                 
  627   CoreDynUnitModule core_dyn_unit.PostClock          
  628   CoreAccUnitModule core_acc_unit.PostClock          
  629   FastCoreTSMgr core_tsmgr.PostClock                 
  630   CoreDynUnitModule core_dyn_unit.PostClock          
  631   CoreAccUnitModule core_acc_unit.PostClock          
  632   FastCoreTSMgr core_tsmgr.PostClock                 
  633   CoreDynUnitModule core_dyn_unit.PostClock          
  634   CoreAccUnitModule core_acc_unit.PostClock          
  635   FastCoreTSMgr core_tsmgr.PostClock                 
  636   CoreDynUnitModule core_dyn_unit.PostClock          
  637   CoreAccUnitModule core_acc_unit.PostClock          
  638   FastCoreTSMgr core_tsmgr.PostClock                 
  639   CoreDynUnitModule core_dyn_unit.PostClock          
  640   CoreAccUnitModule core_acc_unit.PostClock          
  641   FastCoreTSMgr core_tsmgr.PostClock                 
  642   CoreDynUnitModule core_dyn_unit.PostClock          
  643   CoreAccUnitModule core_acc_unit.PostClock          
  644   FastCoreTSMgr core_tsmgr.PostClock                 
  645   CoreDynUnitModule core_dyn_unit.PostClock          
  646   CoreAccUnitModule core_acc_unit.PostClock          
  647   FastCoreTSMgr core_tsmgr.PostClock                 
  648   CoreDynUnitModule core_dyn_unit.PostClock          
  649   CoreAccUnitModule core_acc_unit.PostClock          
  650   FastCoreTSMgr core_tsmgr.PostClock                 
  651   CoreDynUnitModule core_dyn_unit.PostClock          
  652   CoreAccUnitModule core_acc_unit.PostClock          
  653   FastCoreTSMgr core_tsmgr.PostClock                 
  654   CoreDynUnitModule core_dyn_unit.PostClock          
  655   CoreAccUnitModule core_acc_unit.PostClock          
  656   FastCoreTSMgr core_tsmgr.PostClock                 
  657   CoreDynUnitModule core_dyn_unit.PostClock          
  658   CoreAccUnitModule core_acc_unit.PostClock          
  659   FastCoreTSMgr core_tsmgr.PostClock                 
  660   CoreDynUnitModule core_dyn_unit.PostClock          
  661   CoreAccUnitModule core_acc_unit.PostClock          
  662   FastCoreTSMgr core_tsmgr.PostClock                 
  663   CoreDynUnitModule core_dyn_unit.PostClock          
  664   CoreAccUnitModule core_acc_unit.PostClock          
  665   FastCoreTSMgr core_tsmgr.PostClock                 
  666   CoreDynUnitModule core_dyn_unit.PostClock          
  667   CoreAccUnitModule core_acc_unit.PostClock          
  668   FastCoreTSMgr core_tsmgr.PostClock                 
  669   CoreDynUnitModule core_dyn_unit.PostClock          
  670   CoreAccUnitModule core_acc_unit.PostClock          
  671   FastCoreTSMgr core_tsmgr.PostClock                 
  672   CoreDynUnitModule core_dyn_unit.PostClock          
  673   CoreAccUnitModule core_acc_unit.PostClock          
  674   FastCoreTSMgr core_tsmgr.PostClock                 
  675   CoreDynUnitModule core_dyn_unit.PostClock          
  676   CoreAccUnitModule core_acc_unit.PostClock          
  677   FastCoreTSMgr core_tsmgr.PostClock                 
  678   CoreDynUnitModule core_dyn_unit.PostClock          
  679   CoreAccUnitModule core_acc_unit.PostClock          
  680   FastCoreTSMgr core_tsmgr.PostClock                 
  681   DelayAxonMgr delay_axon_mgr.PostClock              
  682   DelaySRAM delay_storage.PostClock                  
  683   DelayAxonMgr delay_axon_mgr.PostClock              
  684   DelaySRAM delay_storage.PostClock                  
  685   DelayAxonMgr delay_axon_mgr.PostClock              
  686   DelaySRAM delay_storage.PostClock                  
  687   DelayAxonMgr delay_axon_mgr.PostClock              
  688   DelaySRAM delay_storage.PostClock                  
  689   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  690   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  691   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  692   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  693   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  694   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  695   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  696   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  697   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  698   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  699   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  700   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  701   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  702   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  703   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  704   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  705   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  706   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  707   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  708   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  709   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  710   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  711   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  712   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  713   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  714   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  715   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  716   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  717   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  718   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  719   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  720   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  721   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  722   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  723   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  724   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  725   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  726   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  727   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  728   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  729   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  730   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  731   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  732   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  733   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  734   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  735   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  736   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  737   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  738   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  739   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  740   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  741   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  742   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  743   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  744   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  745   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  746   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  747   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  748   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  749   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  750   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  751   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  752   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  753   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  754   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  755   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  756   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  757   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  758   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  759   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  760   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  761   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  762   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  763   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  764   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  765   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  766   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  767   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  768   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  769   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  770   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  771   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  772   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  773   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  774   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  775   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  776   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  777   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  778   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  779   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  780   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  781   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  782   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  783   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  784   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  785   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  786   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  787   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  788   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  789   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  790   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  791   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  792   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  793   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  794   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  795   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  796   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  797   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  798   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  799   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  800   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  801   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  802   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  803   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  804   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  805   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  806   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  807   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  808   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  809   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  810   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  811   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  812   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  813   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  814   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  815   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  816   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  817   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  818   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  819   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  820   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  821   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  822   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  823   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  824   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  825   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  826   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  827   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  828   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  829   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  830   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  831   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  832   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  833   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  834   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  835   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  836   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  837   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  838   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  839   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  840   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  841   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  842   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  843   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  844   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  845   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  846   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  847   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  848   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  849   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  850   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  851   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  852   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  853   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  854   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  855   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  856   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  857   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  858   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  859   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  860   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  861   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  862   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  863   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  864   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  865   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  866   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  867   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  868   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  869   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  870   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  871   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  872   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  873   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  874   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  875   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  876   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  877   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  878   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  879   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  880   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  881   RRFaninWire core_dyn_unit.axon-axon_transmitter.axon_in.PostClock 
  882   Wire delay_axon_mgr.raddr-delay_storage.raddr.PostClock 
  883   Wire delay_axon_mgr.waddr-delay_storage.waddr.PostClock 
  884   Wire delay_storage.rdata-delay_axon_mgr.rdata.PostClock 
  885   Wire delay_axon_mgr.wdata-delay_storage.wdata.PostClock 
  886   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PostClock 
  887   Wire axon_streamer.addr_out-axon_storage.r_addr.PostClock 
  888   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  889   Wire delay_axon_mgr.raddr-delay_storage.raddr.PostClock 
  890   Wire delay_axon_mgr.waddr-delay_storage.waddr.PostClock 
  891   Wire delay_storage.rdata-delay_axon_mgr.rdata.PostClock 
  892   Wire delay_axon_mgr.wdata-delay_storage.wdata.PostClock 
  893   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PostClock 
  894   Wire axon_streamer.addr_out-axon_storage.r_addr.PostClock 
  895   Wire delay_axon_mgr.raddr-delay_storage.raddr.PostClock 
  896   Wire delay_axon_mgr.waddr-delay_storage.waddr.PostClock 
  897   Wire delay_axon_mgr.wdata-delay_storage.wdata.PostClock 
  898   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PostClock 
  899   Wire axon_streamer.addr_out-axon_storage.r_addr.PostClock 
  900   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  901   Wire delay_storage.rdata-delay_axon_mgr.rdata.PostClock 
  902   Wire delay_axon_mgr.raddr-delay_storage.raddr.PostClock 
  903   Wire delay_axon_mgr.waddr-delay_storage.waddr.PostClock 
  904   Wire delay_storage.rdata-delay_axon_mgr.rdata.PostClock 
  905   Wire delay_axon_mgr.wdata-delay_storage.wdata.PostClock 
  906   Wire axon_meta_receiver.axon_out-axon_streamer.axon_in.PostClock 
  907   Wire axon_streamer.addr_out-axon_storage.r_addr.PostClock 
  908   Wire ts_manager.tsend-packet_constructor.ts_end.PostClock 
  909   Wire packet_decoder.ts_end-ts_manager.remote_tsend.PostClock 
  910   Wire packet_constructor.packet-pcie_controller.tx.PostClock 
  911   RRFaninWire axon_transmitter.axon_out0-axon_meta_receiver.axon_in.PostClock 
  912   RRFaninWire axon_transmitter.axon_out1-axon_meta_receiver.axon_in.PostClock 
  913   RRFaninWire axon_transmitter.axon_out2-axon_meta_receiver.axon_in.PostClock 
  914   RRFaninWire axon_transmitter.axon_out3-axon_meta_receiver.axon_in.PostClock 
  915   AndGate dynfin_and.PreClock                        
  916   AndGate ts_buf.PreClock                            
  917   AndGate dynfin_and.PreClock                        
  918   AndGate ts_buf.PreClock                            
  919   AndGate dynfin_and.PreClock                        
  920   AndGate ts_buf.PreClock                            
  921   AndGate dynfin_and.PreClock                        
  922   AndGate ts_buf.PreClock                            
  923   AndGate dynfin_and.PreClock                        
  924   AndGate ts_buf.PreClock                            
  925   AndGate dynfin_and.PreClock                        
  926   AndGate ts_buf.PreClock                            
  927   AndGate dynfin_and.PreClock                        
  928   AndGate ts_buf.PreClock                            
  929   AndGate dynfin_and.PreClock                        
  930   AndGate ts_buf.PreClock                            
  931   AndGate prop_idle.PreClock                         
  932   AndGate prop_idle.PreClock                         
  933   AndGate prop_idle.PreClock                         
  934   AndGate prop_idle.PreClock                         
  935   AndGate idle_and.PreClock                          
  936   AndGate dynfin_and.PreClock                        
  937   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  938   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  939   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  940   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  941   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  942   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  943   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  944   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  945   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  946   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  947   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  948   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  949   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  950   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  951   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  952   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  953   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  954   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  955   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  956   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  957   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  958   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  959   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  960   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  961   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  962   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  963   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  964   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  965   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  966   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  967   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  968   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  969   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  970   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  971   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  972   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  973   Wire core_acc_unit.accfin-core_tsmgr.acc_idle.PostClock 
  974   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  975   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  976   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  977   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  978   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  979   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  980   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  981   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  982   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  983   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  984   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  985   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  986   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  987   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  988   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  989   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  990   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  991   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  992   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  993   FanoutWire core_tsmgr.Tsparity-core_dyn_unit.coreTS.PostClock 
  994   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  995   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  996   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  997   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  998   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  999   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  1000   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  1001   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  1002   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  1003   Wire core_dyn_unit.dynfin-core_tsmgr.dyn_end.PostClock 
  1004   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  1005   Wire core_tsmgr.DynFin-dynfin_and.input1.PostClock 
  1006   Wire core_tsmgr.DynFin-dynfin_and.input2.PostClock 
  1007   Wire core_tsmgr.DynFin-dynfin_and.input3.PostClock 
  1008   Wire core_tsmgr.DynFin-dynfin_and.input4.PostClock 
  1009   Wire core_tsmgr.DynFin-dynfin_and.input6.PostClock 
  1010   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  1011   Wire axon_transmitter.idle-dynfin_and.input8.PostClock 
  1012   Wire core_tsmgr.DynFin-dynfin_and.input5.PostClock 
  1013   Wire axon_meta_receiver.idle-prop_idle.input0.PostClock 
  1014   Wire axon_streamer.idle-prop_idle.input2.PostClock 
  1015   Wire delay_axon_mgr.idle-prop_idle.input4.PostClock 
  1016   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  1017   Wire axon_streamer.idle-prop_idle.input2.PostClock 
  1018   Wire delay_axon_mgr.idle-prop_idle.input4.PostClock 
  1019   Wire axon_meta_receiver.idle-prop_idle.input0.PostClock 
  1020   Wire axon_streamer.idle-prop_idle.input2.PostClock 
  1021   Wire delay_axon_mgr.idle-prop_idle.input4.PostClock 
  1022   RRFaninWire axon_classifier.delay_out-delay_axon_mgr.delay_input.PostClock 
  1023   Wire axon_meta_receiver.idle-prop_idle.input0.PostClock 
  1024   Wire axon_streamer.idle-prop_idle.input2.PostClock 
  1025   Wire delay_axon_mgr.idle-prop_idle.input4.PostClock 
  1026   FanoutWire ts_manager.ts_parity-ts_buf.input0.PostClock 
  1027   Wire input_feeder.idle-dynfin_and.input0.PostClock 
  1028   AndGate dynfin_and.PostClock                       
  1029   AndGate ts_buf.PostClock                           
  1030   AndGate ts_buf.PostClock                           
  1031   AndGate ts_buf.PostClock                           
  1032   AndGate ts_buf.PostClock                           
  1033   AndGate ts_buf.PostClock                           
  1034   AndGate dynfin_and.PostClock                       
  1035   AndGate dynfin_and.PostClock                       
  1036   AndGate ts_buf.PostClock                           
  1037   AndGate ts_buf.PostClock                           
  1038   AndGate dynfin_and.PostClock                       
  1039   AndGate ts_buf.PostClock                           
  1040   AndGate prop_idle.PostClock                        
  1041   AndGate prop_idle.PostClock                        
  1042   AndGate prop_idle.PostClock                        
  1043   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1044   Wire core_tsmgr.DynFin-dynfin_and.input7.PostClock 
  1045   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1046   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  1047   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1048   Wire core_tsmgr.DynFin-dynfin_and.input0.PostClock 
  1049   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1050   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1051   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1052   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1053   FanoutWire ts_buf.output-core_tsmgr.curTS.PostClock 
  1054   Wire axon_meta_receiver.idle-prop_idle.input0.PostClock 
  1055   Wire prop_idle.output-idle_and.input0.PostClock    
  1056   Wire prop_idle.output-idle_and.input2.PostClock    
  1057   Wire dynfin_and.output-dynfin_and.input1.PostClock 
  1058   Wire dynfin_and.output-dynfin_and.input5.PostClock 
  1059   Wire dynfin_and.output-dynfin_and.input6.PostClock 
  1060   Wire dynfin_and.output-dynfin_and.input8.PostClock 
  1061   AndGate dynfin_and.PostClock                       
  1062   AndGate dynfin_and.PostClock                       
  1063   AndGate dynfin_and.PostClock                       
  1064   AndGate dynfin_and.PostClock                       
  1065   AndGate prop_idle.PostClock                        
  1066   Wire prop_idle.output-idle_and.input1.PostClock    
  1067   Wire prop_idle.output-idle_and.input3.PostClock    
  1068   Wire dynfin_and.output-dynfin_and.input2.PostClock 
  1069   Wire dynfin_and.output-dynfin_and.input4.PostClock 
  1070   Wire dynfin_and.output-dynfin_and.input7.PostClock 
  1071   AndGate idle_and.PostClock                         
  1072   Wire idle_and.output-ts_manager.idle.PostClock     
  1073   Wire dynfin_and.output-dynfin_and.input3.PostClock 
  1074   AndGate dynfin_and.PostClock                       
  1075   Wire dynfin_and.output-ts_manager.dynfin.PostClock 
----------------------------------------------------------

< Scheduled Clock Functions (pcie) >
----------------------------------------------------------
 No.   Clock Function                                     
----------------------------------------------------------
   1   PCIeSwitch pswitch.PreClock                        
   2   PCIeController pcie_controller.PreClock            
   3   Link pcie_controller.tx_export-pswitch.rx0.PreClock 
   4   Link pswitch.tx0-pcie_controller.rx_import.PreClock 
   5   Link pswitch.tx1-tsrep.remote_tsend.PreClock       
   6   Wire pcie_controller.rx-packet_decoder.packet.PreClock 
   7   PCIeSwitch pswitch.PostClock                       
   8   PCIeController pcie_controller.PostClock           
   9   Wire pcie_controller.rx-packet_decoder.packet.PostClock 
  10   Link pcie_controller.tx_export-pswitch.rx0.PostClock 
  11   Link pswitch.tx0-pcie_controller.rx_import.PostClock 
  12   Link pswitch.tx1-tsrep.remote_tsend.PostClock      
----------------------------------------------------------

total 64 file script(s), 73 file register(s) found
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_0.script'..
total 998 section(s), 408 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_1.script'..
total 998 section(s), 407 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_2.script'..
total 998 section(s), 403 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_3.script'..
total 998 section(s), 398 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_4.script'..
total 998 section(s), 382 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_5.script'..
total 998 section(s), 407 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_6.script'..
total 998 section(s), 396 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike0_7.script'..
total 998 section(s), 420 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_0.script'..
total 998 section(s), 404 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_1.script'..
total 998 section(s), 388 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_2.script'..
total 998 section(s), 404 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_3.script'..
total 998 section(s), 403 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_4.script'..
total 998 section(s), 399 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_5.script'..
total 998 section(s), 391 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_6.script'..
total 998 section(s), 420 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike1_7.script'..
total 998 section(s), 400 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_0.script'..
total 998 section(s), 388 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_1.script'..
total 998 section(s), 399 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_2.script'..
total 998 section(s), 404 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_3.script'..
total 998 section(s), 395 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_4.script'..
total 998 section(s), 387 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_5.script'..
total 998 section(s), 397 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_6.script'..
total 998 section(s), 410 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike2_7.script'..
total 998 section(s), 409 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_0.script'..
total 998 section(s), 409 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_1.script'..
total 998 section(s), 411 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_2.script'..
total 998 section(s), 389 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_3.script'..
total 998 section(s), 394 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_4.script'..
total 998 section(s), 411 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_5.script'..
total 998 section(s), 422 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_6.script'..
total 998 section(s), 399 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike3_7.script'..
total 998 section(s), 409 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_0.script'..
total 998 section(s), 402 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_1.script'..
total 998 section(s), 372 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_2.script'..
total 998 section(s), 405 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_3.script'..
total 998 section(s), 425 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_4.script'..
total 998 section(s), 410 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_5.script'..
total 998 section(s), 413 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_6.script'..
total 998 section(s), 402 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike4_7.script'..
total 998 section(s), 394 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_0.script'..
total 998 section(s), 398 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_1.script'..
total 998 section(s), 403 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_2.script'..
total 998 section(s), 391 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_3.script'..
total 998 section(s), 389 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_4.script'..
total 998 section(s), 391 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_5.script'..
total 998 section(s), 401 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_6.script'..
total 998 section(s), 398 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike5_7.script'..
total 998 section(s), 394 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_0.script'..
total 998 section(s), 414 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_1.script'..
total 998 section(s), 421 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_2.script'..
total 998 section(s), 397 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_3.script'..
total 998 section(s), 388 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_4.script'..
total 998 section(s), 410 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_5.script'..
total 998 section(s), 399 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_6.script'..
total 998 section(s), 401 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike6_7.script'..
total 998 section(s), 373 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_0.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_0.script'..
total 998 section(s), 384 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_1.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_1.script'..
total 998 section(s), 398 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_2.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_2.script'..
total 998 section(s), 404 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_3.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_3.script'..
total 998 section(s), 392 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_4.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_4.script'..
total 998 section(s), 385 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_5.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_5.script'..
total 998 section(s), 387 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_6.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_6.script'..
total 998 section(s), 401 instruction(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_7.script'..
Reading script 'workloads/realworld/r01.isp25k/neurosim/data/spikes/spike7_7.script'..
total 998 section(s), 402 instruction(s)
Loading 'InputFeeder input_feeder' <-- 'workloads/realworld/r01.isp25k/neurosim/data/input.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/input.script'..
total 2502 word(s)
Loading 'PseudoStorage axon_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram0.script'..
total 6888 word(s)
Loading 'PseudoStorage axon_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram1.script'..
total 6889 word(s)
Loading 'PseudoStorage axon_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram2.script'..
total 6886 word(s)
Loading 'PseudoStorage axon_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/dram/dram3.script'..
total 6863 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta0_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta1_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta2_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta3_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta4_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta5_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta6_7.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_0.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_1.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_2.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_3.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_4.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_4.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_5.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_5.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_6.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_6.script'..
total 391 word(s)
Loading 'CoreDynUnitModule core_dyn_unit' <-- 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_7.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/meta/meta7_7.script'..
total 391 word(s)
Loading 'DelaySRAM delay_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay0.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay0.script'..
total 0 word(s)
Loading 'DelaySRAM delay_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay1.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay1.script'..
total 0 word(s)
Loading 'DelaySRAM delay_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay2.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay2.script'..
total 0 word(s)
Loading 'DelaySRAM delay_storage' <-- 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay3.script'..
Reading register data 'workloads/realworld/r01.isp25k/neurosim/data/delay/delay3.script'..
total 0 word(s)
Checking testbench validity..
(AndGate top.neurosim0.chip0.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip0.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip0.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip1.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip1.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip2.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip2.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip3.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip3.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip4.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip4.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip5.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip5.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip6.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip6.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core0.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core0.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core1.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core1.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core2.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core2.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core3.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core3.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core4.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core4.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core5.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core5.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core6.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core6.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.core7.empty_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.core7.empty_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.dynfin_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.chip7.ts_buf) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.chip7.ts_buf) info: no static power info. assuming 0.
(AndGate top.neurosim0.propagator0.prop_idle) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.propagator0.prop_idle) info: no static power info. assuming 0.
(AndGate top.neurosim0.propagator1.prop_idle) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.propagator1.prop_idle) info: no static power info. assuming 0.
(AndGate top.neurosim0.propagator2.prop_idle) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.propagator2.prop_idle) info: no static power info. assuming 0.
(AndGate top.neurosim0.propagator3.prop_idle) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.propagator3.prop_idle) info: no static power info. assuming 0.
(AndGate top.neurosim0.idle_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.idle_and) info: no static power info. assuming 0.
(AndGate top.neurosim0.dynfin_and) info: no dynamic power info. assuming 0.
(AndGate top.neurosim0.dynfin_and) info: no static power info. assuming 0.
0 design error(s) and 0 design warning(s)
0 clock error(s)

< Design summary >
----------------------------------------------
 Specification                          Value 
----------------------------------------------
 Number of modules                        303 
 Number of devices                        303 
 Clock frequency (MHz)         (ddr) 2000.000122 
                               (dram) 1000.000061 
                               (main) 250.000015 
                               (pcie) 250.000015 
 Total SRAM size (KB)           334765.460938 
 Total FF size (KB)                      TODO 
----------------------------------------------

Initializing clocks..
Warming up..
Starting simulation..
Simulating 0.000 ns..
Timestep 1..
Timestep 2..
Timestep 3..
Timestep 4..
Timestep 5..
Timestep 6..
Timestep 7..
Timestep 8..
Timestep 9..
Timestep 10..
Timestep 11..
Timestep 12..
Timestep 13..
Timestep 14..
Timestep 15..
Timestep 16..
Timestep 17..
Timestep 18..
Timestep 19..
Timestep 20..
Timestep 21..
Timestep 22..
Timestep 23..
Timestep 24..
Timestep 25..
Timestep 26..
Timestep 27..
Timestep 28..
Timestep 29..
Timestep 30..
Timestep 31..
Timestep 32..
Timestep 33..
Timestep 34..
Timestep 35..
Timestep 36..
Timestep 37..
Timestep 38..
Timestep 39..
Timestep 40..
Timestep 41..
Timestep 42..
Timestep 43..
Timestep 44..
Timestep 45..
Timestep 46..
Timestep 47..
Timestep 48..
Timestep 49..
Timestep 50..
Timestep 51..
Timestep 52..
Timestep 53..
Timestep 54..
Timestep 55..
Timestep 56..
Timestep 57..
Timestep 58..
Timestep 59..
Timestep 60..
Timestep 61..
Timestep 62..
Timestep 63..
Timestep 64..
Timestep 65..
Timestep 66..
Timestep 67..
Timestep 68..
Timestep 69..
Timestep 70..
Timestep 71..
Timestep 72..
Timestep 73..
Timestep 74..
Timestep 75..
Timestep 76..
Timestep 77..
Timestep 78..
Timestep 79..
Timestep 80..
Timestep 81..
Timestep 82..
Timestep 83..
Timestep 84..
Timestep 85..
Timestep 86..
Timestep 87..
Timestep 88..
Timestep 89..
Timestep 90..
Timestep 91..
Timestep 92..
Timestep 93..
Timestep 94..
Timestep 95..
Timestep 96..
Timestep 97..
Timestep 98..
Timestep 99..
Timestep 100..
Timestep 101..
Timestep 102..
Timestep 103..
Timestep 104..
Timestep 105..
Timestep 106..
Timestep 107..
Timestep 108..
Timestep 109..
Timestep 110..
Timestep 111..
Timestep 112..
Timestep 113..
Timestep 114..
Timestep 115..
Timestep 116..
Timestep 117..
Timestep 118..
Timestep 119..
Timestep 120..
Timestep 121..
Timestep 122..
Timestep 123..
Timestep 124..
Timestep 125..
Timestep 126..
Timestep 127..
Timestep 128..
Timestep 129..
Timestep 130..
Timestep 131..
Timestep 132..
Timestep 133..
Timestep 134..
Timestep 135..
Timestep 136..
Timestep 137..
Timestep 138..
Timestep 139..
Timestep 140..
Timestep 141..
Timestep 142..
Timestep 143..
Timestep 144..
Timestep 145..
Timestep 146..
Timestep 147..
Timestep 148..
Timestep 149..
Timestep 150..
Timestep 151..
Timestep 152..
Timestep 153..
Timestep 154..
Timestep 155..
Timestep 156..
Timestep 157..
Timestep 158..
Timestep 159..
Timestep 160..
Timestep 161..
Timestep 162..
Timestep 163..
Timestep 164..
Timestep 165..
Timestep 166..
Timestep 167..
Timestep 168..
Timestep 169..
Timestep 170..
Timestep 171..
Timestep 172..
Timestep 173..
Timestep 174..
Timestep 175..
Timestep 176..
Timestep 177..
Timestep 178..
Timestep 179..
Timestep 180..
Timestep 181..
Timestep 182..
Timestep 183..
Timestep 184..
Timestep 185..
Timestep 186..
Timestep 187..
Timestep 188..
Timestep 189..
Timestep 190..
Timestep 191..
Timestep 192..
Timestep 193..
Timestep 194..
Timestep 195..
Timestep 196..
Timestep 197..
Timestep 198..
Timestep 199..
Timestep 200..
Timestep 201..
Timestep 202..
Timestep 203..
Timestep 204..
Timestep 205..
Timestep 206..
Timestep 207..
Timestep 208..
Timestep 209..
Timestep 210..
Timestep 211..
Timestep 212..
Timestep 213..
Timestep 214..
Timestep 215..
Timestep 216..
Timestep 217..
Timestep 218..
Timestep 219..
Timestep 220..
Timestep 221..
Timestep 222..
Timestep 223..
Timestep 224..
Timestep 225..
Timestep 226..
Timestep 227..
Timestep 228..
Timestep 229..
Timestep 230..
Timestep 231..
Timestep 232..
Timestep 233..
Timestep 234..
Timestep 235..
Timestep 236..
Timestep 237..
Timestep 238..
Timestep 239..
Timestep 240..
Timestep 241..
Timestep 242..
Timestep 243..
Timestep 244..
Timestep 245..
Timestep 246..
Timestep 247..
Timestep 248..
Timestep 249..
Timestep 250..
Timestep 251..
Simulation finished at 8704076.002 ns

< Simulation summary >
----------------------------------------------
 Result                                 Value 
----------------------------------------------
 Execution time (s)                747.891963 
 Total SRAM read access              27182902 
 Total SRAM write access             27139477 
 Overall activity (%)                0.113517 
 Number of cycles              (ddr) 17408153 
                               (dram) 8704077 
                               (main) 2176020 
                               (pcie) 2176019 
 PCIe switch traffic (MB/s)    (pswitch) 2.475105 
----------------------------------------------
 Simulation time (ms)                8.704076 
 Estimated energy (J)              138.161029 
 Estimated power (W)                15.873141 
----------------------------------------------

< Activity and Events >
------------------------------------------------------------------------------------------------------------------------
 Component Name                                            Activity (%)  Energy (mJ)   Power (mW)  Events 
------------------------------------------------------------------------------------------------------------------------
 [Component] NeuroSimSystem top                                   44.16 138161.029143 15873.141401  stalled (32989.141388 cycle(s) / module) 
   [Component] NeuroSim neurosim0                                 44.26 138161.029143 15873.141401  stalled (33159.627907 cycle(s) / module) 
     [Component] NeuroChip chip0                                  41.37 13407.953201  1540.422349  stalled (6526.840909 cycle(s) / module) 
       [Component] FastCore core0                                 40.88  1644.152751   188.894577   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.993637    80.306472   
        - reg_read (367 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.902018    29.630028   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.139575    47.005515   
        - reg_read (423402 time(s)), reg_write (423402 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.117521    31.952561   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core1                                 40.88  1644.062944   188.884259   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   699.002474    80.307487   
        - reg_read (376 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.892344    29.628917   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.110630    47.002190   
        - reg_read (423416 time(s)), reg_write (423416 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.057497    31.945665   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core2                                 40.88  1644.149224   188.894171   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.968854    80.303625   
        - reg_read (330 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.917430    29.631799   
         [Module] CoreAccUnitModule core_acc_unit                 28.43   409.185943    47.010842   
        - reg_read (424060 time(s)), reg_write (424060 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.076997    31.947905   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core3                                 40.88  1643.983037   188.875078   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.986121    80.305609   
        - reg_read (351 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.887900    29.628406   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.092349    47.000089   
        - reg_read (423427 time(s)), reg_write (423427 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.88   278.016667    31.940974   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1643.986017   188.875421   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.962455    80.302890   
        - reg_read (318 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.864845    29.625758   
         [Module] CoreAccUnitModule core_acc_unit                 28.37   409.054806    46.995776   
        - reg_read (422647 time(s)), reg_write (422647 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.103912    31.950998   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1643.983402   188.875120   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.976167    80.304465   
        - reg_read (341 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.860198    29.625224   
         [Module] CoreAccUnitModule core_acc_unit                 28.37   409.051149    46.995356   
        - reg_read (422638 time(s)), reg_write (422638 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.095888    31.950076   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core6                                 40.88  1644.164033   188.895873   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.966517    80.303356   
        - reg_read (325 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.919868    29.632079   
         [Module] CoreAccUnitModule core_acc_unit                 28.42   409.175056    47.009591   
        - reg_read (423821 time(s)), reg_write (423821 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.102591    31.950846   
         [Device] AndGate empty_buf                               91.97     0.000000     0.000000   
       [Component] FastCore core7                                 40.88  1643.995841   188.876549   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.996785    80.306834   
        - reg_read (360 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.896432    29.629386   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.094488    47.000335   
        - reg_read (423506 time(s)), reg_write (423506 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.88   278.008136    31.939994   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.16   228.946891    26.303411  stalled (287181 cycle(s)) 
       - axon_out0: full (287181 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.20    24.732384     2.841472   
       [Device] AndGate dynfin_and                                99.91     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip1                                  41.37 13408.334561  1540.466163  stalled (8157.022727 cycle(s) / module) 
       [Component] FastCore core0                                 40.88  1643.943048   188.870484   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.982464    80.305189   
        - reg_read (348 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.862991    29.625545   
         [Module] CoreAccUnitModule core_acc_unit                 28.37   409.048830    46.995089   
        - reg_read (422845 time(s)), reg_write (422845 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.048762    31.944662   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core1                                 40.90  1644.535751   188.938579   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.979214    80.304815   
        - reg_read (341 time(s))
         [Module] FastSynQueueModule syn_queue                     8.81   257.966562    29.637444   
         [Module] CoreAccUnitModule core_acc_unit                 28.51   409.372920    47.032324   
        - reg_read (425214 time(s)), reg_write (425214 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.97   278.217055    31.963997   
         [Device] AndGate empty_buf                               91.96     0.000000     0.000000   
       [Component] FastCore core2                                 40.87  1643.903204   188.865906   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.980534    80.304967   
        - reg_read (346 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.862357    29.625472   
         [Module] CoreAccUnitModule core_acc_unit                 28.36   409.031864    46.993140   
        - reg_read (422784 time(s)), reg_write (422784 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.89   278.028449    31.942328   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core3                                 40.88  1644.143984   188.893569   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.983683    80.305329   
        - reg_read (354 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.901383    29.629955   
         [Module] CoreAccUnitModule core_acc_unit                 28.40   409.135404    47.005036   
        - reg_read (423330 time(s)), reg_write (423330 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.123514    31.953250   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1644.023567   188.879735   
         [Module] CoreDynUnitModule core_dyn_unit                  0.28   698.938992    80.300194   
        - reg_read (296 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.867130    29.626020   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.092813    47.000143   
        - reg_read (422910 time(s)), reg_write (422910 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.124631    31.953378   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core5                                 40.87  1643.922572   188.868132   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.960119    80.302621   
        - reg_read (318 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.888687    29.628497   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.074263    46.998011   
        - reg_read (423345 time(s)), reg_write (423345 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.88   277.999503    31.939002   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core6                                 40.88  1644.116105   188.890366   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.977081    80.304570   
        - reg_read (339 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.896533    29.629398   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.150767    47.006801   
        - reg_read (423643 time(s)), reg_write (423643 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.091724    31.949597   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core7                                 40.89  1644.278679   188.909044   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.974237    80.304243   
        - reg_read (336 time(s))
         [Module] FastSynQueueModule syn_queue                     8.80   257.931980    29.633471   
         [Module] CoreAccUnitModule core_acc_unit                 28.46   409.250675    47.018279   
        - reg_read (424474 time(s)), reg_write (424474 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.121787    31.953051   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.15   228.937367    26.302317  stalled (358909 cycle(s)) 
       - axon_out0: full (358909 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.21    24.733547     2.841605   
       [Device] AndGate dynfin_and                                99.92     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip2                                  41.37 13408.043341  1540.432705  stalled (7382.477273 cycle(s) / module) 
       [Component] FastCore core0                                 40.88  1644.019371   188.879253   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.955548    80.302096   
        - reg_read (314 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.889678    29.628611   
         [Module] CoreAccUnitModule core_acc_unit                 28.40   409.134728    47.004958   
        - reg_read (423738 time(s)), reg_write (423738 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.89   278.039418    31.943588   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core1                                 40.88  1643.962814   188.872755   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.972815    80.304080   
        - reg_read (330 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.870634    29.626423   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.086345    46.999400   
        - reg_read (423293 time(s)), reg_write (423293 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.89   278.033019    31.942853   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core2                                 40.88  1644.054927   188.883338   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.970275    80.303788   
        - reg_read (327 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.882924    29.627835   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.108684    47.001966   
        - reg_read (423220 time(s)), reg_write (423220 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.093044    31.949749   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core3                                 40.89  1644.232970   188.903793   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.962455    80.302890   
        - reg_read (328 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.917583    29.631816   
         [Module] CoreAccUnitModule core_acc_unit                 28.44   409.220277    47.014787   
        - reg_read (424118 time(s)), reg_write (424118 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.94   278.132655    31.954300   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1644.058622   188.883762  stalled (694.600000 cycle(s) / module) 
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.951180    80.301594  stalled (3473 cycle(s)) 
        - axon  : full (3473 cycle(s))
        - reg_read (303 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.895162    29.629241   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.103392    47.001358   
        - reg_read (423095 time(s)), reg_write (423095 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.108888    31.951569   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1644.157789   188.895155   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.976776    80.304535   
        - reg_read (341 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.902881    29.630127   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.155735    47.007372   
        - reg_read (423537 time(s)), reg_write (423537 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.122397    31.953121   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core6                                 40.87  1644.013811   188.878614   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.969463    80.303695   
        - reg_read (330 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.898387    29.629611   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.083894    46.999118   
        - reg_read (423126 time(s)), reg_write (423126 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.062067    31.946190   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core7                                 40.88  1644.085803   188.886885   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.970072    80.303765   
        - reg_read (323 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.882416    29.627776   
         [Module] CoreAccUnitModule core_acc_unit                 28.40   409.119653    47.003226   
        - reg_read (423227 time(s)), reg_write (423227 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.113662    31.952118   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.14   228.926746    26.301097  stalled (321356 cycle(s)) 
       - axon_out0: full (63143 cycle(s))
       - axon_out1: full (258213 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.21    24.733809     2.841635   
       [Device] AndGate dynfin_and                                99.92     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip3                                  41.37 13408.364313  1540.469581  stalled (9051.977273 cycle(s) / module) 
       [Component] FastCore core0                                 40.89  1644.278045   188.908971   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.986324    80.305632   
        - reg_read (354 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.923448    29.632490   
         [Module] CoreAccUnitModule core_acc_unit                 28.45   409.229423    47.015838   
        - reg_read (424179 time(s)), reg_write (424179 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.94   278.138850    31.955012   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core1                                 40.88  1644.006962   188.877827  stalled (882.200000 cycle(s) / module) 
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.968244    80.303555  stalled (4411 cycle(s)) 
        - axon  : full (4411 cycle(s))
        - reg_read (327 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.881883    29.627715   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.093956    47.000274   
        - reg_read (423215 time(s)), reg_write (423215 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.062880    31.946283   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core2                                 40.88  1644.000231   188.877054   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.985308    80.305515   
        - reg_read (353 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.879217    29.627409   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.082881    46.999002   
        - reg_read (423166 time(s)), reg_write (423166 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.052825    31.945128   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core3                                 40.88  1644.130023   188.891965   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.970479    80.303812   
        - reg_read (331 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.884269    29.627989   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.144245    47.006052   
        - reg_read (423386 time(s)), reg_write (423386 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.131030    31.954113   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core4                                 40.89  1644.235284   188.904059   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.958899    80.302481   
        - reg_read (312 time(s))
         [Module] FastSynQueueModule syn_queue                     8.80   257.939876    29.634378   
         [Module] CoreAccUnitModule core_acc_unit                 28.45   409.238894    47.016926   
        - reg_read (424476 time(s)), reg_write (424476 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.097615    31.950274   
         [Device] AndGate empty_buf                               91.97     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1644.074768   188.885617   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.985105    80.305492   
        - reg_read (355 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.861722    29.625399   
         [Module] CoreAccUnitModule core_acc_unit                 28.36   409.042878    46.994406   
        - reg_read (422118 time(s)), reg_write (422118 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.96   278.185062    31.960321   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core6                                 40.88  1643.908841   188.866554   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.960220    80.302633   
        - reg_read (313 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.844456    29.623415   
         [Module] CoreAccUnitModule core_acc_unit                 28.36   409.027371    46.992624   
        - reg_read (422501 time(s)), reg_write (422501 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.076794    31.947882   
         [Device] AndGate empty_buf                               92.01     0.000000     0.000000   
       [Component] FastCore core7                                 40.89  1644.262949   188.907237   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.970072    80.303765   
        - reg_read (329 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.930177    29.633263   
         [Module] CoreAccUnitModule core_acc_unit                 28.45   409.237866    47.016808   
        - reg_read (424333 time(s)), reg_write (424333 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.124834    31.953401   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.15   228.937367    26.302317  stalled (393876 cycle(s)) 
       - axon_out1: full (393876 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.21    24.733156     2.841560   
       [Device] AndGate dynfin_and                                99.92     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip4                                  41.37 13408.163643  1540.446526  stalled (7591.863636 cycle(s) / module) 
       [Component] FastCore core0                                 40.88  1644.032294   188.880737   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.940922    80.300416   
        - reg_read (299 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.875332    29.626962   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.107559    47.001837   
        - reg_read (423129 time(s)), reg_write (423129 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.108482    31.951523   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core1                                 40.88  1644.083903   188.886667   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.974338    80.304255   
        - reg_read (338 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.854079    29.624521   
         [Module] CoreAccUnitModule core_acc_unit                 28.37   409.068798    46.997384   
        - reg_read (422364 time(s)), reg_write (422364 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.96   278.186687    31.960508   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core2                                 40.88  1643.955192   188.871879   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.961642    80.302796   
        - reg_read (323 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.871980    29.626577   
         [Module] CoreAccUnitModule core_acc_unit                 28.37   409.063058    46.996724   
        - reg_read (422944 time(s)), reg_write (422944 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.058512    31.945782   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core3                                 40.89  1644.254711   188.906291   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.984597    80.305434   
        - reg_read (347 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.914358    29.631446   
         [Module] CoreAccUnitModule core_acc_unit                 28.44   409.205226    47.013058   
        - reg_read (423888 time(s)), reg_write (423888 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.94   278.150530    31.956354   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1643.996531   188.876629   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.966416    80.303345   
        - reg_read (332 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.911514    29.631119   
         [Module] CoreAccUnitModule core_acc_unit                 28.40   409.125598    47.003909   
        - reg_read (423876 time(s)), reg_write (423876 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.87   277.993003    31.938255   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1644.101720   188.888714   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.976878    80.304547   
        - reg_read (343 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.912403    29.631221   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.150271    47.006744   
        - reg_read (423779 time(s)), reg_write (423779 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.062169    31.946202   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core6                                 40.88  1644.131608   188.892148   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.950368    80.301501   
        - reg_read (305 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.899555    29.629745   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.156953    47.007512   
        - reg_read (423531 time(s)), reg_write (423531 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.124733    31.953390   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core7                                 40.88  1644.151365   188.894417   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.965603    80.303251   
        - reg_read (323 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.907629    29.630673   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.156548    47.007465   
        - reg_read (423549 time(s)), reg_write (423549 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.121584    31.953028   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.14   228.926883    26.301113  stalled (334042 cycle(s)) 
       - axon_out1: full (140291 cycle(s))
       - axon_out2: full (193751 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.20    24.732765     2.841515   
       [Device] AndGate dynfin_and                                99.93     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip5                                  41.37 13407.155896  1540.330748  stalled (7534.431818 cycle(s) / module) 
       [Component] FastCore core0                                 40.87  1643.746078   188.847854   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.966721    80.303380   
        - reg_read (329 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.847046    29.623713   
         [Module] CoreAccUnitModule core_acc_unit                 28.33   408.965309    46.985494   
        - reg_read (422431 time(s)), reg_write (422431 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.86   277.967002    31.935268   
         [Device] AndGate empty_buf                               92.01     0.000000     0.000000   
       [Component] FastCore core1                                 40.88  1644.093373   188.887755   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.971088    80.303882   
        - reg_read (331 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.919259    29.632009   
         [Module] CoreAccUnitModule core_acc_unit                 28.42   409.173460    47.009408   
        - reg_read (424167 time(s)), reg_write (424167 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.89   278.029566    31.942456   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core2                                 40.87  1643.815429   188.855822   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.955954    80.302143   
        - reg_read (317 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.852302    29.624316   
         [Module] CoreAccUnitModule core_acc_unit                 28.34   408.996701    46.989100   
        - reg_read (422527 time(s)), reg_write (422527 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.88   278.010472    31.940262   
         [Device] AndGate empty_buf                               92.01     0.000000     0.000000   
       [Component] FastCore core3                                 40.88  1644.110540   188.889727   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.948641    80.301303   
        - reg_read (303 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.916745    29.631720   
         [Module] CoreAccUnitModule core_acc_unit                 28.42   409.170493    47.009067   
        - reg_read (423915 time(s)), reg_write (423915 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.074661    31.947637   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1644.034250   188.880962   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.967838    80.303508   
        - reg_read (329 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.898488    29.629623   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.110833    47.002213   
        - reg_read (423422 time(s)), reg_write (423422 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.057090    31.945618   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1643.971424   188.873744   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.960322    80.302645   
        - reg_read (324 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.870939    29.626458   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.075354    46.998137   
        - reg_read (423030 time(s)), reg_write (423030 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.064809    31.946505   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core6                                 40.87  1643.688240   188.841210   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.947422    80.301163   
        - reg_read (296 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.848493    29.623879   
         [Module] CoreAccUnitModule core_acc_unit                 28.33   408.976715    46.986804   
        - reg_read (422791 time(s)), reg_write (422791 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.84   277.915610    31.929364   
         [Device] AndGate empty_buf                               92.01     0.000000     0.000000   
       [Component] FastCore core7                                 40.89  1644.248557   188.905584   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.952298    80.301723   
        - reg_read (313 time(s))
         [Module] FastSynQueueModule syn_queue                     8.80   257.940638    29.634465   
         [Module] CoreAccUnitModule core_acc_unit                 28.46   409.259733    47.019320   
        - reg_read (424692 time(s)), reg_write (424692 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.095888    31.950076   
         [Device] AndGate empty_buf                               91.97     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.14   228.918866    26.300192  stalled (331515 cycle(s)) 
       - axon_out2: full (331515 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.20    24.732480     2.841483   
       [Device] AndGate dynfin_and                                99.93     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip6                                  41.37 13407.876583  1540.413547  stalled (8249.772727 cycle(s) / module) 
       [Component] FastCore core0                                 40.88  1644.088706   188.887219   
         [Module] CoreDynUnitModule core_dyn_unit                  0.31   698.986527    80.305655   
        - reg_read (363 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.857736    29.624941   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.088124    46.999604   
        - reg_read (422707 time(s)), reg_write (422707 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.95   278.156319    31.957019   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core1                                 40.88  1644.046046   188.882317   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.969564    80.303706   
        - reg_read (328 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.887875    29.628403   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.088554    46.999653   
        - reg_read (422986 time(s)), reg_write (422986 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.100052    31.950554   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core2                                 40.88  1644.070173   188.885089   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.973119    80.304115   
        - reg_read (331 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.876144    29.627056   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.104302    47.001463   
        - reg_read (423054 time(s)), reg_write (423054 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.116607    31.952456   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core3                                 40.88  1643.991808   188.876086   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.943664    80.300731   
        - reg_read (301 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.886098    29.628199   
         [Module] CoreAccUnitModule core_acc_unit                 28.40   409.119784    47.003241   
        - reg_read (423576 time(s)), reg_write (423576 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.89   278.042262    31.943915   
         [Device] AndGate empty_buf                               92.00     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1643.982918   188.875065   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.947625    80.301186   
        - reg_read (304 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.878175    29.627289   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.075245    46.998124   
        - reg_read (422941 time(s)), reg_write (422941 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.081872    31.948466   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1644.173415   188.896951   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.952907    80.301793   
        - reg_read (309 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.909661    29.630906   
         [Module] CoreAccUnitModule core_acc_unit                 28.42   409.176161    47.009718   
        - reg_read (423681 time(s)), reg_write (423681 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.94   278.134686    31.954533   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core6                                 40.88  1643.981455   188.874897   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.965603    80.303251   
        - reg_read (326 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.871853    29.626563   
         [Module] CoreAccUnitModule core_acc_unit                 28.37   409.057353    46.996069   
        - reg_read (422742 time(s)), reg_write (422742 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.086646    31.949014   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core7                                 40.88  1644.096082   188.888066   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.955040    80.302038   
        - reg_read (317 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.895416    29.629270   
         [Module] CoreAccUnitModule core_acc_unit                 28.41   409.140698    47.005644   
        - reg_read (423482 time(s)), reg_write (423482 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.104927    31.951114   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.14   228.922635    26.300625  stalled (362990 cycle(s)) 
       - axon_out2: full (257716 cycle(s))
       - axon_out3: full (105274 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.18    24.726758     2.840825   
       [Device] AndGate dynfin_and                                99.93     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] NeuroChip chip7                                  41.37 13408.075651  1540.436417  stalled (7342.727273 cycle(s) / module) 
       [Component] FastCore core0                                 40.88  1644.030841   188.880571  stalled (677.600000 cycle(s) / module) 
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.953516    80.301863  stalled (3388 cycle(s)) 
        - axon  : full (3388 cycle(s))
        - reg_read (306 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.899149    29.629699   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.109812    47.002096   
        - reg_read (423356 time(s)), reg_write (423356 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.068364    31.946914   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core1                                 40.87  1643.893332   188.864772   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.964486    80.303123   
        - reg_read (332 time(s))
         [Module] FastSynQueueModule syn_queue                     8.76   257.851845    29.624264   
         [Module] CoreAccUnitModule core_acc_unit                 28.33   408.980706    46.987263   
        - reg_read (421947 time(s)), reg_write (421947 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.096294    31.950122   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core2                                 40.88  1644.002073   188.877265   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.953212    80.301828   
        - reg_read (308 time(s))
         [Module] FastSynQueueModule syn_queue                     8.77   257.882898    29.627832   
         [Module] CoreAccUnitModule core_acc_unit                 28.38   409.085818    46.999339   
        - reg_read (423058 time(s)), reg_write (423058 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.91   278.080146    31.948267   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core3                                 40.88  1644.157932   188.895172   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.959509    80.302551   
        - reg_read (316 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.920757    29.632181   
         [Module] CoreAccUnitModule core_acc_unit                 28.43   409.190005    47.011309   
        - reg_read (424046 time(s)), reg_write (424046 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.92   278.087661    31.949131   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core4                                 40.88  1644.112076   188.889903   
         [Module] CoreDynUnitModule core_dyn_unit                  0.30   698.970784    80.303847   
        - reg_read (336 time(s))
         [Module] FastSynQueueModule syn_queue                     8.79   257.929009    29.633129   
         [Module] CoreAccUnitModule core_acc_unit                 28.43   409.189014    47.011195   
        - reg_read (424347 time(s)), reg_write (424347 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.89   278.023269    31.941733   
         [Device] AndGate empty_buf                               91.98     0.000000     0.000000   
       [Component] FastCore core5                                 40.88  1644.072058   188.885306   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.959915    80.302598   
        - reg_read (313 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.890516    29.628707   
         [Module] CoreAccUnitModule core_acc_unit                 28.39   409.109590    47.002070   
        - reg_read (423135 time(s)), reg_write (423135 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.93   278.112037    31.951931   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Component] FastCore core6                                 40.88  1644.177548   188.897426   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.942242    80.300567   
        - reg_read (296 time(s))
         [Module] FastSynQueueModule syn_queue                     8.80   257.949779    29.635515   
         [Module] CoreAccUnitModule core_acc_unit                 28.44   409.225085    47.015339   
        - reg_read (424529 time(s)), reg_write (424529 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.90   278.060442    31.946003   
         [Device] AndGate empty_buf                               91.96     0.000000     0.000000   
       [Component] FastCore core7                                 40.89  1644.181673   188.897899   
         [Module] CoreDynUnitModule core_dyn_unit                  0.29   698.956360    80.302189   
        - reg_read (311 time(s))
         [Module] FastSynQueueModule syn_queue                     8.78   257.900748    29.629882   
         [Module] CoreAccUnitModule core_acc_unit                 28.43   409.185511    47.010792   
        - reg_read (423746 time(s)), reg_write (423746 time(s))
         [Module] FastCoreTSMgr core_tsmgr                        17.94   278.139053    31.955035   
         [Device] AndGate empty_buf                               91.99     0.000000     0.000000   
       [Module] AxonTransmitter axon_transmitter                   0.14   228.916605    26.299932  stalled (319692 cycle(s)) 
       - axon_out3: full (319692 cycle(s))
       [Module] SynDataDistrib syn_distributor                    33.21    24.734805     2.841750   
       [Device] AndGate dynfin_and                                99.93     0.000000     0.000000   
       [Device] AndGate ts_buf                                    99.99     0.000000     0.000000   
     [Component] Propagator propagator0                           59.66  6107.090735   701.635732  stalled (379465.571429 cycle(s) / module) 
       [Component] DelayModule delay_module                        1.12  5581.199614   641.216783   
         [Module] DelayAxonMgr delay_axon_mgr                      1.14  1663.678336   191.137846   
         [Module] DelaySRAM delay_storage                          1.09  3917.521278   450.078937   
        - reg_read (11913 time(s)), reg_write (11913 time(s))
       [Module] AxonMetaRecv axon_meta_receiver                    0.71     0.304813     0.035020  stalled (1709404 cycle(s)) 
       [Module] AxonStreamer axon_streamer                        56.22    24.246257     2.785621  stalled (946855 cycle(s)) 
       [Module] AxonClassifier axon_classifier                    85.46   501.340052    57.598308   
       [Module] PseudoStorage axon_storage                         5.36     0.000000     0.000000   
       - reg_read (5956 time(s))
       [Device] AndGate prop_idle                                 98.94     0.000000     0.000000   
     [Component] Propagator propagator1                           59.24  6100.279029   700.853144  stalled (369149.142857 cycle(s) / module) 
       [Component] DelayModule delay_module                        1.09  5580.291916   641.112499   
         [Module] DelayAxonMgr delay_axon_mgr                      1.12  1663.282151   191.092329   
         [Module] DelaySRAM delay_storage                          1.06  3917.009764   450.020170   
        - reg_read (11580 time(s)), reg_write (11580 time(s))
       [Module] AxonMetaRecv axon_meta_receiver                    0.69     0.295152     0.033910  stalled (1664111 cycle(s)) 
       [Module] AxonStreamer axon_streamer                        57.47    24.616874     2.828201  stalled (919933 cycle(s)) 
       [Module] AxonClassifier axon_classifier                    83.05   495.075087    56.878534   
       [Module] PseudoStorage axon_storage                         5.20     0.000000     0.000000   
       - reg_read (5788 time(s))
       [Device] AndGate prop_idle                                 98.75     0.000000     0.000000   
     [Component] Propagator propagator2                           59.02  6096.446840   700.412868  stalled (361273.571429 cycle(s) / module) 
       [Component] DelayModule delay_module                        1.07  5579.574700   641.030099   
         [Module] DelayAxonMgr delay_axon_mgr                      1.09  1662.856790   191.043459   
         [Module] DelaySRAM delay_storage                          1.05  3916.717910   449.986639   
        - reg_read (11390 time(s)), reg_write (11390 time(s))
       [Module] AxonMetaRecv axon_meta_receiver                    0.68     0.289939     0.033311  stalled (1623244 cycle(s)) 
       [Module] AxonStreamer axon_streamer                        58.13    24.813650     2.850808  stalled (905671 cycle(s)) 
       [Module] AxonClassifier axon_classifier                    81.78   491.768551    56.498651   
       [Module] PseudoStorage axon_storage                         5.12     0.000000     0.000000   
       - reg_read (5692 time(s))
       [Device] AndGate prop_idle                                 98.65     0.000000     0.000000   
     [Component] Propagator propagator3                           55.46  6032.977606   693.120971  stalled (250575.428571 cycle(s) / module) 
       [Component] DelayModule delay_module                        0.67  5566.177583   639.490921   
         [Module] DelayAxonMgr delay_axon_mgr                      0.69  1656.147754   190.272667   
         [Module] DelaySRAM delay_storage                          0.65  3910.029829   449.218255   
        - reg_read (7036 time(s)), reg_write (7036 time(s))
       [Module] AxonMetaRecv axon_meta_receiver                    0.49     0.210360     0.024168  stalled (1074329 cycle(s)) 
       [Module] AxonStreamer axon_streamer                        68.58    27.926199     3.208405  stalled (679699 cycle(s)) 
       [Module] AxonClassifier axon_classifier                    61.33   438.663465    50.397476   
       [Module] PseudoStorage axon_storage                         3.84     0.000000     0.000000   
       - reg_read (4271 time(s))
       [Device] AndGate prop_idle                                 97.06     0.000000     0.000000   
     [Component] Controller controller                             0.01  1413.411322   162.384993  stalled (147111.500000 cycle(s) / module) 
       [Module] TSManager ts_manager                               0.01     0.197061     0.022640   
       [Module] PacketConstructor packet_constructor               0.01   513.540520    59.000004   
       [Module] PacketDecoder packet_decoder                       0.00   899.673728   103.362347  stalled (588446 cycle(s)) 
       [Module] PCIeController pcie_controller                     0.01     0.000000     0.000000   
     [Device] AndGate idle_and                                    99.99     0.000000     0.000000   
     [Device] AndGate dynfin_and                                  99.93     0.000000     0.000000   
     [Module] InputFeeder input_feeder                             0.05  5146.856421   591.315657  stalled (251 cycle(s)) 
      - axon3 : full (251 cycle(s))
      - reg_read (753 time(s))
   [Module] TimestepReporter tsrep                                 0.01     0.000000     0.000000   
   [Module] PCIeSwitch pswitch                                     0.12     0.000000     0.000000   
------------------------------------------------------------------------------------------------------------------------

Done.
