Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,9005
design__instance__area,82502.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,63
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0034520381595939398
power__switching__total,0.0011079305550083518
power__leakage__total,9.46425231518333E-8
power__total,0.004560063127428293
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3116537949255923
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.32138456694472944
timing__hold__ws__corner:nom_tt_025C_1v80,0.3128459801987277
timing__setup__ws__corner:nom_tt_025C_1v80,8.013519852287043
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312846
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.013520
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,75
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,63
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3471497354504991
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.36322498814559334
timing__hold__ws__corner:nom_ss_100C_1v60,0.8465293150512162
timing__setup__ws__corner:nom_ss_100C_1v60,-3.475387187515231
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-478.23881675091224
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.475387187515231
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.846529
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,250
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.475387
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,250
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,63
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2965211771162156
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.30345013472001675
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11230861003515077
timing__setup__ws__corner:nom_ff_n40C_1v95,12.377180519715397
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112309
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.377180
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,117
design__max_fanout_violation__count,63
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2915914536805504
clock__skew__worst_setup,0.29607736544956986
timing__hold__ws,0.1096494592825139
timing__setup__ws,-3.9552771066787797
timing__hold__tns,0.0
timing__setup__tns,-598.3859124240511
timing__hold__wns,0
timing__setup__wns,-3.9552771066787797
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109649
timing__hold_r2r_vio__count,0
timing__setup_vio__count,708
timing__setup_r2r__ws,-3.955277
timing__setup_r2r_vio__count,708
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,9005
design__instance__area__stdcell,82502.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.553031
design__instance__utilization__stdcell,0.553031
design__instance__count__class:buffer,15
design__instance__count__class:inverter,56
design__instance__count__class:sequential_cell,1264
design__instance__count__class:multi_input_combinational_cell,3887
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,8635
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,215679
design__violations,0
design__instance__count__class:timing_repair_buffer,1458
design__instance__count__class:clock_buffer,87
design__instance__count__class:clock_inverter,29
design__instance__count__setup_buffer,15
design__instance__count__hold_buffer,851
antenna__violating__nets,11
antenna__violating__pins,13
route__antenna_violation__count,11
antenna_diodes_count,51
design__instance__count__class:antenna_cell,51
route__net,6768
route__net__special,2
route__drc_errors__iter:1,4601
route__wirelength__iter:1,254287
route__drc_errors__iter:2,2569
route__wirelength__iter:2,252373
route__drc_errors__iter:3,2233
route__wirelength__iter:3,251856
route__drc_errors__iter:4,276
route__wirelength__iter:4,251520
route__drc_errors__iter:5,8
route__wirelength__iter:5,251519
route__drc_errors__iter:6,0
route__wirelength__iter:6,251516
route__drc_errors,0
route__wirelength,251516
route__vias,54429
route__vias__singlecut,54429
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,769.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,63
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,63
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,63
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,63
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3048667793395039
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.31090456089623425
timing__hold__ws__corner:min_tt_025C_1v80,0.31006142975191286
timing__setup__ws__corner:min_tt_025C_1v80,8.330671499541644
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310061
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.330671
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,63
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,43
design__max_fanout_violation__count__corner:min_ss_100C_1v60,63
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3361141182736165
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.34676493213928106
timing__hold__ws__corner:min_ss_100C_1v60,0.8402241362714424
timing__setup__ws__corner:min_ss_100C_1v60,-2.8951029060199516
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-347.30647785177166
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.8951029060199516
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.840224
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,203
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.895103
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,203
timing__unannotated_net__count__corner:min_ss_100C_1v60,63
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,63
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2915914536805504
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.29607736544956986
timing__hold__ws__corner:min_ff_n40C_1v95,0.1096494592825139
timing__setup__ws__corner:min_ff_n40C_1v95,12.563031859293883
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109649
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,12.563032
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,63
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,63
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3198890964882646
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.33165612861445604
timing__hold__ws__corner:max_tt_025C_1v80,0.31616843371618636
timing__setup__ws__corner:max_tt_025C_1v80,7.74556352091255
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316168
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.745564
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,63
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,117
design__max_fanout_violation__count__corner:max_ss_100C_1v60,63
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3590606524847514
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3782387565768226
timing__hold__ws__corner:max_ss_100C_1v60,0.8542660154394279
timing__setup__ws__corner:max_ss_100C_1v60,-3.9552771066787797
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-598.3859124240511
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.9552771066787797
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.854266
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,255
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.955277
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,255
timing__unannotated_net__count__corner:max_ss_100C_1v60,63
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,63
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3018567981011633
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3104595279842268
timing__hold__ws__corner:max_ff_n40C_1v95,0.1147799665578611
timing__setup__ws__corner:max_ff_n40C_1v95,12.19671953511852
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114780
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.196719
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,63
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,63
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000646257
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000730988
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000830254
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000730988
design_powergrid__voltage__worst,0.0000730988
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000730988
design_powergrid__drop__worst__net:VPWR,0.0000646257
design_powergrid__voltage__worst__net:VGND,0.0000730988
design_powergrid__drop__worst__net:VGND,0.0000730988
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008139999999999999991638632845791789804934523999691009521484375
ir__drop__worst,0.0000645999999999999981355192080201277349260635673999786376953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
