

================================================================
== Vivado HLS Report for 'conv_compute'
================================================================
* Date:           Fri May 10 23:11:01 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv3d_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.55|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   31|  182303|   31|  182303|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    7|  182279|        31|          1|          1| 0 ~ 182250 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      2|        -|       -|
|Expression       |        -|      1|     3098|    2837|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|    112|     5352|    3882|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     283|
|Register         |        -|      -|     3919|     608|
+-----------------+---------+-------+---------+--------+
|Total            |        0|    115|    12369|    7610|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|     14|        1|       1|
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |conv3d_layer_faddpcA_U85     |conv3d_layer_faddpcA  |        0|      0|  278|  411|
    |conv3d_layer_faddpcA_U86     |conv3d_layer_faddpcA  |        0|      0|  278|  411|
    |conv3d_layer_faddqcK_U87     |conv3d_layer_faddqcK  |        0|      2|  324|  239|
    |conv3d_layer_faddqcK_U88     |conv3d_layer_faddqcK  |        0|      2|  324|  239|
    |conv3d_layer_fmulrcU_U89     |conv3d_layer_fmulrcU  |        0|      1|  181|  274|
    |conv3d_layer_fmulrcU_U90     |conv3d_layer_fmulrcU  |        0|      1|  181|  274|
    |conv3d_layer_fmulrcU_U91     |conv3d_layer_fmulrcU  |        0|      1|  181|  274|
    |conv3d_layer_fmulrcU_U92     |conv3d_layer_fmulrcU  |        0|      1|  181|  274|
    |conv3d_layer_mul_cud_x_U93   |conv3d_layer_mul_cud  |        0|      4|  166|   49|
    |conv3d_layer_mul_dEe_x_U94   |conv3d_layer_mul_dEe  |        0|     16|  441|  249|
    |conv3d_layer_mul_eOg_x_U104  |conv3d_layer_mul_eOg  |        0|      4|  166|   49|
    |conv3d_layer_mul_eOg_x_U105  |conv3d_layer_mul_eOg  |        0|      4|  166|   49|
    |conv3d_layer_mul_eOg_x_U106  |conv3d_layer_mul_eOg  |        0|      4|  166|   49|
    |conv3d_layer_mul_kbM_x_U98   |conv3d_layer_mul_kbM  |        0|      4|  166|   49|
    |conv3d_layer_mul_kbM_x_U101  |conv3d_layer_mul_kbM  |        0|      4|  166|   49|
    |conv3d_layer_mul_lbW_x_U99   |conv3d_layer_mul_lbW  |        0|      4|  166|   49|
    |conv3d_layer_mul_mb6_x_U100  |conv3d_layer_mul_mb6  |        0|      4|  166|   49|
    |conv3d_layer_mul_mb6_x_U102  |conv3d_layer_mul_mb6  |        0|      4|  166|   49|
    |conv3d_layer_mul_mb6_x_U103  |conv3d_layer_mul_mb6  |        0|      4|  166|   49|
    |conv3d_layer_mul_sc4_U95     |conv3d_layer_mul_sc4  |        0|     16|  441|  249|
    |conv3d_layer_mul_tde_U96     |conv3d_layer_mul_tde  |        0|     16|  441|  249|
    |conv3d_layer_mul_udo_U97     |conv3d_layer_mul_udo  |        0|     16|  441|  249|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|    112| 5352| 3882|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------+----------------------+---------------------+
    |           Instance          |        Module        |      Expression     |
    +-----------------------------+----------------------+---------------------+
    |conv3d_layer_ama_ocq_x_U108  |conv3d_layer_ama_ocq  | (i0 + i1) * i2 + i3 |
    |conv3d_layer_mac_ncg_x_U107  |conv3d_layer_mac_ncg  |     i0 * i1 + i2    |
    +-----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |tmp_106_fu_909_p2                 |     *    |      1|    0|    0|          13|           4|
    |d_4_fu_776_p2                     |     +    |      0|   17|   10|           4|           1|
    |i_4_fu_836_p2                     |     +    |      0|  101|   38|          32|           1|
    |indvar_flatten136_op_fu_720_p2    |     +    |      0|  485|  166|         160|           1|
    |indvar_flatten27_op_fu_692_p2     |     +    |      0|  293|  102|          96|           1|
    |indvar_flatten76_op_fu_706_p2     |     +    |      0|  389|  134|         128|           1|
    |indvar_flatten_next1_3_fu_490_p2  |     +    |      0|  581|  198|         192|           1|
    |indvar_flatten_op_fu_678_p2       |     +    |      0|  197|   70|          64|           1|
    |j_1_fu_1033_p2                    |     +    |      0|  101|   38|          32|           1|
    |l_1_fu_496_p2                     |     +    |      0|   98|   37|          31|           1|
    |tmp_102_fu_1059_p2                |     +    |      0|  101|   38|          32|          32|
    |tmp_107_fu_929_p2                 |     +    |      0|    0|   32|          64|          64|
    |tmp_110_fu_969_p2                 |     +    |      0|    0|   32|          64|          64|
    |tmp_111_fu_991_p2                 |     +    |      0|    0|   32|           9|           9|
    |tmp_113_fu_1008_p2                |     +    |      0|    0|   32|           9|           9|
    |tmp_80_fu_803_p2                  |     +    |      0|  101|   38|          32|          32|
    |tmp_84_fu_808_p2                  |     +    |      0|  101|   38|          32|          32|
    |tmp_84_mid1_fu_842_p2             |     +    |      0|  101|   38|          32|          32|
    |tmp_86_mid1_fu_1082_p2            |     +    |      0|  101|   38|          32|          32|
    |tmp_88_fu_812_p2                  |     +    |      0|  101|   38|          32|          32|
    |tmp_93_fu_1046_p2                 |     +    |      0|  101|   38|          32|          32|
    |tmp_95_mid1_fu_935_p2             |     +    |      0|  101|   38|          32|          32|
    |x_4_fu_672_p2                     |     +    |      0|   14|    9|           3|           1|
    |y_4_fu_650_p2                     |     +    |      0|   14|    9|           3|           1|
    |exitcond_flatten29_m_fu_466_p2    |   icmp   |      0|    0|   61|          96|           1|
    |exitcond_flatten6_fu_502_p2       |   icmp   |      0|    0|   95|         160|         160|
    |exitcond_flatten78_m_fu_471_p2    |   icmp   |      0|    0|   64|         128|           1|
    |exitcond_flatten7_fu_522_p2       |   icmp   |      0|    0|   32|          64|          64|
    |exitcond_flatten8_fu_534_p2       |   icmp   |      0|    0|   61|          96|          96|
    |exitcond_flatten9_fu_546_p2       |   icmp   |      0|    0|   64|         128|         128|
    |exitcond_flatten_fu_485_p2        |   icmp   |      0|    0|  128|         192|         192|
    |exitcond_flatten_mid_fu_461_p2    |   icmp   |      0|    0|   32|          64|           1|
    |tmp_91_fu_480_p2                  |   icmp   |      0|    0|   16|          32|          32|
    |tmp_98_mid_fu_456_p2              |   icmp   |      0|    0|   16|          32|           1|
    |tmp_103_fu_558_p2                 |    or    |      0|    0|    2|           1|           1|
    |tmp_104_fu_585_p2                 |    or    |      0|    0|    2|           1|           1|
    |tmp_105_fu_611_p2                 |    or    |      0|    0|    2|           1|           1|
    |tmp_125_fu_591_p2                 |    or    |      0|    0|    2|           1|           1|
    |tmp_129_fu_617_p2                 |    or    |      0|    0|    2|           1|           1|
    |d_mid3_fu_769_p3                  |  select  |      0|    0|    4|           1|           1|
    |exitcond_flatten29_m_1_fu_539_p3  |  select  |      0|    0|    2|           1|           1|
    |exitcond_flatten29_m_2_fu_578_p3  |  select  |      0|    0|    2|           1|           1|
    |exitcond_flatten78_m_1_fu_551_p3  |  select  |      0|    0|    2|           1|           1|
    |exitcond_flatten_mid_1_fu_571_p3  |  select  |      0|    0|    2|           1|           1|
    |exitcond_flatten_mid_2_fu_604_p3  |  select  |      0|    0|    2|           1|           1|
    |exitcond_flatten_mid_3_fu_527_p3  |  select  |      0|    0|    2|           1|           1|
    |i_mid2_fu_855_p3                  |  select  |      0|    0|   32|           1|          32|
    |i_mid_fu_817_p3                   |  select  |      0|    0|   32|           1|           1|
    |indvar_flatten_next1_1_fu_712_p3  |  select  |      0|    0|  128|           1|           1|
    |indvar_flatten_next1_2_fu_726_p3  |  select  |      0|    0|  160|           1|           1|
    |indvar_flatten_next1_fu_698_p3    |  select  |      0|    0|   96|           1|           1|
    |indvar_flatten_next_fu_684_p3     |  select  |      0|    0|   64|           1|           1|
    |j_mid2_fu_1039_p3                 |  select  |      0|    0|   32|           1|          32|
    |j_mid_fu_1026_p3                  |  select  |      0|    0|   32|           1|           1|
    |p_mid5_fu_507_p3                  |  select  |      0|    0|   31|           1|          31|
    |tmp_139_fu_882_p3                 |  select  |      0|    0|   13|           1|          13|
    |tmp_140_fu_889_p3                 |  select  |      0|    0|   13|           1|          13|
    |tmp_141_fu_896_p3                 |  select  |      0|    0|   13|           1|          13|
    |tmp_142_fu_903_p3                 |  select  |      0|    0|   13|           1|          13|
    |tmp_146_fu_948_p3                 |  select  |      0|    0|   13|           1|          13|
    |tmp_148_fu_959_p3                 |  select  |      0|    0|   13|           1|          13|
    |tmp_85_mid2_fu_1070_p3            |  select  |      0|    0|   32|           1|          32|
    |tmp_85_mid3_fu_1054_p3            |  select  |      0|    0|   32|           1|          32|
    |tmp_87_mid2164_v_fu_1064_p3       |  select  |      0|    0|   32|           1|          32|
    |tmp_87_mid293_v_fu_1076_p3        |  select  |      0|    0|   32|           1|          32|
    |tmp_87_mid2_v_fu_1087_p3          |  select  |      0|    0|   32|           1|          32|
    |tmp_92_mid2_fu_782_p3             |  select  |      0|    0|    4|           1|           4|
    |tmp_96_mid4_fu_848_p3             |  select  |      0|    0|   32|           1|          32|
    |tmp_96_mid6_fu_862_p3             |  select  |      0|    0|   32|           1|          32|
    |tmp_96_mid_fu_829_p3              |  select  |      0|    0|   32|           1|           1|
    |tmp_97_mid2_fu_664_p3             |  select  |      0|    0|    3|           1|           3|
    |tmp_98_mid1_fu_515_p3             |  select  |      0|    0|    2|           1|           1|
    |tmp_98_mid2_fu_564_p3             |  select  |      0|    0|    2|           1|           1|
    |tmp_98_mid3_fu_597_p3             |  select  |      0|    0|    2|           1|           1|
    |tmp_98_mid4_fu_643_p3             |  select  |      0|    0|    2|           1|           1|
    |tmp_mid2_fu_824_p3                |  select  |      0|    0|   32|           1|          32|
    |x_mid2_fu_656_p3                  |  select  |      0|    0|    3|           1|           3|
    |x_mid4_fu_631_p3                  |  select  |      0|    0|    3|           1|           1|
    |y_mid3_fu_623_p3                  |  select  |      0|    0|    3|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|    0|    2|           1|           2|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                             |          |      1| 3098| 2837|        2198|        1559|
    +----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter30  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8   |    9|          2|    1|          2|
    |d_phi_fu_330_p4           |    9|          2|    4|          8|
    |d_reg_326                 |    9|          2|    4|          8|
    |i_phi_fu_341_p4           |    9|          2|   32|         64|
    |i_reg_337                 |    9|          2|   32|         64|
    |indvar_flatten1_reg_236   |    9|          2|  192|        384|
    |indvar_flatten2_reg_259   |    9|          2|  160|        320|
    |indvar_flatten3_reg_270   |    9|          2|  128|        256|
    |indvar_flatten4_reg_281   |    9|          2|   96|        192|
    |indvar_flatten_reg_292    |    9|          2|   64|        128|
    |j_phi_fu_352_p4           |    9|          2|   32|         64|
    |j_reg_348                 |    9|          2|   32|         64|
    |l_phi_fu_251_p4           |    9|          2|   31|         62|
    |l_reg_247                 |    9|          2|   31|         62|
    |x_reg_315                 |    9|          2|    3|          6|
    |y_phi_fu_307_p4           |    9|          2|    3|          6|
    |y_reg_303                 |    9|          2|    3|          6|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  283|         62|  850|       1724|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |   25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_133_reg_1327  |   13|   0|   13|          0|
    |ap_reg_pp0_iter3_tmp_134_reg_1417  |   13|   0|   13|          0|
    |ap_reg_pp0_iter7_j_1_reg_1484      |   32|   0|   32|          0|
    |ap_reg_pp0_iter7_j_reg_348         |   32|   0|   32|          0|
    |bound4_reg_1160                    |   96|   0|   96|          0|
    |bound6_reg_1188                    |  128|   0|  128|          0|
    |bound7_reg_1205                    |  160|   0|  160|          0|
    |bound8_reg_1230                    |  192|   0|  192|          0|
    |bound_reg_1143                     |   64|   0|   64|          0|
    |d_4_reg_1400                       |    4|   0|    4|          0|
    |d_reg_326                          |    4|   0|    4|          0|
    |exitcond_flatten29_m_2_reg_1307    |    1|   0|    1|          0|
    |exitcond_flatten29_m_reg_1250      |    1|   0|    1|          0|
    |exitcond_flatten6_reg_1276         |    1|   0|    1|          0|
    |exitcond_flatten78_m_1_reg_1293    |    1|   0|    1|          0|
    |exitcond_flatten78_m_reg_1256      |    1|   0|    1|          0|
    |exitcond_flatten_mid_2_reg_1320    |    1|   0|    1|          0|
    |exitcond_flatten_mid_reg_1243      |    1|   0|    1|          0|
    |exitcond_flatten_reg_1261          |    1|   0|    1|          0|
    |i_mid2_reg_1459                    |   32|   0|   32|          0|
    |i_reg_337                          |   32|   0|   32|          0|
    |indvar_flatten1_reg_236            |  192|   0|  192|          0|
    |indvar_flatten2_reg_259            |  160|   0|  160|          0|
    |indvar_flatten3_reg_270            |  128|   0|  128|          0|
    |indvar_flatten4_reg_281            |   96|   0|   96|          0|
    |indvar_flatten_reg_292             |   64|   0|   64|          0|
    |inputBRAM_0_load_reg_1553          |   32|   0|   32|          0|
    |inputBRAM_1_load_reg_1564          |   32|   0|   32|          0|
    |j_1_reg_1484                       |   32|   0|   32|          0|
    |j_mid2_reg_1489                    |   32|   0|   32|          0|
    |j_reg_348                          |   32|   0|   32|          0|
    |l_1_reg_1270                       |   31|   0|   31|          0|
    |l_cast_mid1_reg_1379               |   31|   0|   32|          1|
    |l_reg_247                          |   31|   0|   31|          0|
    |mul1_1_1_reg_1595                  |   32|   0|   32|          0|
    |mul1_1_reg_1585                    |   32|   0|   32|          0|
    |mul1_2_1_reg_1600                  |   32|   0|   32|          0|
    |mul1_2_reg_1590                    |   32|   0|   32|          0|
    |mul2_1_1_reg_1627                  |   32|   0|   32|          0|
    |mul2_1_reg_1617                    |   32|   0|   32|          0|
    |outputBRAM_0_addr_reg_1605         |    8|   0|    8|          0|
    |outputBRAM_0_load_reg_1622         |   32|   0|   32|          0|
    |outputBRAM_1_addr_reg_1611         |    8|   0|    8|          0|
    |outputBRAM_1_load_reg_1632         |   32|   0|   32|          0|
    |p_mid5_reg_1286                    |   31|   0|   31|          0|
    |tmp_103_reg_1302                   |    1|   0|    1|          0|
    |tmp_106_reg_1464                   |   13|   0|   13|          0|
    |tmp_112_reg_1518                   |   13|   0|   13|          0|
    |tmp_113_reg_1479                   |    9|   0|    9|          0|
    |tmp_125_1_reg_1642                 |   32|   0|   32|          0|
    |tmp_125_reg_1315                   |    1|   0|    1|          0|
    |tmp_133_reg_1327                   |   13|   0|   13|          0|
    |tmp_134_reg_1417                   |   13|   0|   13|          0|
    |tmp_148_reg_1469                   |   13|   0|   13|          0|
    |tmp_80_reg_1449                    |   32|   0|   32|          0|
    |tmp_81_reg_1500                    |   32|   0|   32|          0|
    |tmp_83_reg_1428                    |   32|   0|   32|          0|
    |tmp_84_mid1_reg_1454               |   32|   0|   32|          0|
    |tmp_85_mid1_reg_1512               |   32|   0|   32|          0|
    |tmp_85_mid_reg_1506                |   32|   0|   32|          0|
    |tmp_87_reg_1433                    |   32|   0|   32|          0|
    |tmp_92_mid2_reg_1405               |    4|   0|    4|          0|
    |tmp_92_reg_1495                    |   32|   0|   32|          0|
    |tmp_94_mid1_reg_1444               |   32|   0|   32|          0|
    |tmp_96_reg_1637                    |   32|   0|   32|          0|
    |tmp_97_mid2_reg_1348               |    3|   0|    3|          0|
    |tmp_98_mid4_reg_1332               |    1|   0|    1|          0|
    |tmp_98_mid_reg_1235                |    1|   0|    1|          0|
    |tmp_mid1_reg_1438                  |   32|   0|   32|          0|
    |tmp_s_reg_1422                     |   32|   0|   32|          0|
    |weightBRAM_0_0_loa_reg_1559        |   32|   0|   32|          0|
    |weightBRAM_0_1_loa_reg_1570        |   32|   0|   32|          0|
    |weightBRAM_1_0_loa_reg_1575        |   32|   0|   32|          0|
    |weightBRAM_1_1_loa_reg_1580        |   32|   0|   32|          0|
    |x_mid2_reg_1342                    |    3|   0|    3|          0|
    |x_reg_315                          |    3|   0|    3|          0|
    |y_4_reg_1337                       |    3|   0|    3|          0|
    |y_reg_303                          |    3|   0|    3|          0|
    |exitcond_flatten29_m_2_reg_1307    |   64|  32|    1|          0|
    |exitcond_flatten6_reg_1276         |   64|  32|    1|          0|
    |exitcond_flatten78_m_1_reg_1293    |   64|  32|    1|          0|
    |exitcond_flatten_mid_2_reg_1320    |   64|  32|    1|          0|
    |exitcond_flatten_reg_1261          |   64|  32|    1|          0|
    |l_1_reg_1270                       |   64|  32|   31|          0|
    |l_cast_mid1_reg_1379               |   64|  32|   32|          1|
    |outputBRAM_0_addr_reg_1605         |   64|  32|    8|          0|
    |outputBRAM_1_addr_reg_1611         |   64|  32|    8|          0|
    |p_mid5_reg_1286                    |   64|  32|   31|          0|
    |tmp_103_reg_1302                   |   64|  32|    1|          0|
    |tmp_106_reg_1464                   |   64|  32|   13|          0|
    |tmp_113_reg_1479                   |   64|  32|    9|          0|
    |tmp_148_reg_1469                   |   64|  32|   13|          0|
    |tmp_92_mid2_reg_1405               |   64|  32|    4|          0|
    |tmp_97_mid2_reg_1348               |   64|  32|    3|          0|
    |tmp_98_mid4_reg_1332               |   64|  32|    1|          0|
    |tmp_mid1_reg_1438                  |   64|  32|   32|          0|
    |x_mid2_reg_1342                    |   64|  32|    3|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 3919| 608| 2898|          2|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  conv_compute  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  conv_compute  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  conv_compute  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  conv_compute  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  conv_compute  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  conv_compute  | return value |
|outputBRAM_0_address0    | out |    8|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_0_ce0         | out |    1|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_0_q0          |  in |   32|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_0_address1    | out |    8|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_0_ce1         | out |    1|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_0_we1         | out |    1|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_0_d1          | out |   32|  ap_memory |  outputBRAM_0  |     array    |
|outputBRAM_1_address0    | out |    8|  ap_memory |  outputBRAM_1  |     array    |
|outputBRAM_1_ce0         | out |    1|  ap_memory |  outputBRAM_1  |     array    |
|outputBRAM_1_q0          |  in |   32|  ap_memory |  outputBRAM_1  |     array    |
|outputBRAM_1_address1    | out |    8|  ap_memory |  outputBRAM_1  |     array    |
|outputBRAM_1_ce1         | out |    1|  ap_memory |  outputBRAM_1  |     array    |
|outputBRAM_1_we1         | out |    1|  ap_memory |  outputBRAM_1  |     array    |
|outputBRAM_1_d1          | out |   32|  ap_memory |  outputBRAM_1  |     array    |
|inputBRAM_0_address0     | out |   12|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_0_ce0          | out |    1|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_0_q0           |  in |   32|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_1_address0     | out |   12|  ap_memory |   inputBRAM_1  |     array    |
|inputBRAM_1_ce0          | out |    1|  ap_memory |   inputBRAM_1  |     array    |
|inputBRAM_1_q0           |  in |   32|  ap_memory |   inputBRAM_1  |     array    |
|weightBRAM_0_0_address0  | out |   10|  ap_memory | weightBRAM_0_0 |     array    |
|weightBRAM_0_0_ce0       | out |    1|  ap_memory | weightBRAM_0_0 |     array    |
|weightBRAM_0_0_q0        |  in |   32|  ap_memory | weightBRAM_0_0 |     array    |
|weightBRAM_0_1_address0  | out |   10|  ap_memory | weightBRAM_0_1 |     array    |
|weightBRAM_0_1_ce0       | out |    1|  ap_memory | weightBRAM_0_1 |     array    |
|weightBRAM_0_1_q0        |  in |   32|  ap_memory | weightBRAM_0_1 |     array    |
|weightBRAM_1_0_address0  | out |   10|  ap_memory | weightBRAM_1_0 |     array    |
|weightBRAM_1_0_ce0       | out |    1|  ap_memory | weightBRAM_1_0 |     array    |
|weightBRAM_1_0_q0        |  in |   32|  ap_memory | weightBRAM_1_0 |     array    |
|weightBRAM_1_1_address0  | out |   10|  ap_memory | weightBRAM_1_1 |     array    |
|weightBRAM_1_1_ce0       | out |    1|  ap_memory | weightBRAM_1_1 |     array    |
|weightBRAM_1_1_q0        |  in |   32|  ap_memory | weightBRAM_1_1 |     array    |
|k                        |  in |   32|   ap_none  |        k       |    scalar    |
|s                        |  in |   32|   ap_none  |        s       |    scalar    |
|od_limit                 |  in |   32|   ap_none  |    od_limit    |    scalar    |
|oy_limit                 |  in |   32|   ap_none  |    oy_limit    |    scalar    |
|ox_limit                 |  in |   32|   ap_none  |    ox_limit    |    scalar    |
+-------------------------+-----+-----+------------+----------------+--------------+

