$date
	Wed Jun 18 19:00:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module behav $end
$var wire 1 & clk $end
$var wire 1 " qbar $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var reg 1 ) q $end
$upscope $end
$scope task pulse_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
0'
0&
0%
0$
0#
x"
x!
$end
#10
1#
1&
#20
1$
1'
0#
0&
#30
1"
0)
0!
1#
1&
#40
0$
0'
1%
1(
0#
0&
#50
0"
1)
1!
1#
1&
#60
1$
1'
0#
0&
#70
x"
x)
x!
1#
1&
#80
0#
0&
