# Cray-2-Reboot
This is a reconstruction of a Cray-2 in Verilog.  The long term goal is to make a clock cycle functional equivalent that will run on an FPGA board.
