$date
	Wed Oct 23 17:42:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mealy_Sequence_Detector_t $end
$var wire 1 ! dec $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 ! dec $end
$var wire 1 # in $end
$var wire 1 $ rst_n $end
$var reg 3 % arr [2:0] $end
$var reg 2 & counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
0#
0"
0!
$end
#5000
b0 %
b0 &
1"
#10000
0"
1$
#15000
b1 &
1"
#20000
0"
1#
#25000
b1 %
b10 &
1"
#30000
0"
#35000
1!
b11 %
b11 &
1"
#40000
0"
#45000
0!
b0 %
b0 &
1"
#50000
0"
0#
#55000
b1 &
1"
#60000
0"
1#
#65000
b1 %
b10 &
1"
#70000
0"
#75000
1!
b11 %
b11 &
1"
#80000
0!
0"
0#
#85000
b0 %
b0 &
1"
#90000
0"
1#
#95000
b1 %
b1 &
1"
#100000
0"
0#
#105000
b10 %
b10 &
1"
#110000
0"
#115000
b100 %
b11 &
1"
#120000
1!
0"
1#
#125000
0!
b0 %
b0 &
1"
#130000
0"
0#
#135000
b1 &
1"
#140000
0"
1#
#145000
b1 %
b10 &
1"
#150000
0"
0#
#155000
b10 %
b11 &
1"
#160000
0"
1#
#165000
b0 %
b0 &
1"
#170000
0"
#175000
b1 %
b1 &
1"
#180000
0"
#185000
b11 %
b10 &
1"
#190000
0"
#195000
0!
b111 %
b11 &
1"
#200000
1!
0"
0#
#205000
0!
b0 %
b0 &
1"
#210000
0"
#215000
b1 &
1"
#220000
0"
#225000
b10 &
1"
#230000
0"
