* Z:\mnt\design.r\spice\examples\3901.asc
V1 N005 0 PULSE(0 5 .1m 10n 10n 2u 8u)
V2 N006 0 PULSE(0 5 .104m 10n 10n 2u 8u)
V3 0 N010 PULSE(0 5 .1021m 10n 10n 5.8u 8u)
V4 N008 N010 PULSE(0 5 .1061m 10n 10n 5.8u 8u)
M§Q1 N004 N006 0 0 FDS8962C_N
L1 N001 IN .5m Rpar=1K
L2 IN N004 .5m Rpar=1K
L3 N002 N003 1m Rpar=1K
L4 N002 OUT 10µ
L5 N003 OUT 10µ
C1 OUT 0 50µ Rser=.1
Rload OUT 0 3
V5 IN 0 12
XU1 Vcc N007 MP_01 0 0 0 0 0 N008 MP_02 0 0 MP_03 N009 MP_04 Vcc LTC3901
V6 Vcc 0 5
M§Q2 N001 N005 0 0 FDS8962C_N
M§Q3 N003 N007 0 0 FDS8962C_N
M§Q4 N002 N009 0 0 FDS8962C_N
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran .5m startup
K1 L1 L2 L3 1
.lib LTC3901.sub
.backanno
.end
