\doxysubsubsubsection{AHB2 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status}{}\label{group__RCC__AHB2__Clock__Enable__Disable__Status}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB2 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOB)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOC)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB2__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOH)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the AHB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4} 
\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01050}{1050}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f} 
\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01051}{1051}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe} 
\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01052}{1052}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436} 
\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}!AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+AHB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+GPIOH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01053}{1053}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

