Classic Timing Analyzer report for sisau
Thu Apr 18 22:49:42 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_5'
  8. Clock Setup: 'senzon_1'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.390 ns                         ; senzor_2                           ; Logica_miscare:inst6|dreapta       ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.099 ns                        ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1                           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.114 ns                        ; senzor_5                           ; B_IN4_D1                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 9.870 ns                         ; buton_selectie                     ; debouncing:inst5|inst              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 135.94 MHz ( period = 7.356 ns ) ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15   ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15   ; clk        ; clk      ; 7            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                    ;            ;          ; 7            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 135.94 MHz ( period = 7.356 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 149.30 MHz ( period = 6.698 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.529 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.076 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 214.45 MHz ( period = 4.663 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.407 ns                ;
; N/A   ; 215.52 MHz ( period = 4.640 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 217.91 MHz ( period = 4.589 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.01 MHz ( period = 4.587 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 218.67 MHz ( period = 4.573 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.365 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.097 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 220.90 MHz ( period = 4.527 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.299 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 221.58 MHz ( period = 4.513 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 222.27 MHz ( period = 4.499 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.299 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 224.11 MHz ( period = 4.462 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 225.58 MHz ( period = 4.433 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 226.19 MHz ( period = 4.421 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 226.40 MHz ( period = 4.417 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 227.01 MHz ( period = 4.405 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 227.84 MHz ( period = 4.389 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 239.92 MHz ( period = 4.168 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 240.33 MHz ( period = 4.161 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.731 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 214.45 MHz ( period = 4.663 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.407 ns                ;
; N/A   ; 215.52 MHz ( period = 4.640 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 217.91 MHz ( period = 4.589 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.01 MHz ( period = 4.587 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 218.67 MHz ( period = 4.573 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.365 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.097 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 220.90 MHz ( period = 4.527 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.299 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 221.58 MHz ( period = 4.513 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 222.27 MHz ( period = 4.499 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 223.16 MHz ( period = 4.481 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.299 ns                ;
; N/A   ; 223.96 MHz ( period = 4.465 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 224.11 MHz ( period = 4.462 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 225.58 MHz ( period = 4.433 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.198 ns                ;
; N/A   ; 226.19 MHz ( period = 4.421 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 226.40 MHz ( period = 4.417 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 227.01 MHz ( period = 4.405 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 227.84 MHz ( period = 4.389 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 239.92 MHz ( period = 4.168 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 240.33 MHz ( period = 4.161 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.779 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.731 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.175 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+----------------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                           ; To Clock ;
+-------+--------------+------------+----------------+------------------------------+----------+
; N/A   ; None         ; 5.390 ns   ; senzor_2       ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 5.155 ns   ; senzor_2       ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 5.000 ns   ; senzor_4       ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 4.765 ns   ; senzor_4       ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 4.566 ns   ; senzor_2       ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 4.176 ns   ; senzor_4       ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A   ; None         ; -9.604 ns  ; buton_selectie ; debouncing:inst5|inst        ; clk      ;
+-------+--------------+------------+----------------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.099 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.811 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.773 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.485 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.266 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.125 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.122 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.978 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.915 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.837 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.834 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.627 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.099 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.099 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.811 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.811 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.656 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 27.862 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 27.652 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 27.559 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 27.524 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.322 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 27.052 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 26.152 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 21.976 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 21.633 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 19.241 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 19.231 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.769 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.695 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.661 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.610 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.536 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.502 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.443 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.369 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.335 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.319 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.284 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.210 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.176 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.160 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.993 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.834 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.139 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.054 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.051 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.024 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A                                     ; None                                                ; 16.003 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.000 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.980 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.980 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.977 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.946 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.943 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.936 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.895 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.892 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.862 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.844 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.841 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.828 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.821 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.818 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.813 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.787 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.784 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.777 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.760 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A                                     ; None                                                ; 15.718 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.703 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.669 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.654 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.643 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A                                     ; None                                                ; 15.594 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.591 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.585 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.559 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.511 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.486 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.477 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.435 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.432 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.426 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.392 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.352 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.327 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.318 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.248 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.233 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.227 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A                                     ; None                                                ; 15.173 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.170 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.135 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.089 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.028 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.028 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.014 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.011 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.977 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.977 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.976 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.954 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.954 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.922 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.920 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.920 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.869 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.869 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.818 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.818 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.795 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.795 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.763 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.761 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.761 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.703 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.700 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.568 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.568 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.544 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.541 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.409 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.409 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.345 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.305 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.186 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.147 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.147 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.146 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.019 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.988 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.988 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.954 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.919 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A                                     ; None                                                ; 13.884 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.860 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.800 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.797 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.795 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.725 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.677 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.677 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.641 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.638 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.533 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.518 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.518 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.414 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.374 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.255 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.063 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.017 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A                                     ; None                                                ; 13.017 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A                                     ; None                                                ; 12.982 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A                                     ; None                                                ; 12.904 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.900 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.774 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.774 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.680 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.615 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.615 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.574 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.511 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.354 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.352 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 12.311 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.160 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.091 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.076 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.001 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 11.985 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.856 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.765 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.750 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.645 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]                ; clk        ;
; N/A                                     ; None                                                ; 11.530 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.462 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]                ; clk        ;
; N/A                                     ; None                                                ; 11.068 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.848 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.834 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.831 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.717 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.497 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.479 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.456 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]                ; clk        ;
; N/A                                     ; None                                                ; 10.448 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]                ; clk        ;
; N/A                                     ; None                                                ; 10.259 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.245 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.244 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.242 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.128 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.024 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.010 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.007 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.931 ns   ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.928 ns   ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.908 ns   ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.893 ns   ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.673 ns   ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_4   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.114 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 14.947 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 14.788 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 14.657 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.621 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 14.573 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 14.570 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 14.406 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 14.403 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 14.331 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.967 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.641 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.590 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.587 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.547 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 13.547 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 13.380 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 13.380 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 13.282 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 13.148 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.145 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.115 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 12.931 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 12.904 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 12.901 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 12.764 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 12.526 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.463 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.463 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.382 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.175 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.116 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.116 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.031 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 11.880 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.880 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 10.325 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 9.999 ns        ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 8.493 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 8.142 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+----------------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                           ; To Clock ;
+---------------+-------------+-----------+----------------+------------------------------+----------+
; N/A           ; None        ; 9.870 ns  ; buton_selectie ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; -3.199 ns ; senzor_4       ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -3.332 ns ; senzor_2       ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -3.788 ns ; senzor_4       ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -3.921 ns ; senzor_2       ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -4.023 ns ; senzor_4       ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -4.156 ns ; senzor_2       ; Logica_miscare:inst6|dreapta ; senzor_4 ;
+---------------+-------------+-----------+----------------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 18 22:49:42 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 37 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 135.94 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 7.356 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.591 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.746 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.114 ns) + CELL(0.970 ns) = 6.078 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: 4: + IC(0.759 ns) + CELL(0.206 ns) = 7.043 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(1.037 ns) + CELL(0.666 ns) = 8.746 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.912 ns ( 44.73 % )
            Info: Total interconnect delay = 4.834 ns ( 55.27 % )
        Info: - Longest clock path from clock "clk" to source register is 15.337 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.114 ns) + CELL(0.970 ns) = 6.078 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.761 ns) + CELL(0.370 ns) = 7.209 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.348 ns) + CELL(0.970 ns) = 8.527 ns; Loc. = LCFF_X25_Y9_N21; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.472 ns) + CELL(0.370 ns) = 9.369 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.344 ns) + CELL(0.970 ns) = 10.683 ns; Loc. = LCFF_X25_Y9_N29; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.473 ns) + CELL(0.577 ns) = 11.733 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.352 ns) + CELL(0.206 ns) = 12.291 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.692 ns) + CELL(0.651 ns) = 13.634 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(1.037 ns) + CELL(0.666 ns) = 15.337 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.820 ns ( 50.99 % )
            Info: Total interconnect delay = 7.517 ns ( 49.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_5" has Internal fmax of 212.13 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.714 ns)
    Info: + Longest register to register delay is 3.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.370 ns) + CELL(0.596 ns) = 0.966 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.052 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.242 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.328 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.834 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 8: + IC(0.656 ns) + CELL(0.206 ns) = 3.274 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.30 % )
        Info: Total interconnect delay = 1.398 ns ( 42.70 % )
    Info: - Smallest clock skew is -0.038 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.242 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.408 ns) + CELL(0.206 ns) = 2.549 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.349 ns) + CELL(0.366 ns) = 5.242 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.507 ns ( 28.75 % )
            Info: Total interconnect delay = 3.735 ns ( 71.25 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.280 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.408 ns) + CELL(0.206 ns) = 2.549 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.366 ns) = 5.280 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.507 ns ( 28.54 % )
            Info: Total interconnect delay = 3.773 ns ( 71.46 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzon_1" has Internal fmax of 212.13 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.714 ns)
    Info: + Longest register to register delay is 3.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.370 ns) + CELL(0.596 ns) = 0.966 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.052 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.242 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.328 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.834 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 8: + IC(0.656 ns) + CELL(0.206 ns) = 3.274 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.30 % )
        Info: Total interconnect delay = 1.398 ns ( 42.70 % )
    Info: - Smallest clock skew is -0.038 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.401 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.397 ns) + CELL(0.366 ns) = 2.708 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.349 ns) + CELL(0.366 ns) = 5.401 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.677 ns ( 31.05 % )
            Info: Total interconnect delay = 3.724 ns ( 68.95 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.439 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.397 ns) + CELL(0.366 ns) = 2.708 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.366 ns) = 5.439 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.677 ns ( 30.83 % )
            Info: Total interconnect delay = 3.762 ns ( 69.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.092 ns)
    Info: + Largest clock skew is 6.591 ns
        Info: + Longest clock path from clock "clk" to destination register is 15.337 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.114 ns) + CELL(0.970 ns) = 6.078 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.761 ns) + CELL(0.370 ns) = 7.209 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.348 ns) + CELL(0.970 ns) = 8.527 ns; Loc. = LCFF_X25_Y9_N21; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.472 ns) + CELL(0.370 ns) = 9.369 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.344 ns) + CELL(0.970 ns) = 10.683 ns; Loc. = LCFF_X25_Y9_N29; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.473 ns) + CELL(0.577 ns) = 11.733 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.352 ns) + CELL(0.206 ns) = 12.291 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.692 ns) + CELL(0.651 ns) = 13.634 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(1.037 ns) + CELL(0.666 ns) = 15.337 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.820 ns ( 50.99 % )
            Info: Total interconnect delay = 7.517 ns ( 49.01 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.746 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.114 ns) + CELL(0.970 ns) = 6.078 ns; Loc. = LCFF_X24_Y9_N27; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: 4: + IC(0.759 ns) + CELL(0.206 ns) = 7.043 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(1.037 ns) + CELL(0.666 ns) = 8.746 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.912 ns ( 44.73 % )
            Info: Total interconnect delay = 4.834 ns ( 55.27 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.390 ns
    Info: + Longest pin to register delay is 7.038 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(5.727 ns) + CELL(0.366 ns) = 7.038 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 18.63 % )
        Info: Total interconnect delay = 5.727 ns ( 81.37 % )
    Info: + Micro setup delay of destination is 1.234 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(0.976 ns) + CELL(0.370 ns) = 2.291 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.882 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 52.78 % )
        Info: Total interconnect delay = 1.361 ns ( 47.22 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[0]" is 33.099 ns
    Info: + Longest clock path from clock "clk" to source register is 21.666 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.700 ns) + CELL(0.970 ns) = 5.664 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.612 ns) + CELL(0.970 ns) = 7.246 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.613 ns) + CELL(0.970 ns) = 8.829 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(2.287 ns) + CELL(0.970 ns) = 12.086 ns; Loc. = LCFF_X4_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.620 ns) + CELL(0.970 ns) = 13.676 ns; Loc. = LCFF_X3_Y6_N19; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.698 ns) + CELL(0.970 ns) = 15.344 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.611 ns) + CELL(0.970 ns) = 16.925 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.395 ns) + CELL(0.970 ns) = 18.290 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.469 ns) + CELL(0.647 ns) = 19.406 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(0.741 ns) + CELL(0.000 ns) = 20.147 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.853 ns) + CELL(0.666 ns) = 21.666 ns; Loc. = LCFF_X27_Y10_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 11.143 ns ( 51.43 % )
        Info: Total interconnect delay = 10.523 ns ( 48.57 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.456 ns) + CELL(0.505 ns) = 0.961 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 1.701 ns; Loc. = LCCOMB_X27_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(0.388 ns) + CELL(0.624 ns) = 2.713 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~6'
        Info: 5: + IC(1.442 ns) + CELL(0.650 ns) = 4.805 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
        Info: 6: + IC(3.088 ns) + CELL(3.236 ns) = 11.129 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.385 ns ( 48.39 % )
        Info: Total interconnect delay = 5.744 ns ( 51.61 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN4_D1" is 15.114 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(5.738 ns) + CELL(0.651 ns) = 7.324 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(1.096 ns) + CELL(0.370 ns) = 8.790 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
    Info: 4: + IC(3.088 ns) + CELL(3.236 ns) = 15.114 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.192 ns ( 34.35 % )
    Info: Total interconnect delay = 9.922 ns ( 65.65 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 9.870 ns
    Info: + Longest clock path from clock "clk" to destination register is 17.986 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 3.994 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.700 ns) + CELL(0.970 ns) = 5.664 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.612 ns) + CELL(0.970 ns) = 7.246 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.613 ns) + CELL(0.970 ns) = 8.829 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(2.287 ns) + CELL(0.970 ns) = 12.086 ns; Loc. = LCFF_X4_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.620 ns) + CELL(0.970 ns) = 13.676 ns; Loc. = LCFF_X3_Y6_N19; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.698 ns) + CELL(0.970 ns) = 15.344 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.611 ns) + CELL(0.970 ns) = 16.925 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.395 ns) + CELL(0.666 ns) = 17.986 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 52.96 % )
        Info: Total interconnect delay = 8.460 ns ( 47.04 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.422 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(7.027 ns) + CELL(0.460 ns) = 8.422 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.395 ns ( 16.56 % )
        Info: Total interconnect delay = 7.027 ns ( 83.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Thu Apr 18 22:49:42 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


