Timing Analyzer report for verin
Mon Dec 09 08:47:24 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 13. Slow 1200mV 85C Model Setup: 'Sig_1MHz:sig_1MHz_inst|tmp'
 14. Slow 1200mV 85C Model Hold: 'Sig_1MHz:sig_1MHz_inst|tmp'
 15. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 24. Slow 1200mV 0C Model Setup: 'Sig_1MHz:sig_1MHz_inst|tmp'
 25. Slow 1200mV 0C Model Hold: 'Sig_1MHz:sig_1MHz_inst|tmp'
 26. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 34. Fast 1200mV 0C Model Setup: 'Sig_1MHz:sig_1MHz_inst|tmp'
 35. Fast 1200mV 0C Model Hold: 'Sig_1MHz:sig_1MHz_inst|tmp'
 36. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; verin                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk_50MHz                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz }                  ;
; Sig_1MHz:sig_1MHz_inst|tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sig_1MHz:sig_1MHz_inst|tmp } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 167.08 MHz ; 167.08 MHz      ; clk_50MHz                  ;      ;
; 255.56 MHz ; 255.56 MHz      ; Sig_1MHz:sig_1MHz_inst|tmp ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50MHz                  ; -4.985 ; -148.937      ;
; Sig_1MHz:sig_1MHz_inst|tmp ; -2.913 ; -79.174       ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; Sig_1MHz:sig_1MHz_inst|tmp ; 0.342 ; 0.000         ;
; clk_50MHz                  ; 0.534 ; 0.000         ;
+----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50MHz                  ; -3.000 ; -69.000       ;
; Sig_1MHz:sig_1MHz_inst|tmp ; -1.000 ; -57.000       ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                                        ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.985 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 5.918      ;
; -4.887 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 5.820      ;
; -4.783 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 5.716      ;
; -4.672 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.604      ;
; -4.474 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.406      ;
; -4.440 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.372      ;
; -4.327 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.259      ;
; -4.247 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.179      ;
; -4.211 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.143      ;
; -4.128 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.060      ;
; -4.090 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 5.022      ;
; -4.085 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 5.018      ;
; -4.084 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 5.017      ;
; -4.077 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 5.010      ;
; -4.013 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.945      ;
; -3.987 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.920      ;
; -3.986 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.919      ;
; -3.979 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.912      ;
; -3.974 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.906      ;
; -3.895 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.827      ;
; -3.883 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.816      ;
; -3.882 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.815      ;
; -3.875 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.808      ;
; -3.858 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.790      ;
; -3.778 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.710      ;
; -3.772 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.704      ;
; -3.771 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.703      ;
; -3.764 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.696      ;
; -3.744 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.677      ;
; -3.660 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.593      ;
; -3.625 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.558      ;
; -3.574 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.506      ;
; -3.573 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.505      ;
; -3.566 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.498      ;
; -3.545 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.478      ;
; -3.540 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.472      ;
; -3.539 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.471      ;
; -3.532 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.464      ;
; -3.460 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.393      ;
; -3.427 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.359      ;
; -3.426 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.358      ;
; -3.419 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.351      ;
; -3.379 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.312      ;
; -3.347 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.279      ;
; -3.346 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.278      ;
; -3.339 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.271      ;
; -3.311 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.243      ;
; -3.310 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.242      ;
; -3.303 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.235      ;
; -3.228 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.160      ;
; -3.227 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.159      ;
; -3.220 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.152      ;
; -3.190 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.122      ;
; -3.189 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.121      ;
; -3.182 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.114      ;
; -3.113 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.045      ;
; -3.112 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.044      ;
; -3.105 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.037      ;
; -3.089 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.022      ;
; -3.081 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 4.014      ;
; -3.074 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.006      ;
; -3.073 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.005      ;
; -3.066 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.998      ;
; -2.995 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.927      ;
; -2.994 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.926      ;
; -2.987 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.919      ;
; -2.969 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.902      ;
; -2.958 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.890      ;
; -2.957 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.889      ;
; -2.950 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.882      ;
; -2.933 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.866      ;
; -2.878 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.810      ;
; -2.877 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.809      ;
; -2.870 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.802      ;
; -2.844 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.777      ;
; -2.843 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.776      ;
; -2.836 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.769      ;
; -2.812 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.745      ;
; -2.760 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.693      ;
; -2.759 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.692      ;
; -2.752 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.685      ;
; -2.734 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.667      ;
; -2.725 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.658      ;
; -2.724 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.657      ;
; -2.717 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.650      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[18]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[26]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[28]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[27]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[29]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[30]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
; -2.653 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[31]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.586      ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sig_1MHz:sig_1MHz_inst|tmp'                                                                                                                                                                     ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.913 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.845      ;
; -2.913 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.845      ;
; -2.830 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.762      ;
; -2.830 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.762      ;
; -2.734 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.666      ;
; -2.734 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.666      ;
; -2.663 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.427     ; 3.231      ;
; -2.663 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.427     ; 3.231      ;
; -2.654 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.586      ;
; -2.654 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.586      ;
; -2.575 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.507      ;
; -2.575 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.507      ;
; -2.573 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.427     ; 3.141      ;
; -2.573 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.427     ; 3.141      ;
; -2.566 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.847      ;
; -2.566 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.847      ;
; -2.563 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.844      ;
; -2.483 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.764      ;
; -2.483 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.764      ;
; -2.481 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.413      ;
; -2.481 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.413      ;
; -2.480 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.761      ;
; -2.475 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.407      ;
; -2.475 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.407      ;
; -2.387 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.668      ;
; -2.387 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.668      ;
; -2.384 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.665      ;
; -2.324 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.256      ;
; -2.324 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 3.256      ;
; -2.316 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 3.233      ;
; -2.316 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 3.233      ;
; -2.313 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 3.230      ;
; -2.307 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.588      ;
; -2.307 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.588      ;
; -2.304 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.585      ;
; -2.228 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.509      ;
; -2.228 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.509      ;
; -2.226 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 3.143      ;
; -2.226 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 3.143      ;
; -2.225 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.506      ;
; -2.223 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 3.140      ;
; -2.217 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.498      ;
; -2.216 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.497      ;
; -2.134 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.415      ;
; -2.134 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.415      ;
; -2.134 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.415      ;
; -2.133 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.414      ;
; -2.131 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.412      ;
; -2.128 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.409      ;
; -2.128 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.409      ;
; -2.125 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.406      ;
; -2.038 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.319      ;
; -2.037 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.318      ;
; -2.008 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[11] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.434     ; 2.569      ;
; -2.008 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[10] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.434     ; 2.569      ;
; -2.008 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.434     ; 2.569      ;
; -2.008 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.434     ; 2.569      ;
; -2.008 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.434     ; 2.569      ;
; -1.977 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.258      ;
; -1.977 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.258      ;
; -1.974 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.255      ;
; -1.970 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.902      ;
; -1.970 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.902      ;
; -1.970 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.902      ;
; -1.970 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.902      ;
; -1.970 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.902      ;
; -1.970 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.902      ;
; -1.967 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 2.884      ;
; -1.966 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 2.883      ;
; -1.960 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.892      ;
; -1.960 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.892      ;
; -1.960 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.892      ;
; -1.960 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.892      ;
; -1.960 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.892      ;
; -1.960 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.892      ;
; -1.958 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.239      ;
; -1.957 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.238      ;
; -1.943 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.875      ;
; -1.943 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.875      ;
; -1.926 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.427     ; 2.494      ;
; -1.926 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.427     ; 2.494      ;
; -1.879 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.160      ;
; -1.878 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.286      ; 3.159      ;
; -1.877 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 2.794      ;
; -1.876 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.078     ; 2.793      ;
; -1.874 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.806      ;
; -1.874 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.806      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.813 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.433     ; 2.375      ;
; -1.794 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.726      ;
; -1.794 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.726      ;
; -1.794 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.726      ;
; -1.794 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.726      ;
; -1.794 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.726      ;
; -1.794 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.063     ; 2.726      ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sig_1MHz:sig_1MHz_inst|tmp'                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.342 ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.357 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; registre_decalage:registre_decalage_inst|counter[2]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; registre_decalage:registre_decalage_inst|counter[1]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ChipSelect:chipselect_inst|compt2[3]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ChipSelect:chipselect_inst|compt2[4]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.580      ;
; 0.378 ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; registre_decalage:registre_decalage_inst|data_out[9]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; registre_decalage:registre_decalage_inst|data_buffer[10] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.599      ;
; 0.385 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.604      ;
; 0.395 ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.617      ;
; 0.397 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.616      ;
; 0.401 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.620      ;
; 0.515 ; registre_decalage:registre_decalage_inst|data_buffer[11] ; registre_decalage:registre_decalage_inst|data_out[11]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.735      ;
; 0.523 ; registre_decalage:registre_decalage_inst|data_buffer[10] ; registre_decalage:registre_decalage_inst|data_out[10]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; registre_decalage:registre_decalage_inst|data_out[8]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; registre_decalage:registre_decalage_inst|data_out[7]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; registre_decalage:registre_decalage_inst|data_out[1]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; registre_decalage:registre_decalage_inst|data_buffer[10] ; registre_decalage:registre_decalage_inst|data_buffer[11] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.744      ;
; 0.524 ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.744      ;
; 0.537 ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.757      ;
; 0.540 ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; registre_decalage:registre_decalage_inst|data_out[2]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.759      ;
; 0.546 ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; registre_decalage:registre_decalage_inst|data_out[0]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.766      ;
; 0.547 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.550 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.772      ;
; 0.569 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.789      ;
; 0.579 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.799      ;
; 0.583 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.802      ;
; 0.621 ; ChipSelect:chipselect_inst|compt2[3]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.840      ;
; 0.658 ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.877      ;
; 0.664 ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.883      ;
; 0.691 ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; registre_decalage:registre_decalage_inst|data_out[6]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.910      ;
; 0.692 ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.911      ;
; 0.694 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.914      ;
; 0.694 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 0.914      ;
; 0.703 ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; registre_decalage:registre_decalage_inst|data_out[3]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.922      ;
; 0.706 ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; registre_decalage:registre_decalage_inst|data_out[5]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.925      ;
; 0.707 ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; registre_decalage:registre_decalage_inst|data_out[4]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.926      ;
; 0.709 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 0.928      ;
; 0.758 ; ChipSelect:chipselect_inst|cs                            ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.061      ; 0.976      ;
; 0.760 ; ChipSelect:chipselect_inst|cs                            ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.061      ; 0.978      ;
; 0.794 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.014      ;
; 0.794 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.014      ;
; 0.812 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.031      ;
; 0.822 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.042      ;
; 0.823 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.043      ;
; 0.836 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.056      ;
; 0.838 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.841 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.061      ;
; 0.858 ; ChipSelect:chipselect_inst|compt1[3]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.078      ;
; 0.871 ; ChipSelect:chipselect_inst|compt1[2]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.091      ;
; 0.872 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.091      ;
; 0.884 ; ChipSelect:chipselect_inst|compt1[2]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.104      ;
; 0.898 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.118      ;
; 0.900 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.120      ;
; 0.903 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.123      ;
; 0.911 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.130      ;
; 0.911 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.130      ;
; 0.915 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.134      ;
; 0.927 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.146      ;
; 0.932 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.152      ;
; 0.932 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.152      ;
; 0.933 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.153      ;
; 0.933 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.153      ;
; 0.936 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.156      ;
; 0.940 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.160      ;
; 0.948 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.168      ;
; 0.950 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.170      ;
; 0.951 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.170      ;
; 0.951 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.171      ;
; 0.957 ; registre_decalage:registre_decalage_inst|counter[1]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.176      ;
; 0.972 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.192      ;
; 0.977 ; ChipSelect:chipselect_inst|compt2[4]                     ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.196      ;
; 0.979 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.199      ;
; 0.981 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.062      ; 1.200      ;
; 0.982 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.202      ;
; 0.983 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.063      ; 1.203      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                                       ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.534 ; Gest_PWM:GestPWM_inst|counter[1]        ; Gest_PWM:GestPWM_inst|counter[1]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.077      ; 0.768      ;
; 0.546 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.766      ;
; 0.546 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.766      ;
; 0.547 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.766      ;
; 0.547 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.772      ;
; 0.556 ; Gest_PWM:GestPWM_inst|counter[0]        ; Gest_PWM:GestPWM_inst|counter[0]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.077      ; 0.790      ;
; 0.568 ; Gest_PWM:GestPWM_inst|counter[3]        ; Gest_PWM:GestPWM_inst|counter[3]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; Gest_PWM:GestPWM_inst|counter[13]       ; Gest_PWM:GestPWM_inst|counter[13]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; Gest_PWM:GestPWM_inst|counter[15]       ; Gest_PWM:GestPWM_inst|counter[15]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; Gest_PWM:GestPWM_inst|counter[11]       ; Gest_PWM:GestPWM_inst|counter[11]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; Gest_PWM:GestPWM_inst|counter[5]        ; Gest_PWM:GestPWM_inst|counter[5]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; Gest_PWM:GestPWM_inst|counter[19]       ; Gest_PWM:GestPWM_inst|counter[19]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; Gest_PWM:GestPWM_inst|counter[29]       ; Gest_PWM:GestPWM_inst|counter[29]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; Gest_PWM:GestPWM_inst|counter[6]        ; Gest_PWM:GestPWM_inst|counter[6]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[17]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[21]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Gest_PWM:GestPWM_inst|counter[27]       ; Gest_PWM:GestPWM_inst|counter[27]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Gest_PWM:GestPWM_inst|counter[31]       ; Gest_PWM:GestPWM_inst|counter[31]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; Gest_PWM:GestPWM_inst|counter[22]       ; Gest_PWM:GestPWM_inst|counter[22]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Gest_PWM:GestPWM_inst|counter[7]        ; Gest_PWM:GestPWM_inst|counter[7]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Gest_PWM:GestPWM_inst|counter[9]        ; Gest_PWM:GestPWM_inst|counter[9]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; Gest_PWM:GestPWM_inst|counter[2]        ; Gest_PWM:GestPWM_inst|counter[2]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Gest_PWM:GestPWM_inst|counter[14]       ; Gest_PWM:GestPWM_inst|counter[14]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Gest_PWM:GestPWM_inst|counter[18]       ; Gest_PWM:GestPWM_inst|counter[18]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Gest_PWM:GestPWM_inst|counter[25]       ; Gest_PWM:GestPWM_inst|counter[25]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Gest_PWM:GestPWM_inst|counter[23]       ; Gest_PWM:GestPWM_inst|counter[23]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; Gest_PWM:GestPWM_inst|counter[4]        ; Gest_PWM:GestPWM_inst|counter[4]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Gest_PWM:GestPWM_inst|counter[8]        ; Gest_PWM:GestPWM_inst|counter[8]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Gest_PWM:GestPWM_inst|counter[10]       ; Gest_PWM:GestPWM_inst|counter[10]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Gest_PWM:GestPWM_inst|counter[12]       ; Gest_PWM:GestPWM_inst|counter[12]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Gest_PWM:GestPWM_inst|counter[30]       ; Gest_PWM:GestPWM_inst|counter[30]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; Gest_PWM:GestPWM_inst|counter[20]       ; Gest_PWM:GestPWM_inst|counter[20]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Gest_PWM:GestPWM_inst|counter[24]       ; Gest_PWM:GestPWM_inst|counter[24]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Gest_PWM:GestPWM_inst|counter[26]       ; Gest_PWM:GestPWM_inst|counter[26]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Gest_PWM:GestPWM_inst|counter[28]       ; Gest_PWM:GestPWM_inst|counter[28]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 0.793      ;
; 0.592 ; Sig_1MHz:sig_1MHz_inst|tmp              ; Sig_1MHz:sig_1MHz_inst|tmp              ; Sig_1MHz:sig_1MHz_inst|tmp ; clk_50MHz   ; 0.000        ; 2.154      ; 3.132      ;
; 0.821 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.041      ;
; 0.822 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.041      ;
; 0.822 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.041      ;
; 0.823 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; Gest_PWM:GestPWM_inst|counter[0]        ; Gest_PWM:GestPWM_inst|counter[1]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.077      ; 1.057      ;
; 0.824 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.044      ;
; 0.825 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.044      ;
; 0.836 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.056      ;
; 0.837 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.057      ;
; 0.837 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.056      ;
; 0.838 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.062      ; 1.061      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 187.51 MHz ; 187.51 MHz      ; clk_50MHz                  ;      ;
; 284.66 MHz ; 284.66 MHz      ; Sig_1MHz:sig_1MHz_inst|tmp ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50MHz                  ; -4.333 ; -126.966      ;
; Sig_1MHz:sig_1MHz_inst|tmp ; -2.513 ; -65.112       ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; Sig_1MHz:sig_1MHz_inst|tmp ; 0.299 ; 0.000         ;
; clk_50MHz                  ; 0.481 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50MHz                  ; -3.000 ; -69.000       ;
; Sig_1MHz:sig_1MHz_inst|tmp ; -1.000 ; -57.000       ;
+----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                         ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.333 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 5.273      ;
; -4.256 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 5.196      ;
; -4.161 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 5.101      ;
; -4.059 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.998      ;
; -3.890 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.829      ;
; -3.858 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.797      ;
; -3.762 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.701      ;
; -3.696 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.635      ;
; -3.662 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.601      ;
; -3.592 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.531      ;
; -3.557 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.496      ;
; -3.524 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.464      ;
; -3.524 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.464      ;
; -3.517 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.457      ;
; -3.492 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.431      ;
; -3.456 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.395      ;
; -3.447 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.387      ;
; -3.447 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.387      ;
; -3.440 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.380      ;
; -3.390 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.329      ;
; -3.356 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.295      ;
; -3.352 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.292      ;
; -3.352 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.292      ;
; -3.345 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.285      ;
; -3.290 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.229      ;
; -3.258 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.198      ;
; -3.250 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.189      ;
; -3.250 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.189      ;
; -3.243 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.182      ;
; -3.188 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.128      ;
; -3.155 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.095      ;
; -3.089 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 4.029      ;
; -3.081 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.020      ;
; -3.081 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.020      ;
; -3.074 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 4.013      ;
; -3.049 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.988      ;
; -3.049 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.988      ;
; -3.042 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.981      ;
; -2.999 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.939      ;
; -2.953 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.892      ;
; -2.953 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.892      ;
; -2.946 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.885      ;
; -2.931 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.871      ;
; -2.887 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.826      ;
; -2.887 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.826      ;
; -2.880 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.819      ;
; -2.853 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.792      ;
; -2.853 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.792      ;
; -2.846 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.785      ;
; -2.783 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.722      ;
; -2.783 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.722      ;
; -2.776 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.715      ;
; -2.748 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.687      ;
; -2.748 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.687      ;
; -2.741 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.680      ;
; -2.683 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.622      ;
; -2.683 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.622      ;
; -2.676 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.615      ;
; -2.669 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.609      ;
; -2.657 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.597      ;
; -2.647 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.586      ;
; -2.647 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.586      ;
; -2.640 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.579      ;
; -2.581 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.520      ;
; -2.581 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.520      ;
; -2.574 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.513      ;
; -2.561 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.501      ;
; -2.547 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.486      ;
; -2.547 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.486      ;
; -2.540 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.479      ;
; -2.529 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.469      ;
; -2.481 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.420      ;
; -2.481 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.420      ;
; -2.474 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 3.413      ;
; -2.449 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.389      ;
; -2.449 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.389      ;
; -2.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.382      ;
; -2.415 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.355      ;
; -2.379 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.319      ;
; -2.379 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.319      ;
; -2.372 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.312      ;
; -2.353 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|tmp             ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.293      ;
; -2.346 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.286      ;
; -2.346 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.286      ;
; -2.339 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.279      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[18]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[26]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[28]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[27]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[29]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[30]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
; -2.321 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[31]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.262      ;
+--------+-----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sig_1MHz:sig_1MHz_inst|tmp'                                                                                                                                                                      ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.513 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.452      ;
; -2.513 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.452      ;
; -2.442 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.381      ;
; -2.442 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.381      ;
; -2.355 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.294      ;
; -2.355 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.294      ;
; -2.288 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.227      ;
; -2.288 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.227      ;
; -2.287 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.382     ; 2.900      ;
; -2.287 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.382     ; 2.900      ;
; -2.214 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 3.154      ;
; -2.214 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 3.154      ;
; -2.201 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.454      ;
; -2.201 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.454      ;
; -2.198 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.382     ; 2.811      ;
; -2.198 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.382     ; 2.811      ;
; -2.195 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.448      ;
; -2.139 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 3.079      ;
; -2.139 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 3.079      ;
; -2.130 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.383      ;
; -2.130 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.383      ;
; -2.124 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.377      ;
; -2.093 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.032      ;
; -2.093 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 3.032      ;
; -2.044 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.297      ;
; -2.043 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.296      ;
; -2.040 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.293      ;
; -1.977 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.230      ;
; -1.976 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.903      ;
; -1.976 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.229      ;
; -1.975 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.902      ;
; -1.973 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.226      ;
; -1.972 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.899      ;
; -1.962 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 2.901      ;
; -1.962 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 2.901      ;
; -1.902 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 3.156      ;
; -1.902 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 3.156      ;
; -1.896 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 3.150      ;
; -1.888 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.141      ;
; -1.887 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.140      ;
; -1.886 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.813      ;
; -1.886 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.813      ;
; -1.880 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.807      ;
; -1.827 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 3.081      ;
; -1.827 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 3.081      ;
; -1.821 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 3.075      ;
; -1.817 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.070      ;
; -1.816 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.069      ;
; -1.781 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.034      ;
; -1.781 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.034      ;
; -1.775 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 3.028      ;
; -1.738 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.991      ;
; -1.737 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.990      ;
; -1.707 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[11] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.314      ;
; -1.707 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[10] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.314      ;
; -1.707 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.314      ;
; -1.707 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.314      ;
; -1.707 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.314      ;
; -1.674 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.614      ;
; -1.674 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.614      ;
; -1.674 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.614      ;
; -1.674 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.614      ;
; -1.674 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.614      ;
; -1.674 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.614      ;
; -1.671 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.924      ;
; -1.670 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.597      ;
; -1.670 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.923      ;
; -1.669 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.596      ;
; -1.668 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.608      ;
; -1.668 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.608      ;
; -1.668 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.608      ;
; -1.668 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.608      ;
; -1.668 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.608      ;
; -1.668 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.608      ;
; -1.651 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.904      ;
; -1.650 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.903      ;
; -1.647 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.258      ; 2.900      ;
; -1.638 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 2.577      ;
; -1.638 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 2.577      ;
; -1.615 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.382     ; 2.228      ;
; -1.615 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.382     ; 2.228      ;
; -1.595 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 2.534      ;
; -1.595 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.056     ; 2.534      ;
; -1.589 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 2.843      ;
; -1.588 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.259      ; 2.842      ;
; -1.573 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.500      ;
; -1.572 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.068     ; 2.499      ;
; -1.519 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.459      ;
; -1.519 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.459      ;
; -1.519 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.459      ;
; -1.519 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.459      ;
; -1.519 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.459      ;
; -1.519 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.055     ; 2.459      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
; -1.518 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.388     ; 2.125      ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sig_1MHz:sig_1MHz_inst|tmp'                                                                                                                                                                        ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.299 ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; registre_decalage:registre_decalage_inst|counter[2]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; registre_decalage:registre_decalage_inst|counter[1]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt2[3]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt2[4]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.537      ;
; 0.342 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.541      ;
; 0.344 ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; registre_decalage:registre_decalage_inst|data_out[9]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; registre_decalage:registre_decalage_inst|data_buffer[10] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.544      ;
; 0.355 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.554      ;
; 0.359 ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.558      ;
; 0.465 ; registre_decalage:registre_decalage_inst|data_buffer[11] ; registre_decalage:registre_decalage_inst|data_out[11]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.664      ;
; 0.471 ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; registre_decalage:registre_decalage_inst|data_out[8]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; registre_decalage:registre_decalage_inst|data_buffer[10] ; registre_decalage:registre_decalage_inst|data_buffer[11] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; registre_decalage:registre_decalage_inst|data_buffer[10] ; registre_decalage:registre_decalage_inst|data_out[10]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; registre_decalage:registre_decalage_inst|data_out[7]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.671      ;
; 0.484 ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; registre_decalage:registre_decalage_inst|data_out[1]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.684      ;
; 0.492 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.693      ;
; 0.496 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; registre_decalage:registre_decalage_inst|data_out[2]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.697      ;
; 0.502 ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; registre_decalage:registre_decalage_inst|data_out[0]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.701      ;
; 0.511 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.710      ;
; 0.518 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.718      ;
; 0.525 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.724      ;
; 0.555 ; ChipSelect:chipselect_inst|compt2[3]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.754      ;
; 0.598 ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.797      ;
; 0.606 ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.805      ;
; 0.622 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.821      ;
; 0.623 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.822      ;
; 0.633 ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; registre_decalage:registre_decalage_inst|data_out[6]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.832      ;
; 0.634 ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.833      ;
; 0.646 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.845      ;
; 0.647 ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; registre_decalage:registre_decalage_inst|data_out[3]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.846      ;
; 0.649 ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; registre_decalage:registre_decalage_inst|data_out[5]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.848      ;
; 0.651 ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; registre_decalage:registre_decalage_inst|data_out[4]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.850      ;
; 0.689 ; ChipSelect:chipselect_inst|cs                            ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.054      ; 0.887      ;
; 0.693 ; ChipSelect:chipselect_inst|cs                            ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.054      ; 0.891      ;
; 0.707 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.906      ;
; 0.708 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.907      ;
; 0.725 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.924      ;
; 0.737 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.936      ;
; 0.739 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.938      ;
; 0.744 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.946      ;
; 0.751 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.950      ;
; 0.754 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.953      ;
; 0.777 ; ChipSelect:chipselect_inst|compt1[3]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.976      ;
; 0.784 ; ChipSelect:chipselect_inst|compt1[2]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.983      ;
; 0.788 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.987      ;
; 0.798 ; ChipSelect:chipselect_inst|compt1[2]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 0.997      ;
; 0.812 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.011      ;
; 0.814 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.013      ;
; 0.814 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.013      ;
; 0.815 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.014      ;
; 0.815 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.014      ;
; 0.821 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.020      ;
; 0.824 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.023      ;
; 0.825 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.025      ;
; 0.828 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.027      ;
; 0.837 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.036      ;
; 0.840 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.039      ;
; 0.841 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.040      ;
; 0.843 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.042      ;
; 0.848 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.047      ;
; 0.860 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.059      ;
; 0.862 ; registre_decalage:registre_decalage_inst|counter[1]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.061      ;
; 0.875 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.056      ; 1.075      ;
; 0.880 ; ChipSelect:chipselect_inst|compt2[4]                     ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.079      ;
; 0.880 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.079      ;
; 0.881 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.080      ;
; 0.883 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.082      ;
; 0.883 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.055      ; 1.082      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.481 ; Gest_PWM:GestPWM_inst|counter[1]        ; Gest_PWM:GestPWM_inst|counter[1]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.068      ; 0.693      ;
; 0.491 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; Gest_PWM:GestPWM_inst|counter[0]        ; Gest_PWM:GestPWM_inst|counter[0]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.068      ; 0.711      ;
; 0.510 ; Gest_PWM:GestPWM_inst|counter[3]        ; Gest_PWM:GestPWM_inst|counter[3]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; Gest_PWM:GestPWM_inst|counter[13]       ; Gest_PWM:GestPWM_inst|counter[13]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; Gest_PWM:GestPWM_inst|counter[15]       ; Gest_PWM:GestPWM_inst|counter[15]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; Gest_PWM:GestPWM_inst|counter[11]       ; Gest_PWM:GestPWM_inst|counter[11]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; Gest_PWM:GestPWM_inst|counter[5]        ; Gest_PWM:GestPWM_inst|counter[5]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; Gest_PWM:GestPWM_inst|counter[6]        ; Gest_PWM:GestPWM_inst|counter[6]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; Gest_PWM:GestPWM_inst|counter[19]       ; Gest_PWM:GestPWM_inst|counter[19]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; Gest_PWM:GestPWM_inst|counter[29]       ; Gest_PWM:GestPWM_inst|counter[29]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[17]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[21]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; Gest_PWM:GestPWM_inst|counter[27]       ; Gest_PWM:GestPWM_inst|counter[27]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; Gest_PWM:GestPWM_inst|counter[31]       ; Gest_PWM:GestPWM_inst|counter[31]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; Gest_PWM:GestPWM_inst|counter[22]       ; Gest_PWM:GestPWM_inst|counter[22]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; Gest_PWM:GestPWM_inst|counter[2]        ; Gest_PWM:GestPWM_inst|counter[2]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Gest_PWM:GestPWM_inst|counter[7]        ; Gest_PWM:GestPWM_inst|counter[7]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Gest_PWM:GestPWM_inst|counter[9]        ; Gest_PWM:GestPWM_inst|counter[9]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Gest_PWM:GestPWM_inst|counter[14]       ; Gest_PWM:GestPWM_inst|counter[14]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; Gest_PWM:GestPWM_inst|counter[4]        ; Gest_PWM:GestPWM_inst|counter[4]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; Gest_PWM:GestPWM_inst|counter[12]       ; Gest_PWM:GestPWM_inst|counter[12]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; Gest_PWM:GestPWM_inst|counter[8]        ; Gest_PWM:GestPWM_inst|counter[8]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; Gest_PWM:GestPWM_inst|counter[10]       ; Gest_PWM:GestPWM_inst|counter[10]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; Gest_PWM:GestPWM_inst|counter[18]       ; Gest_PWM:GestPWM_inst|counter[18]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; Gest_PWM:GestPWM_inst|counter[25]       ; Gest_PWM:GestPWM_inst|counter[25]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; Gest_PWM:GestPWM_inst|counter[23]       ; Gest_PWM:GestPWM_inst|counter[23]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; Gest_PWM:GestPWM_inst|counter[20]       ; Gest_PWM:GestPWM_inst|counter[20]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; Gest_PWM:GestPWM_inst|counter[28]       ; Gest_PWM:GestPWM_inst|counter[28]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; Gest_PWM:GestPWM_inst|counter[30]       ; Gest_PWM:GestPWM_inst|counter[30]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; Gest_PWM:GestPWM_inst|counter[24]       ; Gest_PWM:GestPWM_inst|counter[24]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; Gest_PWM:GestPWM_inst|counter[26]       ; Gest_PWM:GestPWM_inst|counter[26]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.716      ;
; 0.554 ; Sig_1MHz:sig_1MHz_inst|tmp              ; Sig_1MHz:sig_1MHz_inst|tmp              ; Sig_1MHz:sig_1MHz_inst|tmp ; clk_50MHz   ; 0.000        ; 1.940      ; 2.848      ;
; 0.732 ; Gest_PWM:GestPWM_inst|counter[0]        ; Gest_PWM:GestPWM_inst|counter[1]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.068      ; 0.944      ;
; 0.735 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.934      ;
; 0.736 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.934      ;
; 0.736 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.935      ;
; 0.736 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.935      ;
; 0.736 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.937      ;
; 0.739 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.938      ;
; 0.740 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.940      ;
; 0.743 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.750 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.949      ;
; 0.750 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.054      ; 0.951      ;
; 0.753 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; Gest_PWM:GestPWM_inst|counter[13]       ; Gest_PWM:GestPWM_inst|counter[14]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; Gest_PWM:GestPWM_inst|counter[3]        ; Gest_PWM:GestPWM_inst|counter[4]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50MHz                  ; -2.365 ; -54.947       ;
; Sig_1MHz:sig_1MHz_inst|tmp ; -1.157 ; -22.515       ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; Sig_1MHz:sig_1MHz_inst|tmp ; 0.178 ; 0.000         ;
; clk_50MHz                  ; 0.285 ; 0.000         ;
+----------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk_50MHz                  ; -3.000 ; -87.307       ;
; Sig_1MHz:sig_1MHz_inst|tmp ; -1.000 ; -57.000       ;
+----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.365 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 3.315      ;
; -2.296 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 3.246      ;
; -2.246 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 3.196      ;
; -2.163 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 3.113      ;
; -2.048 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.998      ;
; -2.024 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.974      ;
; -1.960 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.910      ;
; -1.911 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.861      ;
; -1.892 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.842      ;
; -1.849 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.799      ;
; -1.848 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.798      ;
; -1.844 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.794      ;
; -1.841 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.791      ;
; -1.820 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.770      ;
; -1.780 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.730      ;
; -1.779 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.729      ;
; -1.776 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.726      ;
; -1.772 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.722      ;
; -1.753 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.703      ;
; -1.730 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.680      ;
; -1.729 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.679      ;
; -1.722 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.672      ;
; -1.708 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.658      ;
; -1.684 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.634      ;
; -1.647 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.597      ;
; -1.646 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.596      ;
; -1.640 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.590      ;
; -1.639 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.589      ;
; -1.619 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.570      ;
; -1.570 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.521      ;
; -1.548 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.499      ;
; -1.532 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.482      ;
; -1.531 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.481      ;
; -1.524 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.474      ;
; -1.508 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.458      ;
; -1.507 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.457      ;
; -1.503 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.454      ;
; -1.500 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.450      ;
; -1.459 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.410      ;
; -1.444 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.394      ;
; -1.443 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.393      ;
; -1.436 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.386      ;
; -1.414 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.365      ;
; -1.395 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.345      ;
; -1.394 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.344      ;
; -1.387 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.337      ;
; -1.376 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.326      ;
; -1.375 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.325      ;
; -1.368 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.318      ;
; -1.328 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.278      ;
; -1.327 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.277      ;
; -1.320 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.270      ;
; -1.304 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.254      ;
; -1.303 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.253      ;
; -1.296 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.246      ;
; -1.266 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.217      ;
; -1.260 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.210      ;
; -1.259 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.209      ;
; -1.255 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.206      ;
; -1.252 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.202      ;
; -1.237 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.187      ;
; -1.236 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.186      ;
; -1.229 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.179      ;
; -1.192 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.142      ;
; -1.191 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.141      ;
; -1.187 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.138      ;
; -1.184 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.134      ;
; -1.178 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.129      ;
; -1.168 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.118      ;
; -1.167 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.117      ;
; -1.160 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.110      ;
; -1.124 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.074      ;
; -1.123 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.073      ;
; -1.116 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 2.066      ;
; -1.106 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.057      ;
; -1.103 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.054      ;
; -1.102 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.053      ;
; -1.095 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.046      ;
; -1.061 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|tmp              ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.012      ;
; -1.054 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.005      ;
; -1.053 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.004      ;
; -1.046 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[0]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.997      ;
; -1.032 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.983      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[22]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[17]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[18]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[19]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[20]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[21]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[25]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[23]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[24]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[26]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[28]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[27]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[29]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[30]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[31]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[4]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.982      ;
; -1.029 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[3]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.037     ; 1.979      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sig_1MHz:sig_1MHz_inst|tmp'                                                                                                                                                                      ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.157 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 2.107      ;
; -1.156 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 2.106      ;
; -1.109 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 2.059      ;
; -1.108 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 2.058      ;
; -1.086 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 2.036      ;
; -1.085 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 2.035      ;
; -1.042 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.992      ;
; -1.041 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.991      ;
; -1.013 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.234     ; 1.766      ;
; -1.012 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.234     ; 1.765      ;
; -0.973 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.112      ;
; -0.970 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.109      ;
; -0.967 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.917      ;
; -0.966 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.916      ;
; -0.965 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.104      ;
; -0.965 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.234     ; 1.718      ;
; -0.964 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.234     ; 1.717      ;
; -0.935 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.885      ;
; -0.934 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.884      ;
; -0.925 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.064      ;
; -0.922 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.061      ;
; -0.917 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.056      ;
; -0.902 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.041      ;
; -0.899 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.038      ;
; -0.897 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.847      ;
; -0.896 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.846      ;
; -0.894 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 2.033      ;
; -0.858 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.997      ;
; -0.855 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.994      ;
; -0.854 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.804      ;
; -0.850 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.989      ;
; -0.829 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.771      ;
; -0.826 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.768      ;
; -0.821 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.763      ;
; -0.783 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.922      ;
; -0.781 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.723      ;
; -0.780 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.919      ;
; -0.778 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.720      ;
; -0.775 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.914      ;
; -0.774 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.913      ;
; -0.773 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.912      ;
; -0.773 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.715      ;
; -0.751 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.890      ;
; -0.748 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.887      ;
; -0.743 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.882      ;
; -0.726 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.865      ;
; -0.725 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.864      ;
; -0.713 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.852      ;
; -0.710 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.849      ;
; -0.706 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[11] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.454      ;
; -0.706 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[10] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.454      ;
; -0.706 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.454      ;
; -0.706 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.454      ;
; -0.706 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.454      ;
; -0.705 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.844      ;
; -0.703 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.842      ;
; -0.702 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.841      ;
; -0.671 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.810      ;
; -0.668 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.807      ;
; -0.663 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.802      ;
; -0.659 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.798      ;
; -0.658 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.797      ;
; -0.656 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.607      ;
; -0.656 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.607      ;
; -0.656 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.607      ;
; -0.656 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.607      ;
; -0.656 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.607      ;
; -0.656 ; ChipSelect:chipselect_inst|compt1[2]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.607      ;
; -0.652 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.603      ;
; -0.652 ; ChipSelect:chipselect_inst|compt1[3]                   ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.603      ;
; -0.630 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.572      ;
; -0.629 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[8]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.571      ;
; -0.610 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.234     ; 1.363      ;
; -0.609 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.234     ; 1.362      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.608 ; Sig_10Hz:sig_10Hz_inst|tmp                             ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.239     ; 1.356      ;
; -0.607 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.557      ;
; -0.606 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.556      ;
; -0.599 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.541      ;
; -0.598 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[9]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.045     ; 1.540      ;
; -0.584 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.723      ;
; -0.583 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.722      ;
; -0.563 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.513      ;
; -0.562 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10] ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[6]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.037     ; 1.512      ;
; -0.552 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.691      ;
; -0.551 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]  ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; 0.152      ; 1.690      ;
; -0.542 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.493      ;
; -0.542 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.493      ;
; -0.542 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.493      ;
; -0.542 ; ChipSelect:chipselect_inst|compt1[1]                   ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1.000        ; -0.036     ; 1.493      ;
+--------+--------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sig_1MHz:sig_1MHz_inst|tmp'                                                                                                                                                                        ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.178 ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_10Hz:sig_10Hz_inst|tmp                               ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; registre_decalage:registre_decalage_inst|counter[2]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; registre_decalage:registre_decalage_inst|counter[1]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt2[3]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt2[4]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[0]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; registre_decalage:registre_decalage_inst|data_out[9]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; registre_decalage:registre_decalage_inst|data_buffer[10] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.322      ;
; 0.206 ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[1]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.333      ;
; 0.267 ; registre_decalage:registre_decalage_inst|data_buffer[11] ; registre_decalage:registre_decalage_inst|data_out[11]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; registre_decalage:registre_decalage_inst|data_out[1]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; registre_decalage:registre_decalage_inst|data_buffer[10] ; registre_decalage:registre_decalage_inst|data_out[10]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; registre_decalage:registre_decalage_inst|data_out[8]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; registre_decalage:registre_decalage_inst|data_out[7]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; registre_decalage:registre_decalage_inst|data_buffer[10] ; registre_decalage:registre_decalage_inst|data_buffer[11] ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; registre_decalage:registre_decalage_inst|data_buffer[9]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; registre_decalage:registre_decalage_inst|data_buffer[8]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; registre_decalage:registre_decalage_inst|data_out[2]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; registre_decalage:registre_decalage_inst|data_buffer[0]  ; registre_decalage:registre_decalage_inst|data_out[0]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.400      ;
; 0.293 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.416      ;
; 0.305 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.312 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.434      ;
; 0.334 ; ChipSelect:chipselect_inst|compt2[3]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; registre_decalage:registre_decalage_inst|data_buffer[1]  ; registre_decalage:registre_decalage_inst|data_buffer[2]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.459      ;
; 0.354 ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; registre_decalage:registre_decalage_inst|data_buffer[7]  ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.474      ;
; 0.354 ; registre_decalage:registre_decalage_inst|data_buffer[6]  ; registre_decalage:registre_decalage_inst|data_out[6]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.474      ;
; 0.360 ; registre_decalage:registre_decalage_inst|data_buffer[3]  ; registre_decalage:registre_decalage_inst|data_out[3]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.481      ;
; 0.362 ; registre_decalage:registre_decalage_inst|data_buffer[4]  ; registre_decalage:registre_decalage_inst|data_out[4]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.482      ;
; 0.362 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.482      ;
; 0.363 ; registre_decalage:registre_decalage_inst|data_buffer[5]  ; registre_decalage:registre_decalage_inst|data_out[5]     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.483      ;
; 0.373 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.494      ;
; 0.400 ; ChipSelect:chipselect_inst|cs                            ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.520      ;
; 0.401 ; ChipSelect:chipselect_inst|cs                            ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.521      ;
; 0.419 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.539      ;
; 0.419 ; ChipSelect:chipselect_inst|compt1[1]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.539      ;
; 0.438 ; ChipSelect:chipselect_inst|compt2[1]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.558      ;
; 0.442 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.452 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; ChipSelect:chipselect_inst|compt1[3]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[12]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.577      ;
; 0.462 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; ChipSelect:chipselect_inst|compt1[2]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.582      ;
; 0.468 ; ChipSelect:chipselect_inst|compt1[2]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.588      ;
; 0.475 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[5]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.595      ;
; 0.483 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.603      ;
; 0.487 ; ChipSelect:chipselect_inst|compt1[5]                     ; ChipSelect:chipselect_inst|compt1[2]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; ChipSelect:chipselect_inst|compt2[2]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.609      ;
; 0.497 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[0]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.618      ;
; 0.500 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.621      ;
; 0.502 ; registre_decalage:registre_decalage_inst|counter[3]      ; registre_decalage:registre_decalage_inst|counter[1]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.623      ;
; 0.503 ; ChipSelect:chipselect_inst|compt1[0]                     ; ChipSelect:chipselect_inst|compt1[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.623      ;
; 0.505 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[11]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[1]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.625      ;
; 0.509 ; registre_decalage:registre_decalage_inst|counter[0]      ; registre_decalage:registre_decalage_inst|counter[3]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[7]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; registre_decalage:registre_decalage_inst|counter[1]      ; registre_decalage:registre_decalage_inst|counter[2]      ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.631      ;
; 0.518 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[4]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[0]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[3]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[14]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.233      ; 0.836      ;
; 0.519 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[15]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.233      ; 0.836      ;
; 0.519 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[2]    ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[5]    ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[10]   ; Sig_10Hz:sig_10Hz_inst|\gene_start_conv:count_conv[13]   ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.640      ;
; 0.524 ; ChipSelect:chipselect_inst|compt2[4]                     ; ChipSelect:chipselect_inst|cs                            ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; ChipSelect:chipselect_inst|compt1[4]                     ; ChipSelect:chipselect_inst|compt1[3]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; ChipSelect:chipselect_inst|compt2[0]                     ; ChipSelect:chipselect_inst|compt2[4]                     ; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 0.000        ; 0.036      ; 0.648      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                        ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.285 ; Gest_PWM:GestPWM_inst|counter[1]        ; Gest_PWM:GestPWM_inst|counter[1]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.044      ; 0.413      ;
; 0.290 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; Gest_PWM:GestPWM_inst|counter[0]        ; Gest_PWM:GestPWM_inst|counter[0]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.044      ; 0.425      ;
; 0.303 ; Gest_PWM:GestPWM_inst|counter[15]       ; Gest_PWM:GestPWM_inst|counter[15]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Gest_PWM:GestPWM_inst|counter[3]        ; Gest_PWM:GestPWM_inst|counter[3]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Gest_PWM:GestPWM_inst|counter[5]        ; Gest_PWM:GestPWM_inst|counter[5]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Gest_PWM:GestPWM_inst|counter[13]       ; Gest_PWM:GestPWM_inst|counter[13]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Gest_PWM:GestPWM_inst|counter[31]       ; Gest_PWM:GestPWM_inst|counter[31]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[11]       ; Gest_PWM:GestPWM_inst|counter[11]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[6]        ; Gest_PWM:GestPWM_inst|counter[6]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[7]        ; Gest_PWM:GestPWM_inst|counter[7]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[17]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[19]       ; Gest_PWM:GestPWM_inst|counter[19]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[21]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[27]       ; Gest_PWM:GestPWM_inst|counter[27]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Gest_PWM:GestPWM_inst|counter[29]       ; Gest_PWM:GestPWM_inst|counter[29]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[22]       ; Gest_PWM:GestPWM_inst|counter[22]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[2]        ; Gest_PWM:GestPWM_inst|counter[2]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[8]        ; Gest_PWM:GestPWM_inst|counter[8]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[9]        ; Gest_PWM:GestPWM_inst|counter[9]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[14]       ; Gest_PWM:GestPWM_inst|counter[14]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[25]       ; Gest_PWM:GestPWM_inst|counter[25]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Gest_PWM:GestPWM_inst|counter[23]       ; Gest_PWM:GestPWM_inst|counter[23]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[4]        ; Gest_PWM:GestPWM_inst|counter[4]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[10]       ; Gest_PWM:GestPWM_inst|counter[10]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[12]       ; Gest_PWM:GestPWM_inst|counter[12]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[18]       ; Gest_PWM:GestPWM_inst|counter[18]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[20]       ; Gest_PWM:GestPWM_inst|counter[20]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[24]       ; Gest_PWM:GestPWM_inst|counter[24]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Gest_PWM:GestPWM_inst|counter[30]       ; Gest_PWM:GestPWM_inst|counter[30]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Gest_PWM:GestPWM_inst|counter[26]       ; Gest_PWM:GestPWM_inst|counter[26]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Gest_PWM:GestPWM_inst|counter[28]       ; Gest_PWM:GestPWM_inst|counter[28]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.364 ; Sig_1MHz:sig_1MHz_inst|tmp              ; Sig_1MHz:sig_1MHz_inst|tmp              ; Sig_1MHz:sig_1MHz_inst|tmp ; clk_50MHz   ; 0.000        ; 1.155      ; 1.738      ;
; 0.440 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.560      ;
; 0.441 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[5]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[1]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[2]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; Gest_PWM:GestPWM_inst|counter[0]        ; Gest_PWM:GestPWM_inst|counter[1]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.044      ; 0.572      ;
; 0.450 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[7]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[14] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[15] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[9]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[12] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[13] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[30] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[31] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[10] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[11] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[18] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[19] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[16] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[17] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[22] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[23] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[26] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[27] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[28] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[29] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[20] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[21] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[24] ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[25] ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Gest_PWM:GestPWM_inst|counter[5]        ; Gest_PWM:GestPWM_inst|counter[6]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Gest_PWM:GestPWM_inst|counter[13]       ; Gest_PWM:GestPWM_inst|counter[14]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Gest_PWM:GestPWM_inst|counter[3]        ; Gest_PWM:GestPWM_inst|counter[4]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[6]  ; Sig_1MHz:sig_1MHz_inst|\gene_1M:cnt[8]  ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[21]       ; Gest_PWM:GestPWM_inst|counter[22]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[7]        ; Gest_PWM:GestPWM_inst|counter[8]        ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[11]       ; Gest_PWM:GestPWM_inst|counter[12]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[17]       ; Gest_PWM:GestPWM_inst|counter[18]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[19]       ; Gest_PWM:GestPWM_inst|counter[20]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[29]       ; Gest_PWM:GestPWM_inst|counter[30]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Gest_PWM:GestPWM_inst|counter[27]       ; Gest_PWM:GestPWM_inst|counter[28]       ; clk_50MHz                  ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+-----------------------------+----------+-------+----------+---------+---------------------+
; Clock                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack            ; -4.985   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  Sig_1MHz:sig_1MHz_inst|tmp ; -2.913   ; 0.178 ; N/A      ; N/A     ; -1.000              ;
;  clk_50MHz                  ; -4.985   ; 0.285 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS             ; -228.111 ; 0.0   ; 0.0      ; 0.0     ; -144.307            ;
;  Sig_1MHz:sig_1MHz_inst|tmp ; -79.174  ; 0.000 ; N/A      ; N/A     ; -57.000             ;
;  clk_50MHz                  ; -148.937 ; 0.000 ; N/A      ; N/A     ; -87.307             ;
+-----------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_1M        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; start_conv    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_pwm       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sens_out      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fin_course_g  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fin_course_d  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enable                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sens                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; raz_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50MHz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1M        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; start_conv    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; data_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; out_pwm       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sens_out      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; fin_course_g  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; fin_course_d  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1M        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; start_conv    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; data_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; out_pwm       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sens_out      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; fin_course_g  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; fin_course_d  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1M        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; start_conv    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; data_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; out_pwm       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sens_out      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fin_course_g  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; fin_course_d  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk_50MHz                  ; clk_50MHz                  ; 4094     ; 0        ; 0        ; 0        ;
; Sig_1MHz:sig_1MHz_inst|tmp ; clk_50MHz                  ; 1        ; 1        ; 0        ; 0        ;
; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1426     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk_50MHz                  ; clk_50MHz                  ; 4094     ; 0        ; 0        ; 0        ;
; Sig_1MHz:sig_1MHz_inst|tmp ; clk_50MHz                  ; 1        ; 1        ; 0        ; 0        ;
; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; 1426     ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 127   ; 127  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------+
; Clock Status Summary                                                         ;
+----------------------------+----------------------------+------+-------------+
; Target                     ; Clock                      ; Type ; Status      ;
+----------------------------+----------------------------+------+-------------+
; Sig_1MHz:sig_1MHz_inst|tmp ; Sig_1MHz:sig_1MHz_inst|tmp ; Base ; Constrained ;
; clk_50MHz                  ; clk_50MHz                  ; Base ; Constrained ;
+----------------------------+----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; raz_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sens       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; clk_1M       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cs           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fin_course_d ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fin_course_g ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_pwm      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sens_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; raz_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sens       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; clk_1M       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cs           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fin_course_d ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; fin_course_g ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_pwm      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sens_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 09 08:47:22 2024
Info: Command: quartus_sta verin -c verin
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'verin.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50MHz clk_50MHz
    Info (332105): create_clock -period 1.000 -name Sig_1MHz:sig_1MHz_inst|tmp Sig_1MHz:sig_1MHz_inst|tmp
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.985            -148.937 clk_50MHz 
    Info (332119):    -2.913             -79.174 Sig_1MHz:sig_1MHz_inst|tmp 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 Sig_1MHz:sig_1MHz_inst|tmp 
    Info (332119):     0.534               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.000 clk_50MHz 
    Info (332119):    -1.000             -57.000 Sig_1MHz:sig_1MHz_inst|tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.333            -126.966 clk_50MHz 
    Info (332119):    -2.513             -65.112 Sig_1MHz:sig_1MHz_inst|tmp 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 Sig_1MHz:sig_1MHz_inst|tmp 
    Info (332119):     0.481               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.000 clk_50MHz 
    Info (332119):    -1.000             -57.000 Sig_1MHz:sig_1MHz_inst|tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.365             -54.947 clk_50MHz 
    Info (332119):    -1.157             -22.515 Sig_1MHz:sig_1MHz_inst|tmp 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 Sig_1MHz:sig_1MHz_inst|tmp 
    Info (332119):     0.285               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.307 clk_50MHz 
    Info (332119):    -1.000             -57.000 Sig_1MHz:sig_1MHz_inst|tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Mon Dec 09 08:47:24 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


