

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Mon Mar 31 13:44:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    795|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     429|    244|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     853|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1282|   1325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_32ns_62s_62_5_1_U1  |mul_32ns_62s_62_5_1  |        0|   5|  429|  244|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   5|  429|  244|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1027_1_fu_482_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln1027_2_fu_289_p2              |         +|   0|  0|   71|          64|           1|
    |add_ln1027_3_fu_261_p2              |         +|   0|  0|  103|          96|           1|
    |add_ln1027_fu_470_p2                |         +|   0|  0|   69|          62|          62|
    |add_ln47_1_fu_465_p2                |         +|   0|  0|   12|          12|          12|
    |add_ln47_fu_411_p2                  |         +|   0|  0|   43|          36|          36|
    |add_ln840_1_fu_270_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_2_fu_375_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_fu_437_p2                 |         +|   0|  0|   12|          12|           1|
    |sub_ln47_1_fu_460_p2                |         -|   0|  0|   12|          12|          12|
    |sub_ln47_fu_352_p2                  |         -|   0|  0|   42|          35|          35|
    |and_ln1027_fu_431_p2                |       and|   0|  0|    2|           1|           1|
    |ap_block_state16_pp0_stage0_iter15  |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_io                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op109_readreq_state9   |       and|   0|  0|    2|           1|           1|
    |icmp_ln1027_4_fu_256_p2             |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln1027_5_fu_276_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1027_fu_251_p2               |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |or_ln1027_1_fu_333_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_2_fu_381_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_3_fu_387_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_fu_321_p2                 |        or|   0|  0|    2|           1|           1|
    |select_ln1027_1_fu_281_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_3_fu_370_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln1027_4_fu_392_p3           |    select|   0|  0|   12|           1|           1|
    |select_ln1027_5_fu_399_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_7_fu_295_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln1027_fu_326_p3             |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_425_p2                |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  795|         666|         499|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_01_phi_fu_205_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_193_p4   |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_V_1                 |   9|          2|   12|         24|
    |cx_V_fu_98                              |   9|          2|   12|         24|
    |cy_V_fu_102                             |   9|          2|   32|         64|
    |first_iter_0_reg_189                    |   9|          2|    1|          2|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |iChannel_V_fu_110                       |   9|          2|   32|         64|
    |indvar_flatten29_fu_114                 |   9|          2|   96|        192|
    |indvar_flatten_fu_106                   |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  256|        512|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln47_1_reg_651                 |  12|   0|   12|          0|
    |and_ln1027_reg_646                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |coeff_cache_addr_reg_666           |  12|   0|   12|          0|
    |cx_V_1_reg_592                     |  12|   0|   12|          0|
    |cx_V_fu_98                         |  12|   0|   12|          0|
    |cy_V_fu_102                        |  32|   0|   32|          0|
    |first_iter_01_reg_200              |   1|   0|    1|          0|
    |first_iter_0_reg_189               |   1|   0|    1|          0|
    |gmem_addr_2_read_reg_681           |  32|   0|   32|          0|
    |iChannel_V_fu_110                  |  32|   0|   32|          0|
    |icmp_ln1027_4_reg_602              |   1|   0|    1|          0|
    |icmp_ln1027_5_reg_606              |   1|   0|    1|          0|
    |icmp_ln1027_reg_597                |   1|   0|    1|          0|
    |indvar_flatten29_fu_114            |  96|   0|   96|          0|
    |indvar_flatten_fu_106              |  64|   0|   64|          0|
    |mul_ln1027_reg_656                 |  62|   0|   62|          0|
    |or_ln1027_2_reg_627                |   1|   0|    1|          0|
    |select_ln1027_1_reg_615            |  32|   0|   32|          0|
    |select_ln1027_4_reg_631            |  12|   0|   12|          0|
    |sext_ln44_mid2_v_reg_661           |  62|   0|   62|          0|
    |trunc_ln47_1_reg_641               |  10|   0|   10|          0|
    |trunc_ln47_reg_636                 |  12|   0|   12|          0|
    |add_ln47_1_reg_651                 |  64|  32|   12|          0|
    |and_ln1027_reg_646                 |  64|  32|    1|          0|
    |coeff_cache_addr_reg_666           |  64|  32|   12|          0|
    |icmp_ln1027_4_reg_602              |  64|  32|    1|          0|
    |or_ln1027_2_reg_627                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 853| 160|  560|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|convWidth             |   in|   32|     ap_none|                           convWidth|        scalar|
|mul_ln17_1            |   in|   96|     ap_none|                          mul_ln17_1|        scalar|
|empty                 |   in|   32|     ap_none|                               empty|        scalar|
|mul_ln17              |   in|   64|     ap_none|                            mul_ln17|        scalar|
|mul_ln38              |   in|   62|     ap_none|                            mul_ln38|        scalar|
|mul_ln39_3            |   in|   62|     ap_none|                          mul_ln39_3|        scalar|
|coeffs                |   in|   64|     ap_none|                              coeffs|        scalar|
|icmp_ln1027_1         |   in|    1|     ap_none|                       icmp_ln1027_1|        scalar|
|coeff_cache_address0  |  out|   12|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0       |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_we0       |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_d0        |  out|   32|   ap_memory|                         coeff_cache|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cx_V = alloca i32 1"   --->   Operation 19 'alloca' 'cx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cy_V = alloca i32 1"   --->   Operation 20 'alloca' 'cy_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%iChannel_V = alloca i32 1"   --->   Operation 22 'alloca' 'iChannel_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_8, void @empty_21, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%icmp_ln1027_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_1"   --->   Operation 25 'read' 'icmp_ln1027_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeffs"   --->   Operation 26 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln39_3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln39_3"   --->   Operation 27 'read' 'mul_ln39_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln38_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln38"   --->   Operation 28 'read' 'mul_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln17"   --->   Operation 29 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 30 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln17_1"   --->   Operation 31 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 32 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten29"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel_V"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy_V"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %cx_V"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cx_V_1 = load i12 %cx_V"   --->   Operation 39 'load' 'cx_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten"   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i96 %indvar_flatten29"   --->   Operation 41 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cx_V_cast = zext i12 %cx_V_1"   --->   Operation 42 'zext' 'cx_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %cx_V_cast, i32 %convWidth_read"   --->   Operation 43 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (3.12ns)   --->   "%icmp_ln1027_4 = icmp_eq  i96 %indvar_flatten29_load, i96 %mul_ln17_1_read"   --->   Operation 44 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (4.43ns)   --->   "%add_ln1027_3 = add i96 %indvar_flatten29_load, i96 1"   --->   Operation 45 'add' 'add_ln1027_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_4, void %for.inc38.loopexit, void %VITIS_LOOP_56_5.loopexit.exitStub"   --->   Operation 46 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%iChannel_V_load = load i32 %iChannel_V"   --->   Operation 47 'load' 'iChannel_V_load' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln840_1 = add i32 %iChannel_V_load, i32 1"   --->   Operation 48 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.77ns)   --->   "%icmp_ln1027_5 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln17_read"   --->   Operation 49 'icmp' 'icmp_ln1027_5' <Predicate = (!icmp_ln1027_4)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_5, i32 %add_ln840_1, i32 %iChannel_V_load"   --->   Operation 50 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln1027_2 = add i64 %indvar_flatten_load, i64 1"   --->   Operation 51 'add' 'add_ln1027_2' <Predicate = (!icmp_ln1027_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.48ns)   --->   "%select_ln1027_7 = select i1 %icmp_ln1027_5, i64 1, i64 %add_ln1027_2"   --->   Operation 52 'select' 'select_ln1027_7' <Predicate = (!icmp_ln1027_4)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln45 = store i96 %add_ln1027_3, i96 %indvar_flatten29" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 53 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln1027_1, i32 %iChannel_V" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 54 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln45 = store i64 %select_ln1027_7, i64 %indvar_flatten" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 55 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 56 'br' 'br_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.85>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 %and_ln1027, void %for.inc.split"   --->   Operation 57 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 58 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%cy_V_load = load i32 %cy_V"   --->   Operation 61 'load' 'cy_V_load' <Predicate = (!icmp_ln1027_4 & !icmp_ln1027_5)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln1027)   --->   "%or_ln1027 = or i1 %icmp_ln1027_5, i1 %first_iter_0"   --->   Operation 62 'or' 'or_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_5, i32 0, i32 %cy_V_load"   --->   Operation 63 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln1027_2)   --->   "%or_ln1027_1 = or i1 %icmp_ln1027_5, i1 %first_iter_01"   --->   Operation 64 'or' 'or_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %select_ln1027_1" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 65 'zext' 'zext_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln1027_1, i2 0" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i34 %tmp_3" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 67 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.63ns)   --->   "%sub_ln47 = sub i35 %zext_ln47_1, i35 %zext_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 68 'sub' 'sub_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1027_1 = sext i35 %sub_ln47"   --->   Operation 69 'sext' 'sext_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_1"   --->   Operation 70 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 71 [5/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 71 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.99ns)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_5, i1 %icmp_ln1027_1_read, i1 %icmp_ln1027"   --->   Operation 72 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln840_2 = add i32 %select_ln1027, i32 1"   --->   Operation 73 'add' 'add_ln840_2' <Predicate = (!icmp_ln1027_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1027_2 = or i1 %select_ln1027_3, i1 %or_ln1027_1"   --->   Operation 74 'or' 'or_ln1027_2' <Predicate = (!icmp_ln1027_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_4)   --->   "%or_ln1027_3 = or i1 %select_ln1027_3, i1 %icmp_ln1027_5"   --->   Operation 75 'or' 'or_ln1027_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1027_4 = select i1 %or_ln1027_3, i12 0, i12 %cx_V_1"   --->   Operation 76 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027_4)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln1027_5 = select i1 %select_ln1027_3, i32 %add_ln840_2, i32 %select_ln1027"   --->   Operation 77 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i32 %select_ln1027_5" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 78 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.67ns)   --->   "%add_ln47 = add i36 %sext_ln1027_1, i36 %zext_ln47_2" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 79 'add' 'add_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i36 %add_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 80 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i36 %add_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 81 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln1027)   --->   "%xor_ln1027 = xor i1 %select_ln1027_3, i1 1"   --->   Operation 82 'xor' 'xor_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1027 = and i1 %or_ln1027, i1 %xor_ln1027"   --->   Operation 83 'and' 'and_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %or_ln1027_2, void %for.inc.split, void %new.body.VITIS_LOOP_45_4" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 84 'br' 'br_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %and_ln1027, void %for.first.iter.for.inc, void %for.first.iter.VITIS_LOOP_45_4" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 85 'br' 'br_ln44' <Predicate = (!icmp_ln1027_4 & or_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.split" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 86 'br' 'br_ln45' <Predicate = (!icmp_ln1027_4 & or_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.54ns)   --->   "%add_ln840 = add i12 %select_ln1027_4, i12 1"   --->   Operation 87 'add' 'add_ln840' <Predicate = (!icmp_ln1027_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %select_ln1027_5, i32 %cy_V" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 88 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln45 = store i12 %add_ln840, i12 %cx_V" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 89 'store' 'store_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.85>
ST_4 : Operation 90 [4/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 90 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln47_1, i2 0" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 91 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47_1 = sub i12 %p_shl, i12 %trunc_ln47" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 92 'sub' 'sub_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i12 %sub_ln47_1, i12 %select_ln1027_4" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 93 'add' 'add_ln47_1' <Predicate = (!icmp_ln1027_4)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.85>
ST_5 : Operation 94 [3/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 94 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.85>
ST_6 : Operation 95 [2/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 95 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 96 [1/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %zext_ln1027, i62 %mul_ln38_read"   --->   Operation 96 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 97 [1/1] (3.46ns)   --->   "%add_ln1027 = add i62 %mul_ln1027, i62 %mul_ln39_3_read"   --->   Operation 97 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln44_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln1027, i2 0"   --->   Operation 98 'bitconcatenate' 'sext_ln44_mid2_v_v_v_v' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%add_ln1027_1 = add i64 %sext_ln44_mid2_v_v_v_v, i64 %coeffs_read"   --->   Operation 99 'add' 'add_ln1027_1' <Predicate = (!icmp_ln1027_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln44_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_1, i32 2, i32 63"   --->   Operation 100 'partselect' 'sext_ln44_mid2_v' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %sext_ln44_mid2_v"   --->   Operation 102 'sext' 'sext_ln1027' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i12 %add_ln47_1" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 106 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln47_3" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 107 'getelementptr' 'coeff_cache_addr' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1027" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 108 'getelementptr' 'gmem_addr' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 0.00>
ST_9 : Operation 109 [7/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 109 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln1027" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 110 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [6/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 111 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 112 [5/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 112 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 113 [4/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 113 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 114 [3/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 114 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 115 [2/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 115 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 116 [1/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %tmp" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 116 'readreq' 'empty_46' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.first.iter.for.inc" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 117 'br' 'br_ln44' <Predicate = (or_ln1027_2 & and_ln1027)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:48]   --->   Operation 118 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln1027_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_4)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Optimized/conv2d.cpp:45]   --->   Operation 119 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln1027_4)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %gmem_addr_2_read, i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:47]   --->   Operation 120 'store' 'store_ln47' <Predicate = (!icmp_ln1027_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln39_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1027_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cx_V                   (alloca        ) [ 011100000000000000]
cy_V                   (alloca        ) [ 011100000000000000]
indvar_flatten         (alloca        ) [ 011000000000000000]
iChannel_V             (alloca        ) [ 011000000000000000]
indvar_flatten29       (alloca        ) [ 011000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000]
icmp_ln1027_1_read     (read          ) [ 011100000000000000]
coeffs_read            (read          ) [ 011111111000000000]
mul_ln39_3_read        (read          ) [ 011111111000000000]
mul_ln38_read          (read          ) [ 011111110000000000]
mul_ln17_read          (read          ) [ 011000000000000000]
tmp                    (read          ) [ 011111111111111100]
mul_ln17_1_read        (read          ) [ 011000000000000000]
convWidth_read         (read          ) [ 011000000000000000]
store_ln0              (store         ) [ 000000000000000000]
store_ln0              (store         ) [ 000000000000000000]
store_ln0              (store         ) [ 000000000000000000]
store_ln0              (store         ) [ 000000000000000000]
store_ln0              (store         ) [ 000000000000000000]
br_ln0                 (br            ) [ 011100000000000000]
cx_V_1                 (load          ) [ 010100000000000000]
indvar_flatten_load    (load          ) [ 000000000000000000]
indvar_flatten29_load  (load          ) [ 000000000000000000]
cx_V_cast              (zext          ) [ 000000000000000000]
icmp_ln1027            (icmp          ) [ 010100000000000000]
icmp_ln1027_4          (icmp          ) [ 011111111111111111]
add_ln1027_3           (add           ) [ 000000000000000000]
br_ln1027              (br            ) [ 000000000000000000]
iChannel_V_load        (load          ) [ 000000000000000000]
add_ln840_1            (add           ) [ 000000000000000000]
icmp_ln1027_5          (icmp          ) [ 010100000000000000]
select_ln1027_1        (select        ) [ 010100000000000000]
add_ln1027_2           (add           ) [ 000000000000000000]
select_ln1027_7        (select        ) [ 000000000000000000]
store_ln45             (store         ) [ 000000000000000000]
store_ln45             (store         ) [ 000000000000000000]
store_ln45             (store         ) [ 000000000000000000]
br_ln45                (br            ) [ 011100000000000000]
first_iter_0           (phi           ) [ 010100000000000000]
first_iter_01          (phi           ) [ 010100000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000]
cy_V_load              (load          ) [ 000000000000000000]
or_ln1027              (or            ) [ 000000000000000000]
select_ln1027          (select        ) [ 000000000000000000]
or_ln1027_1            (or            ) [ 000000000000000000]
zext_ln47              (zext          ) [ 000000000000000000]
tmp_3                  (bitconcatenate) [ 000000000000000000]
zext_ln47_1            (zext          ) [ 000000000000000000]
sub_ln47               (sub           ) [ 000000000000000000]
sext_ln1027_1          (sext          ) [ 000000000000000000]
zext_ln1027            (zext          ) [ 010011110000000000]
select_ln1027_3        (select        ) [ 000000000000000000]
add_ln840_2            (add           ) [ 000000000000000000]
or_ln1027_2            (or            ) [ 010111111111111100]
or_ln1027_3            (or            ) [ 000000000000000000]
select_ln1027_4        (select        ) [ 010010000000000000]
select_ln1027_5        (select        ) [ 000000000000000000]
zext_ln47_2            (zext          ) [ 000000000000000000]
add_ln47               (add           ) [ 000000000000000000]
trunc_ln47             (trunc         ) [ 010010000000000000]
trunc_ln47_1           (trunc         ) [ 010010000000000000]
xor_ln1027             (xor           ) [ 000000000000000000]
and_ln1027             (and           ) [ 011111111111111100]
br_ln45                (br            ) [ 000000000000000000]
br_ln44                (br            ) [ 000000000000000000]
br_ln45                (br            ) [ 000000000000000000]
add_ln840              (add           ) [ 000000000000000000]
store_ln45             (store         ) [ 000000000000000000]
store_ln45             (store         ) [ 000000000000000000]
p_shl                  (bitconcatenate) [ 000000000000000000]
sub_ln47_1             (sub           ) [ 000000000000000000]
add_ln47_1             (add           ) [ 010001111100000000]
mul_ln1027             (mul           ) [ 010000001000000000]
add_ln1027             (add           ) [ 000000000000000000]
sext_ln44_mid2_v_v_v_v (bitconcatenate) [ 000000000000000000]
add_ln1027_1           (add           ) [ 000000000000000000]
sext_ln44_mid2_v       (partselect    ) [ 010000000100000000]
specloopname_ln0       (specloopname  ) [ 000000000000000000]
sext_ln1027            (sext          ) [ 000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000]
specloopname_ln0       (specloopname  ) [ 000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 000000000000000000]
zext_ln47_3            (zext          ) [ 000000000000000000]
coeff_cache_addr       (getelementptr ) [ 010000000011111111]
gmem_addr              (getelementptr ) [ 010000000011111100]
gmem_addr_2            (getelementptr ) [ 010000000011111110]
empty_46               (readreq       ) [ 000000000000000000]
br_ln44                (br            ) [ 000000000000000000]
gmem_addr_2_read       (read          ) [ 010000000000000001]
specloopname_ln45      (specloopname  ) [ 000000000000000000]
store_ln47             (store         ) [ 000000000000000000]
ret_ln0                (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="convWidth">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln17_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln38">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul_ln39_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coeffs">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="icmp_ln1027_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coeff_cache">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_cache"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_3_VITIS_LOOP_45_4_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="cx_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cx_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cy_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="iChannel_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten29_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln1027_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1027_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="coeffs_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mul_ln39_3_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="62" slack="0"/>
<pin id="132" dir="0" index="1" bw="62" slack="0"/>
<pin id="133" dir="1" index="2" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln39_3_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln38_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="62" slack="0"/>
<pin id="138" dir="0" index="1" bw="62" slack="0"/>
<pin id="139" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln38_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln17_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln17_1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="96" slack="0"/>
<pin id="156" dir="0" index="1" bw="96" slack="0"/>
<pin id="157" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln17_1_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="convWidth_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="8"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_46/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gmem_addr_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="7"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/16 "/>
</bind>
</comp>

<comp id="177" class="1004" name="coeff_cache_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_cache_addr/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln47_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="8"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/17 "/>
</bind>
</comp>

<comp id="189" class="1005" name="first_iter_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="2"/>
<pin id="191" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="first_iter_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="2"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="first_iter_01_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_01 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="first_iter_01_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="2"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_01/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="96" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="cx_V_1_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="1"/>
<pin id="240" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cx_V_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten29_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="96" slack="1"/>
<pin id="246" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="cx_V_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cx_V_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln1027_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln1027_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="96" slack="0"/>
<pin id="258" dir="0" index="1" bw="96" slack="1"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_4/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln1027_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="96" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="iChannel_V_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel_V_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln840_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln1027_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_5/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln1027_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln1027_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln1027_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="64" slack="0"/>
<pin id="299" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_7/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln45_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="96" slack="0"/>
<pin id="305" dir="0" index="1" bw="96" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln45_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln45_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cy_V_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy_V_load/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln1027_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln1027_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln1027_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln47_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="34" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln47_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="34" slack="0"/>
<pin id="350" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln47_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="34" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln1027_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="35" slack="0"/>
<pin id="360" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027_1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1027_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="62" slack="2"/>
<pin id="368" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln1027_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="1" slack="2"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_3/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln840_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln1027_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="or_ln1027_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027_3/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln1027_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="0" index="2" bw="12" slack="1"/>
<pin id="396" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln1027_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_5/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln47_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln47_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="35" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln47_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="36" slack="0"/>
<pin id="419" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln47_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="36" slack="0"/>
<pin id="423" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln1027_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln1027_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1027/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln840_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln45_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln45_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="2"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln47_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="1"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47_1/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln47_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="0"/>
<pin id="467" dir="0" index="1" bw="12" slack="1"/>
<pin id="468" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln1027_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="62" slack="1"/>
<pin id="472" dir="0" index="1" bw="62" slack="7"/>
<pin id="473" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln44_mid2_v_v_v_v_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="62" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln44_mid2_v_v_v_v/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln1027_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="7"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln44_mid2_v_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="0" index="2" bw="3" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln44_mid2_v/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln1027_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="62" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln47_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="5"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="gmem_addr_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="gmem_addr_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/9 "/>
</bind>
</comp>

<comp id="517" class="1005" name="cx_V_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="0"/>
<pin id="519" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="cx_V "/>
</bind>
</comp>

<comp id="524" class="1005" name="cy_V_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="indvar_flatten_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="538" class="1005" name="iChannel_V_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel_V "/>
</bind>
</comp>

<comp id="545" class="1005" name="indvar_flatten29_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="96" slack="0"/>
<pin id="547" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln1027_1_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="2"/>
<pin id="554" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="coeffs_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="7"/>
<pin id="559" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="mul_ln39_3_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="62" slack="7"/>
<pin id="564" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln39_3_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="mul_ln38_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="62" slack="2"/>
<pin id="569" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln38_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="mul_ln17_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="8"/>
<pin id="579" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="582" class="1005" name="mul_ln17_1_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="96" slack="1"/>
<pin id="584" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_1_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="convWidth_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="cx_V_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="12" slack="1"/>
<pin id="594" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cx_V_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln1027_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln1027_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027_4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln1027_5_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_5 "/>
</bind>
</comp>

<comp id="615" class="1005" name="select_ln1027_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln1027_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="62" slack="1"/>
<pin id="624" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027 "/>
</bind>
</comp>

<comp id="627" class="1005" name="or_ln1027_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="6"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1027_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="select_ln1027_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="1"/>
<pin id="633" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_4 "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln47_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="1"/>
<pin id="638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="641" class="1005" name="trunc_ln47_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="1"/>
<pin id="643" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln47_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="and_ln1027_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="and_ln1027 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln47_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="5"/>
<pin id="653" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="mul_ln1027_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="62" slack="1"/>
<pin id="658" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sext_ln44_mid2_v_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="62" slack="1"/>
<pin id="663" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44_mid2_v "/>
</bind>
</comp>

<comp id="666" class="1005" name="coeff_cache_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="8"/>
<pin id="668" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="coeff_cache_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="gmem_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="gmem_addr_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="7"/>
<pin id="678" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="gmem_addr_2_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="94" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="244" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="244" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="241" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="267" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="241" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="276" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="261" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="281" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="295" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="193" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="318" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="205" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="338" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="379"><net_src comp="326" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="370" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="333" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="370" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="54" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="370" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="375" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="326" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="358" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="411" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="370" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="321" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="392" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="399" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="437" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="479"><net_src comp="78" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="508"><net_src comp="0" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="504" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="515"><net_src comp="0" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="497" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="98" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="527"><net_src comp="102" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="534"><net_src comp="106" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="541"><net_src comp="110" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="548"><net_src comp="114" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="555"><net_src comp="118" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="560"><net_src comp="124" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="565"><net_src comp="130" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="570"><net_src comp="136" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="575"><net_src comp="142" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="580"><net_src comp="148" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="585"><net_src comp="154" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="590"><net_src comp="160" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="595"><net_src comp="238" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="600"><net_src comp="251" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="605"><net_src comp="256" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="276" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="618"><net_src comp="281" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="625"><net_src comp="362" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="630"><net_src comp="381" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="392" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="639"><net_src comp="417" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="644"><net_src comp="421" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="649"><net_src comp="431" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="654"><net_src comp="465" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="659"><net_src comp="365" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="664"><net_src comp="487" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="669"><net_src comp="177" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="674"><net_src comp="504" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="679"><net_src comp="511" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="684"><net_src comp="172" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: coeff_cache | {17 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : gmem | {9 10 11 12 13 14 15 16 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : convWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln17_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : empty | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln17 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln38 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : mul_ln39_3 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : coeffs | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_45_4 : icmp_ln1027_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		cx_V_cast : 1
		icmp_ln1027 : 2
		icmp_ln1027_4 : 1
		add_ln1027_3 : 1
		br_ln1027 : 2
		add_ln840_1 : 1
		icmp_ln1027_5 : 1
		select_ln1027_1 : 2
		add_ln1027_2 : 1
		select_ln1027_7 : 2
		store_ln45 : 2
		store_ln45 : 3
		store_ln45 : 3
	State 3
		or_ln1027 : 1
		select_ln1027 : 1
		or_ln1027_1 : 1
		zext_ln47_1 : 1
		sub_ln47 : 2
		sext_ln1027_1 : 3
		mul_ln1027 : 1
		add_ln840_2 : 2
		or_ln1027_2 : 1
		or_ln1027_3 : 1
		select_ln1027_4 : 1
		select_ln1027_5 : 3
		zext_ln47_2 : 4
		add_ln47 : 5
		trunc_ln47 : 6
		trunc_ln47_1 : 6
		xor_ln1027 : 1
		and_ln1027 : 1
		br_ln45 : 1
		br_ln44 : 1
		add_ln840 : 2
		store_ln45 : 4
		store_ln45 : 3
	State 4
		sub_ln47_1 : 1
		add_ln47_1 : 2
	State 5
	State 6
	State 7
	State 8
		sext_ln44_mid2_v_v_v_v : 1
		add_ln1027_1 : 2
		sext_ln44_mid2_v : 3
	State 9
		coeff_cache_addr : 1
		gmem_addr : 1
		empty_46 : 2
		gmem_addr_2 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_365           |    5    |   429   |   244   |
|----------|--------------------------------|---------|---------|---------|
|          |       add_ln1027_3_fu_261      |    0    |    0    |   103   |
|          |       add_ln840_1_fu_270       |    0    |    0    |    39   |
|          |       add_ln1027_2_fu_289      |    0    |    0    |    71   |
|          |       add_ln840_2_fu_375       |    0    |    0    |    39   |
|    add   |         add_ln47_fu_411        |    0    |    0    |    42   |
|          |        add_ln840_fu_437        |    0    |    0    |    12   |
|          |        add_ln47_1_fu_465       |    0    |    0    |    12   |
|          |        add_ln1027_fu_470       |    0    |    0    |    69   |
|          |       add_ln1027_1_fu_482      |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|
|          |     select_ln1027_1_fu_281     |    0    |    0    |    32   |
|          |     select_ln1027_7_fu_295     |    0    |    0    |    64   |
|  select  |      select_ln1027_fu_326      |    0    |    0    |    32   |
|          |     select_ln1027_3_fu_370     |    0    |    0    |    2    |
|          |     select_ln1027_4_fu_392     |    0    |    0    |    12   |
|          |     select_ln1027_5_fu_399     |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |       icmp_ln1027_fu_251       |    0    |    0    |    18   |
|   icmp   |      icmp_ln1027_4_fu_256      |    0    |    0    |    39   |
|          |      icmp_ln1027_5_fu_276      |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |         sub_ln47_fu_352        |    0    |    0    |    41   |
|          |        sub_ln47_1_fu_460       |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |        or_ln1027_fu_321        |    0    |    0    |    2    |
|    or    |       or_ln1027_1_fu_333       |    0    |    0    |    2    |
|          |       or_ln1027_2_fu_381       |    0    |    0    |    2    |
|          |       or_ln1027_3_fu_387       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln1027_fu_425       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln1027_fu_431       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          | icmp_ln1027_1_read_read_fu_118 |    0    |    0    |    0    |
|          |     coeffs_read_read_fu_124    |    0    |    0    |    0    |
|          |   mul_ln39_3_read_read_fu_130  |    0    |    0    |    0    |
|          |    mul_ln38_read_read_fu_136   |    0    |    0    |    0    |
|   read   |    mul_ln17_read_read_fu_142   |    0    |    0    |    0    |
|          |         tmp_read_fu_148        |    0    |    0    |    0    |
|          |   mul_ln17_1_read_read_fu_154  |    0    |    0    |    0    |
|          |   convWidth_read_read_fu_160   |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_172  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_166       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        cx_V_cast_fu_247        |    0    |    0    |    0    |
|          |        zext_ln47_fu_338        |    0    |    0    |    0    |
|   zext   |       zext_ln47_1_fu_348       |    0    |    0    |    0    |
|          |       zext_ln1027_fu_362       |    0    |    0    |    0    |
|          |       zext_ln47_2_fu_407       |    0    |    0    |    0    |
|          |       zext_ln47_3_fu_500       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_3_fu_341          |    0    |    0    |    0    |
|bitconcatenate|          p_shl_fu_453          |    0    |    0    |    0    |
|          |  sext_ln44_mid2_v_v_v_v_fu_474 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |      sext_ln1027_1_fu_358      |    0    |    0    |    0    |
|          |       sext_ln1027_fu_497       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln47_fu_417       |    0    |    0    |    0    |
|          |       trunc_ln47_1_fu_421      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|     sext_ln44_mid2_v_fu_487    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   429   |   1027  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln47_1_reg_651    |   12   |
|    and_ln1027_reg_646    |    1   |
| coeff_cache_addr_reg_666 |   12   |
|    coeffs_read_reg_557   |   64   |
|  convWidth_read_reg_587  |   32   |
|      cx_V_1_reg_592      |   12   |
|       cx_V_reg_517       |   12   |
|       cy_V_reg_524       |   32   |
|   first_iter_01_reg_200  |    1   |
|   first_iter_0_reg_189   |    1   |
| gmem_addr_2_read_reg_681 |   32   |
|    gmem_addr_2_reg_676   |   32   |
|     gmem_addr_reg_671    |   32   |
|    iChannel_V_reg_538    |   32   |
|icmp_ln1027_1_read_reg_552|    1   |
|   icmp_ln1027_4_reg_602  |    1   |
|   icmp_ln1027_5_reg_606  |    1   |
|    icmp_ln1027_reg_597   |    1   |
| indvar_flatten29_reg_545 |   96   |
|  indvar_flatten_reg_531  |   64   |
|    mul_ln1027_reg_656    |   62   |
|  mul_ln17_1_read_reg_582 |   96   |
|   mul_ln17_read_reg_572  |   64   |
|   mul_ln38_read_reg_567  |   62   |
|  mul_ln39_3_read_reg_562 |   62   |
|    or_ln1027_2_reg_627   |    1   |
|  select_ln1027_1_reg_615 |   32   |
|  select_ln1027_4_reg_631 |   12   |
| sext_ln44_mid2_v_reg_661 |   62   |
|        tmp_reg_577       |   32   |
|   trunc_ln47_1_reg_641   |   10   |
|    trunc_ln47_reg_636    |   12   |
|    zext_ln1027_reg_622   |   62   |
+--------------------------+--------+
|           Total          |  1040  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_166  |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_01_reg_200 |  p0  |   2  |   1  |    2   |
|       grp_fu_365      |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   130  ||  4.764  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   429  |  1027  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   18   |
|  Register |    -   |    -   |  1040  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1469  |  1045  |
+-----------+--------+--------+--------+--------+
