$date
	Fri Aug 03 07:14:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$scope module add $end
$var wire 14 ! in_1 [13:0] $end
$var wire 14 " in_2 [13:0] $end
$var wire 14 # out_1 [13:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#1000000
b1 #
b1 "
#2000000
b10 "
b11 #
b1 !
#3000000
b11 "
b101 #
b10 !
#4000000
b100 "
b111 #
b11 !
#104000000
