\hypertarget{union__hw__uart__modem}{}\section{\+\_\+hw\+\_\+uart\+\_\+modem Union Reference}
\label{union__hw__uart__modem}\index{\+\_\+hw\+\_\+uart\+\_\+modem@{\+\_\+hw\+\_\+uart\+\_\+modem}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+EM -\/ U\+A\+RT Modem Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__modem_1_1__hw__uart__modem__bitfields}{\+\_\+hw\+\_\+uart\+\_\+modem\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__modem_a156872018d915d17fae9d32b76bcc1a2}{}\label{union__hw__uart__modem_a156872018d915d17fae9d32b76bcc1a2}

\item 
struct \hyperlink{struct__hw__uart__modem_1_1__hw__uart__modem__bitfields}{\+\_\+hw\+\_\+uart\+\_\+modem\+::\+\_\+hw\+\_\+uart\+\_\+modem\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__modem_a99160c90070767b87ae2d7de7622490f}{}\label{union__hw__uart__modem_a99160c90070767b87ae2d7de7622490f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+EM -\/ U\+A\+RT Modem Register (RW) 

Reset value\+: 0x00U

The M\+O\+D\+EM register controls options for setting the modem configuration. R\+X\+R\+T\+SE, T\+X\+R\+T\+S\+P\+OL, T\+X\+R\+T\+SE, and T\+X\+C\+T\+SE must all be cleared when C7816\mbox{[}I\+S\+O7816\+EN\mbox{]} is enabled. This will cause the R\+TS to deassert during I\+S\+O-\/7816 wait times. The I\+S\+O-\/7816 protocol does not use the R\+TS and C\+TS signals. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
