INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Akash Narayan/project_22/project_22.srcs/sources_1/new/booth_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_mul
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Akash Narayan/project_22/project_22.srcs/sim_1/new/booths_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Akash Narayan/project_22/project_22.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
