{"vcs1":{"timestamp_begin":1731312935.563488166, "rt":1.89, "ut":0.43, "st":0.21}}
{"vcselab":{"timestamp_begin":1731312937.520903317, "rt":1.20, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1731312938.783335434, "rt":0.35, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731312934.960142101}
{"VCS_COMP_START_TIME": 1731312934.960142101}
{"VCS_COMP_END_TIME": 1731312941.298872888}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330448}}
{"stitch_vcselab": {"peak_mem": 231548}}
