{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626696217104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626696217104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 20:03:37 2021 " "Processing started: Mon Jul 19 20:03:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626696217104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626696217104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626696217104 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626696217301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/logic.vhdl 26 13 " "Found 26 design units, including 13 entities, in source file vhdl files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INV-INV_beh " "Found design unit 1: INV-INV_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_AND-dual_AND_beh " "Found design unit 2: dual_AND-dual_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 triple_AND-triple_AND_beh " "Found design unit 3: triple_AND-triple_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 quad_AND-quad_AND_beh " "Found design unit 4: quad_AND-quad_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pent_AND-pent_AND_beh " "Found design unit 5: pent_AND-pent_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dual_XOR-dual_XOR_beh " "Found design unit 6: dual_XOR-dual_XOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dual_NOR-dual_NOR_beh " "Found design unit 7: dual_NOR-dual_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 triple_NOR-triple_NOR_beh " "Found design unit 8: triple_NOR-triple_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 quad_NOR-quad_NOR_beh " "Found design unit 9: quad_NOR-quad_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 quad_OR-quad_OR_beh " "Found design unit 10: quad_OR-quad_OR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 BUF-BUF_beh " "Found design unit 11: BUF-BUF_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dual_NAND-dual_NAND_beh " "Found design unit 12: dual_NAND-dual_NAND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Octal_Bus_Driver-Octal_Bus_Driver_beh " "Found design unit 13: Octal_Bus_Driver-Octal_Bus_Driver_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV " "Found entity 1: INV" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_AND " "Found entity 2: dual_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "3 triple_AND " "Found entity 3: triple_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "4 quad_AND " "Found entity 4: quad_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "5 pent_AND " "Found entity 5: pent_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "6 dual_XOR " "Found entity 6: dual_XOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "7 dual_NOR " "Found entity 7: dual_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "8 triple_NOR " "Found entity 8: triple_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "9 quad_NOR " "Found entity 9: quad_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "10 quad_OR " "Found entity 10: quad_OR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "11 BUF " "Found entity 11: BUF" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "12 dual_NAND " "Found entity 12: dual_NAND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""} { "Info" "ISGN_ENTITY_NAME" "13 Octal_Bus_Driver " "Found entity 13: Octal_Bus_Driver" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626696217557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AL_Controller-AL_Controller_str " "Found design unit 1: AL_Controller-AL_Controller_str" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217559 ""} { "Info" "ISGN_ENTITY_NAME" "1 AL_Controller " "Found entity 1: AL_Controller" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626696217559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/74181 alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/74181 alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_str " "Found design unit 1: ALU-ALU_str" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217561 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696217561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626696217561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AL_Controller " "Elaborating entity \"AL_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626696217597 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O ALC.vhdl(8) " "VHDL Signal Declaration warning at ALC.vhdl(8): used implicit default value for signal \"O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217602 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryOut ALC.vhdl(12) " "VHDL Signal Declaration warning at ALC.vhdl(12): used implicit default value for signal \"CarryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AequalB_Out ALC.vhdl(14) " "VHDL Signal Declaration warning at ALC.vhdl(14): used implicit default value for signal \"AequalB_Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FlagOut ALC.vhdl(16) " "VHDL Signal Declaration warning at ALC.vhdl(16): used implicit default value for signal \"FlagOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FlagCLK ALC.vhdl(18) " "VHDL Signal Declaration warning at ALC.vhdl(18): used implicit default value for signal \"FlagCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK ALC.vhdl(23) " "VHDL Signal Declaration warning at ALC.vhdl(23): used implicit default value for signal \"CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpEnable ALC.vhdl(25) " "VHDL Signal Declaration warning at ALC.vhdl(25): used implicit default value for signal \"JumpEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpRegLoad ALC.vhdl(26) " "VHDL Signal Declaration warning at ALC.vhdl(26): used implicit default value for signal \"JumpRegLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegBControl ALC.vhdl(27) " "VHDL Signal Declaration warning at ALC.vhdl(27): used implicit default value for signal \"RegBControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1626696217603 "|AL_Controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O\[0\] GND " "Pin \"O\[0\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[1\] GND " "Pin \"O\[1\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[2\] GND " "Pin \"O\[2\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[3\] GND " "Pin \"O\[3\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[4\] GND " "Pin \"O\[4\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[5\] GND " "Pin \"O\[5\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[6\] GND " "Pin \"O\[6\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[7\] GND " "Pin \"O\[7\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegAControl GND " "Pin \"RegAControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|RegAControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "CarryOut GND " "Pin \"CarryOut\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|CarryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "AequalB_Out GND " "Pin \"AequalB_Out\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|AequalB_Out"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagOut\[0\] GND " "Pin \"FlagOut\[0\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagOut\[1\] GND " "Pin \"FlagOut\[1\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagOut\[2\] GND " "Pin \"FlagOut\[2\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagOut\[3\] GND " "Pin \"FlagOut\[3\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagOut\[4\] GND " "Pin \"FlagOut\[4\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagOut\[5\] GND " "Pin \"FlagOut\[5\]\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagCLK GND " "Pin \"FlagCLK\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|FlagCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK GND " "Pin \"CLK\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "JumpEnable GND " "Pin \"JumpEnable\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|JumpEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "JumpRegLoad GND " "Pin \"JumpRegLoad\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|JumpRegLoad"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegBControl GND " "Pin \"RegBControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626696217700 "|AL_Controller|RegBControl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1626696217700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[0\] " "No output dependent on input pin \"Ins\[0\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[1\] " "No output dependent on input pin \"Ins\[1\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[2\] " "No output dependent on input pin \"Ins\[2\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[3\] " "No output dependent on input pin \"Ins\[3\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[4\] " "No output dependent on input pin \"Ins\[4\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[5\] " "No output dependent on input pin \"Ins\[5\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[6\] " "No output dependent on input pin \"Ins\[6\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[7\] " "No output dependent on input pin \"Ins\[7\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Ins[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CarryFlagIn " "No output dependent on input pin \"CarryFlagIn\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|CarryFlagIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AequalB_FlagIn " "No output dependent on input pin \"AequalB_FlagIn\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|AequalB_FlagIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FlagIn\[0\] " "No output dependent on input pin \"FlagIn\[0\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FlagIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FlagIn\[1\] " "No output dependent on input pin \"FlagIn\[1\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FlagIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FlagIn\[2\] " "No output dependent on input pin \"FlagIn\[2\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FlagIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FlagIn\[3\] " "No output dependent on input pin \"FlagIn\[3\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FlagIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FlagIn\[4\] " "No output dependent on input pin \"FlagIn\[4\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FlagIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FlagIn\[5\] " "No output dependent on input pin \"FlagIn\[5\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FlagIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SlowCLK " "No output dependent on input pin \"SlowCLK\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|SlowCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_Select " "No output dependent on input pin \"CLK_Select\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|CLK_Select"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UserCLK " "No output dependent on input pin \"UserCLK\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|UserCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FastCLK " "No output dependent on input pin \"FastCLK\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|FastCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Comm0 " "No output dependent on input pin \"Comm0\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Comm0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Comm1 " "No output dependent on input pin \"Comm1\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626696217727 "|AL_Controller|Comm1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1626696217727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626696217728 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626696217728 ""} { "Info" "ICUT_CUT_TM_MCELLS" "22 " "Implemented 22 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1626696217728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626696217728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626696217849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 19 20:03:37 2021 " "Processing ended: Mon Jul 19 20:03:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626696217849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626696217849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626696217849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626696217849 ""}
