Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov 15 20:54:08 2019
| Host         : Stu61 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |             992 |          388 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | test/wa[4]_i_1_n_1                 | rst_IBUF         |                1 |              5 |
|  clk_IBUF_BUFG |                                    |                  |                3 |              6 |
|  clk_IBUF_BUFG | test/ra2                           | rst_IBUF         |                5 |             18 |
|  clk_IBUF_BUFG | test/count[0]_i_1_n_1              | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | test/wdata[31]_i_1_n_1             | rst_IBUF         |                5 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[12][31]_i_1_n_1 |                  |                9 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[22][31]_i_1_n_1 |                  |               18 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[28][31]_i_1_n_1 |                  |               12 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[29][31]_i_1_n_1 |                  |                9 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[7][31]_i_1_n_1  |                  |               18 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[15][31]_i_1_n_1 |                  |               11 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[16][31]_i_1_n_1 |                  |               12 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[26][31]_i_1_n_1 |                  |                8 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[11][31]_i_1_n_1 |                  |                8 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[2][31]_i_1_n_1  |                  |                6 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[31][31]_i_1_n_1 |                  |               25 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[6][31]_i_1_n_1  |                  |               13 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[3][31]_i_1_n_1  |                  |               10 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[8][31]_i_1_n_1  |                  |               15 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[21][31]_i_1_n_1 |                  |                8 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[13][31]_i_1_n_1 |                  |                8 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[17][31]_i_1_n_1 |                  |               14 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[23][31]_i_1_n_1 |                  |               24 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[24][31]_i_1_n_1 |                  |               10 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[27][31]_i_1_n_1 |                  |               10 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[5][31]_i_1_n_1  |                  |                7 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[10][31]_i_1_n_1 |                  |                9 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[14][31]_i_1_n_1 |                  |               12 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[19][31]_i_1_n_1 |                  |               11 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[30][31]_i_1_n_1 |                  |               20 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[4][31]_i_1_n_1  |                  |               11 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[9][31]_i_1_n_1  |                  |               30 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[1][31]_i_1_n_1  |                  |                7 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[18][31]_i_1_n_1 |                  |                9 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[20][31]_i_1_n_1 |                  |               13 |             32 |
|  clk_IBUF_BUFG | test/regs/regGroup[25][31]_i_1_n_1 |                  |               11 |             32 |
| ~n_0_37_BUFG   |                                    | rst_IBUF         |               11 |             32 |
+----------------+------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 6      |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


