{"vcs1":{"timestamp_begin":1681689329.884992906, "rt":0.98, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681689330.898570469, "rt":1.48, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681689332.398650897, "rt":0.75, "ut":0.06, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681689329.590229205}
{"VCS_COMP_START_TIME": 1681689329.590229205}
{"VCS_COMP_END_TIME": 1681689333.987526554}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340344}}
{"stitch_vcselab": {"peak_mem": 222664}}
