// Seed: 3847994501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14, id_15;
  assign module_1.type_1 = 0;
  wire id_16;
  assign id_2 = 1;
  wire id_17;
  wire id_18;
  assign id_6 = 1'b0;
  assign id_1 = id_17;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output wand id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    output tri1 id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9,
    input supply1 id_10
);
  tri id_12;
  wire id_13, id_14;
  uwire id_15;
  assign id_15 = id_4;
  tri0 id_16 = 1'b0 & id_12;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_13,
      id_13,
      id_16,
      id_13,
      id_16,
      id_14
  );
  assign id_12 = id_4;
  assign id_16 = 1;
  wire id_17;
endmodule
