// Seed: 4167285483
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4
);
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  wire  id_2
    , id_7,
    output wor   id_3,
    input  wire  id_4,
    input  tri1  id_5
);
  always id_0 = 1;
  module_0(
      id_4, id_5, id_0, id_2, id_5
  );
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input supply1 id_9,
    output wor id_10,
    input tri1 id_11,
    output wor id_12,
    input supply0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    output wor id_16,
    output tri1 id_17
);
  supply1 id_19 = 1;
  module_0(
      id_0, id_13, id_12, id_5, id_1
  );
endmodule
