Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep 12 16:48:09 2019
| Host         : DESKTOP-FFC8DUG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    60 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            6 |
|     12 |            1 |
|    16+ |           51 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             224 |           38 |
| No           | No                    | Yes                    |              42 |            8 |
| No           | Yes                   | No                     |             180 |           30 |
| Yes          | No                    | No                     |             620 |           78 |
| Yes          | No                    | Yes                    |             104 |           22 |
| Yes          | Yes                   | No                     |             492 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_ctl_cnt                                                                                                      | design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_reg                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_1_in[7]                                                                                                       | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_1_in[23]                                                                                                      | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_1_in[15]                                                                                                      | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_1_in[31]                                                                                                      | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                             | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                             | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                             | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                             | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                             | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                            | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                | design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_reg                                                                    |                6 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sa[15]_i_1_n_0                                                                                               | design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_reg                                                                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/axi_isa_0/inst/ISA_Controller_inst/isa_sd_out[15]_i_1_n_0                                                                                           | design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_reg                                                                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/axi_isa_0/inst/ISA_Controller_inst/slave_isa_rd_data[15]_i_1_n_0                                                                                    | design_1_i/axi_isa_0/inst/cross_clock_domain_resetn_inst/oe_isa_sd1_reg                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/ISA_Controller_inst/E[0]                                                                                                             |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |                5 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                8 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/slv_reg_rden                                                                                                    | design_1_i/axi_isa_0/inst/axi_isa_S00_AXI_inst/p_0_in                                                                                      |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               10 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                            |               38 |            222 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


