Fitter report for de0-nano-test-setup
Thu May 12 12:43:54 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_bp31:auto_generated|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu May 12 12:43:54 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; de0-nano-test-setup                         ;
; Top-level Entity Name              ; neorv32_test_setup_bootloader               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 6,283 / 22,320 ( 28 % )                     ;
;     Total combinational functions  ; 5,809 / 22,320 ( 26 % )                     ;
;     Dedicated logic registers      ; 3,052 / 22,320 ( 14 % )                     ;
; Total registers                    ; 3052                                        ;
; Total pins                         ; 85 / 154 ( 55 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 427,008 / 608,256 ( 70 % )                  ;
; Embedded Multiplier 9-bit elements ; 7 / 132 ( 5 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.6%      ;
;     Processor 3            ;   4.1%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                         ;
+--------------+-------------------------------+--------------+--------------+---------------+----------------+
; Name         ; Ignored Entity                ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+--------------+-------------------------------+--------------+--------------+---------------+----------------+
; Location     ;                               ;              ; spi_csn_o]4] ; PIN_C8        ; QSF Assignment ;
; I/O Standard ; neorv32_test_setup_bootloader ;              ; ioclk        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; neorv32_test_setup_bootloader ;              ; spi_csn_o]4] ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+-------------------------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9218 ) ; 0.00 % ( 0 / 9218 )        ; 0.00 % ( 0 / 9218 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9218 ) ; 0.00 % ( 0 / 9218 )        ; 0.00 % ( 0 / 9218 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9210 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/output_files/de0-nano-test-setup.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,283 / 22,320 ( 28 % )    ;
;     -- Combinational with no register       ; 3231                       ;
;     -- Register only                        ; 474                        ;
;     -- Combinational with a register        ; 2578                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2889                       ;
;     -- 3 input functions                    ; 1993                       ;
;     -- <=2 input functions                  ; 927                        ;
;     -- Register only                        ; 474                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4731                       ;
;     -- arithmetic mode                      ; 1078                       ;
;                                             ;                            ;
; Total registers*                            ; 3,052 / 23,018 ( 13 % )    ;
;     -- Dedicated logic registers            ; 3,052 / 22,320 ( 14 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 494 / 1,395 ( 35 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 85 / 154 ( 55 % )          ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 54 / 66 ( 82 % )           ;
; Total block memory bits                     ; 427,008 / 608,256 ( 70 % ) ;
; Total block memory implementation bits      ; 497,664 / 608,256 ( 82 % ) ;
; Embedded Multiplier 9-bit elements          ; 7 / 132 ( 5 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 2                          ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 11.9% / 11.4% / 12.5%      ;
; Peak interconnect usage (total/H/V)         ; 38.2% / 36.7% / 40.3%      ;
; Maximum fan-out                             ; 3157                       ;
; Highest non-global fan-out                  ; 316                        ;
; Total fan-out                               ; 30560                      ;
; Average fan-out                             ; 3.23                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 6283 / 22320 ( 28 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 3231                  ; 0                              ;
;     -- Register only                        ; 474                   ; 0                              ;
;     -- Combinational with a register        ; 2578                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2889                  ; 0                              ;
;     -- 3 input functions                    ; 1993                  ; 0                              ;
;     -- <=2 input functions                  ; 927                   ; 0                              ;
;     -- Register only                        ; 474                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 4731                  ; 0                              ;
;     -- arithmetic mode                      ; 1078                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3052                  ; 0                              ;
;     -- Dedicated logic registers            ; 3052 / 22320 ( 14 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 494 / 1395 ( 35 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 85                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 7 / 132 ( 5 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 427008                ; 0                              ;
; Total RAM block bits                        ; 497664                ; 0                              ;
; M9K                                         ; 54 / 66 ( 81 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 10                    ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 10                    ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 31553                 ; 4                              ;
;     -- Registered Connections               ; 12186                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 20                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 29                    ; 0                              ;
;     -- Output Ports                         ; 46                    ; 0                              ;
;     -- Bidir Ports                          ; 10                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_i       ; R8    ; 3        ; 27           ; 0            ; 21           ; 3158                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[0]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[10]  ; R11   ; 4        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[11]  ; R10   ; 4        ; 34           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[12]  ; P9    ; 4        ; 38           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[13]  ; N11   ; 4        ; 43           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[14]  ; K16   ; 5        ; 53           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[15]  ; L15   ; 5        ; 53           ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[16]  ; P16   ; 5        ; 53           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[17]  ; N16   ; 5        ; 53           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[18]  ; P14   ; 4        ; 49           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[19]  ; N14   ; 5        ; 53           ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[1]   ; M1    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[20]  ; L13   ; 5        ; 53           ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[21]  ; K15   ; 5        ; 53           ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[2]   ; T8    ; 3        ; 27           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[3]   ; B9    ; 7        ; 25           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[4]   ; M15   ; 5        ; 53           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[5]   ; F13   ; 6        ; 53           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[6]   ; T15   ; 4        ; 45           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[7]   ; T13   ; 4        ; 40           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[8]   ; T12   ; 4        ; 36           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; gpio_i[9]   ; T11   ; 4        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rstn_i      ; J15   ; 5        ; 53           ; 14           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; spi_sdi_i   ; A4    ; 8        ; 9            ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; uart0_rxd_i ; C3    ; 8        ; 1            ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; uart1_rxd_i ; B5    ; 8        ; 11           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; xirq_i[0]   ; J13   ; 5        ; 53           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; xirq_i[1]   ; J14   ; 5        ; 53           ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; clk2         ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[0]    ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[10]   ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[11]   ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[12]   ; N12   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[13]   ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[14]   ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[15]   ; R16   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[16]   ; P15   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[17]   ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[18]   ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[19]   ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[1]    ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[20]   ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[21]   ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[2]    ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[3]    ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[4]    ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[5]    ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[6]    ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[7]    ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[8]    ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; gpio_o[9]    ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ioclk2       ; A14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[0]     ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[1]     ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[2]     ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[3]     ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[4]     ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[5]     ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[6]     ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[7]     ; D11   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[8]     ; D12   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm_o[9]     ; B12   ; 7        ; 43           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[0] ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[1] ; B6    ; 8        ; 16           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[2] ; B7    ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[3] ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[4] ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; spi_csn_o[5] ; E7    ; 8        ; 16           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[6] ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_csn_o[7] ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_sck_o    ; A2    ; 8        ; 7            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_sdo_o    ; B3    ; 8        ; 3            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart0_txd_o  ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart1_txd_o  ; A3    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------+
; iobus[0] ; C16   ; 6        ; 53           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; IOmodul:u|iobus[0]~en (inverted) ;
; iobus[1] ; C15   ; 6        ; 53           ; 30           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; IOmodul:u|iobus[1]~en (inverted) ;
; iobus[2] ; D16   ; 6        ; 53           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; IOmodul:u|iobus[2]~en (inverted) ;
; iobus[3] ; D15   ; 6        ; 53           ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; IOmodul:u|iobus[3]~en (inverted) ;
; iobus[4] ; D14   ; 7        ; 51           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                ;
; iobus[5] ; F15   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                ;
; iobus[6] ; F16   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                ;
; iobus[7] ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                ;
; iobus[8] ; B16   ; 6        ; 53           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                ;
; iobus[9] ; C14   ; 7        ; 51           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                     ; Use as regular IO        ; gpio_o[21]              ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                   ; Use as regular IO        ; rstn_i                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                  ; Use as regular IO        ; clk2                    ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                       ; Use as programming pin   ; iobus[6]                ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO        ; iobus[5]                ; Dual Purpose Pin          ;
; D16      ;                                        ; Use as regular IO        ; iobus[2]                ; Dual Purpose Pin          ;
; D15      ; PADD23                                 ; Use as regular IO        ; iobus[3]                ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; iobus[0]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                     ; Use as regular IO        ; pwm_o[5]                ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                     ; Use as regular IO        ; gpio_o[0]               ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO        ; spi_csn_o[7]            ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                     ; Use as regular IO        ; pwm_o[0]                ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                     ; Use as regular IO        ; pwm_o[1]                ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                     ; Use as regular IO        ; spi_csn_o[6]            ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                     ; Use as regular IO        ; spi_csn_o[3]            ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                      ; Use as regular IO        ; spi_csn_o[2]            ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                     ; Use as regular IO        ; spi_csn_o[1]            ; Dual Purpose Pin          ;
; E7       ; DATA5                                  ; Use as regular IO        ; spi_csn_o[5]            ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                      ; Use as regular IO        ; spi_csn_o[0]            ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                      ; Use as regular IO        ; uart1_rxd_i             ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                     ; Use as regular IO        ; spi_sdi_i               ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7            ; Use as regular IO        ; spi_sdo_o               ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % )  ; 3.3V          ; --           ;
; 2        ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 2 / 25 ( 8 % )   ; 3.3V          ; --           ;
; 4        ; 18 / 20 ( 90 % ) ; 3.3V          ; --           ;
; 5        ; 17 / 18 ( 94 % ) ; 3.3V          ; --           ;
; 6        ; 10 / 13 ( 77 % ) ; 3.3V          ; --           ;
; 7        ; 19 / 24 ( 79 % ) ; 3.3V          ; --           ;
; 8        ; 13 / 24 ( 54 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; spi_sck_o                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; uart1_txd_o                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; spi_sdi_i                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; spi_csn_o[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; spi_csn_o[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; gpio_o[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; pwm_o[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; gpio_o[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; ioclk2                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; gpio_o[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; gpio_o[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; spi_sdo_o                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; uart1_rxd_i                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; spi_csn_o[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; spi_csn_o[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; gpio_i[3]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; pwm_o[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; pwm_o[9]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; gpio_o[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; iobus[8]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; uart0_rxd_i                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; pwm_o[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; pwm_o[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; iobus[9]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; iobus[1]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; iobus[0]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; gpio_o[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; uart0_txd_o                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; pwm_o[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; pwm_o[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; pwm_o[8]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; iobus[4]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; iobus[3]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; iobus[2]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; gpio_i[0]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; spi_csn_o[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; spi_csn_o[6]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; pwm_o[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; pwm_o[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; gpio_o[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; spi_csn_o[7]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; gpio_i[5]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; iobus[7]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; iobus[5]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; iobus[6]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; clk2                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; spi_csn_o[4]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; xirq_i[0]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; xirq_i[1]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; rstn_i                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; gpio_o[21]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; gpio_i[21]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; gpio_i[14]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; gpio_i[20]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; gpio_o[19]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; gpio_i[15]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; gpio_o[14]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; gpio_i[1]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; gpio_o[20]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; gpio_i[4]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; gpio_o[13]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; gpio_i[13]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; gpio_o[12]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; gpio_i[19]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 133        ; 5        ; gpio_o[18]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; gpio_i[17]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; gpio_i[12]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; gpio_o[11]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; gpio_i[18]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; gpio_o[16]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; gpio_i[16]                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk_i                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; gpio_i[11]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; gpio_i[10]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; gpio_o[9]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; gpio_o[8]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; gpio_o[17]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; gpio_o[15]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; gpio_i[2]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; gpio_o[10]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; gpio_i[9]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; gpio_i[8]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; gpio_i[7]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; gpio_o[7]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; gpio_i[6]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; gpio_o[0]    ; Missing drive strength        ;
; gpio_o[1]    ; Missing drive strength        ;
; gpio_o[2]    ; Missing drive strength        ;
; gpio_o[3]    ; Missing drive strength        ;
; gpio_o[4]    ; Missing drive strength        ;
; gpio_o[5]    ; Missing drive strength        ;
; gpio_o[6]    ; Missing drive strength        ;
; gpio_o[7]    ; Missing drive strength        ;
; gpio_o[8]    ; Missing drive strength        ;
; gpio_o[9]    ; Missing drive strength        ;
; gpio_o[10]   ; Missing drive strength        ;
; gpio_o[11]   ; Missing drive strength        ;
; gpio_o[12]   ; Missing drive strength        ;
; gpio_o[13]   ; Missing drive strength        ;
; gpio_o[14]   ; Missing drive strength        ;
; gpio_o[15]   ; Missing drive strength        ;
; gpio_o[16]   ; Missing drive strength        ;
; gpio_o[17]   ; Missing drive strength        ;
; gpio_o[18]   ; Missing drive strength        ;
; gpio_o[19]   ; Missing drive strength        ;
; gpio_o[20]   ; Missing drive strength        ;
; gpio_o[21]   ; Missing drive strength        ;
; uart0_txd_o  ; Missing drive strength        ;
; uart1_txd_o  ; Missing drive strength        ;
; pwm_o[0]     ; Missing drive strength        ;
; pwm_o[1]     ; Missing drive strength        ;
; pwm_o[2]     ; Missing drive strength        ;
; pwm_o[3]     ; Missing drive strength        ;
; pwm_o[4]     ; Missing drive strength        ;
; pwm_o[5]     ; Missing drive strength        ;
; pwm_o[6]     ; Missing drive strength        ;
; pwm_o[7]     ; Missing drive strength        ;
; pwm_o[8]     ; Missing drive strength        ;
; pwm_o[9]     ; Missing drive strength        ;
; spi_sck_o    ; Missing drive strength        ;
; spi_sdo_o    ; Missing drive strength        ;
; spi_csn_o[0] ; Missing drive strength        ;
; spi_csn_o[1] ; Missing drive strength        ;
; spi_csn_o[2] ; Missing drive strength        ;
; spi_csn_o[3] ; Missing drive strength        ;
; spi_csn_o[4] ; Incomplete set of assignments ;
; spi_csn_o[5] ; Missing drive strength        ;
; spi_csn_o[6] ; Missing drive strength        ;
; spi_csn_o[7] ; Missing drive strength        ;
; ioclk2       ; Missing drive strength        ;
; clk2         ; Missing drive strength        ;
; iobus[0]     ; Missing drive strength        ;
; iobus[1]     ; Missing drive strength        ;
; iobus[2]     ; Missing drive strength        ;
; iobus[3]     ; Missing drive strength        ;
; iobus[4]     ; Missing drive strength        ;
; iobus[5]     ; Missing drive strength        ;
; iobus[6]     ; Missing drive strength        ;
; iobus[7]     ; Missing drive strength        ;
; iobus[8]     ; Missing drive strength        ;
; iobus[9]     ; Missing drive strength        ;
; spi_csn_o[4] ; Missing location assignment   ;
+--------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                     ; Entity Name                   ; Library Name ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |neorv32_test_setup_bootloader                                                                           ; 6283 (1)    ; 3052 (0)                  ; 0 (0)         ; 427008      ; 54   ; 7            ; 1       ; 3         ; 85   ; 0            ; 3231 (1)     ; 474 (0)           ; 2578 (0)         ; |neorv32_test_setup_bootloader                                                                                                                                                                                                                                          ; neorv32_test_setup_bootloader ; work         ;
;    |IOmodul:u|                                                                                           ; 155 (155)   ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 9 (9)             ; 64 (64)          ; |neorv32_test_setup_bootloader|IOmodul:u                                                                                                                                                                                                                                ; IOmodul                       ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 6127 (181)  ; 2979 (27)                 ; 0 (0)         ; 427008      ; 54   ; 7            ; 1       ; 3         ; 0    ; 0            ; 3148 (149)   ; 465 (4)           ; 2514 (47)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst                                                                                                                                                                                                             ; neorv32_top                   ; neorv32      ;
;       |neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                               ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                                                          ; neorv32_boot_rom              ; neorv32      ;
;          |altsyncram:Mux26_rtl_0|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0                                                                                                                   ; altsyncram                    ; work         ;
;             |altsyncram_bp31:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_bp31:auto_generated                                                                                    ; altsyncram_bp31               ; work         ;
;       |neorv32_bus_keeper:neorv32_bus_keeper_inst|                                                       ; 20 (20)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst                                                                                                                                                                  ; neorv32_bus_keeper            ; neorv32      ;
;       |neorv32_busswitch:neorv32_busswitch_inst|                                                         ; 54 (54)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 9 (9)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst                                                                                                                                                                    ; neorv32_busswitch             ; neorv32      ;
;       |neorv32_cpu:neorv32_cpu_inst|                                                                     ; 4479 (0)    ; 1911 (0)                  ; 0 (0)         ; 1024        ; 2    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2568 (0)     ; 215 (0)           ; 1696 (0)         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst                                                                                                                                                                                ; neorv32_cpu                   ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 2731 (255)  ; 1109 (0)                  ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 1591 (222)   ; 119 (0)           ; 1021 (33)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                                           ; neorv32_cpu_alu               ; neorv32      ;
;             |neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|    ; 777 (777)   ; 254 (254)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 523 (523)    ; 55 (55)           ; 199 (199)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst                                                   ; neorv32_cpu_cp_bitmanip       ; neorv32      ;
;             |neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|                   ; 1233 (679)  ; 643 (372)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 589 (306)    ; 61 (46)           ; 583 (300)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst                                                                  ; neorv32_cpu_cp_fpu            ; neorv32      ;
;                |lpm_mult:Mult0|                                                                          ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0                                                   ; lpm_mult                      ; work         ;
;                   |mult_bdt:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated                           ; mult_bdt                      ; work         ;
;                |neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|                                      ; 271 (271)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (126)    ; 6 (6)             ; 139 (139)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst               ; neorv32_cpu_cp_fpu_f2i        ; neorv32      ;
;                |neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|                        ; 292 (292)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (132)    ; 9 (9)             ; 151 (151)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ; neorv32_cpu_cp_fpu_normalizer ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 427 (427)   ; 173 (173)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 254 (254)    ; 2 (2)             ; 171 (171)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                                                         ; neorv32_cpu_cp_muldiv         ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 42 (42)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 38 (38)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                                                        ; neorv32_cpu_cp_shifter        ; neorv32      ;
;          |neorv32_cpu_bus:neorv32_cpu_bus_inst|                                                          ; 122 (122)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 6 (6)             ; 101 (101)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst                                                                                                                                           ; neorv32_cpu_bus               ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1463 (1219) ; 697 (621)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 766 (598)    ; 90 (75)           ; 607 (548)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                                                   ; neorv32_cpu_control           ; neorv32      ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 155 (155)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (155)    ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst                                        ; neorv32_cpu_decompressor      ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 44 (44)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 32 (32)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                                                              ; neorv32_fifo                  ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 45 (45)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 9 (9)             ; 29 (29)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                                                              ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 199 (199)   ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 196 (196)    ; 0 (0)             ; 3 (3)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                                                   ; neorv32_cpu_regfile           ; neorv32      ;
;             |altsyncram:reg_file_rtl_0|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0                                                                                                         ; altsyncram                    ; work         ;
;                |altsyncram_icu1:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated                                                                          ; altsyncram_icu1               ; work         ;
;       |neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                                   ; 22 (22)     ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 2 (2)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                                                              ; neorv32_dmem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_20e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_20e1:auto_generated                                                                                   ; altsyncram_20e1               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_20e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_20e1:auto_generated                                                                                   ; altsyncram_20e1               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_20e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_20e1:auto_generated                                                                                   ; altsyncram_20e1               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_20e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_20e1:auto_generated                                                                                   ; altsyncram_20e1               ; work         ;
;       |neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|                                           ; 131 (131)   ; 124 (124)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 86 (86)           ; 38 (38)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                                                      ; neorv32_gpio                  ; neorv32      ;
;       |neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|                                        ; 150 (150)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 14 (14)           ; 91 (91)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst                                                                                                                                                   ; neorv32_gptmr                 ; neorv32      ;
;       |neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|                                   ; 11 (11)     ; 2 (2)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                                                              ; neorv32_imem                  ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_60e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_60e1:auto_generated                                                                                   ; altsyncram_60e1               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_60e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_60e1:auto_generated                                                                                   ; altsyncram_60e1               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_60e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_60e1:auto_generated                                                                                   ; altsyncram_60e1               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                    ; work         ;
;             |altsyncram_60e1:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_60e1:auto_generated                                                                                   ; altsyncram_60e1               ; work         ;
;       |neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|                                        ; 316 (316)   ; 166 (166)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 29 (29)           ; 137 (137)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                                                   ; neorv32_mtime                 ; neorv32      ;
;       |neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|                                              ; 152 (152)   ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 135 (135)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst                                                                                                                                                         ; neorv32_pwm                   ; neorv32      ;
;       |neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst|                                              ; 110 (110)   ; 94 (94)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 15 (15)           ; 79 (79)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst                                                                                                                                                         ; neorv32_spi                   ; neorv32      ;
;       |neorv32_sysinfo:neorv32_sysinfo_inst|                                                             ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_sysinfo:neorv32_sysinfo_inst                                                                                                                                                                        ; neorv32_sysinfo               ; neorv32      ;
;       |neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|                                           ; 90 (24)     ; 80 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (3)       ; 25 (8)            ; 55 (13)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst                                                                                                                                                      ; neorv32_trng                  ; neorv32      ;
;          |neoTRNG:neoTRNG_inst|                                                                          ; 66 (21)     ; 59 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 17 (12)           ; 42 (6)           ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst                                                                                                                                 ; neoTRNG                       ; neorv32      ;
;             |neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|                                      ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i                                                                           ; neoTRNG_cell                  ; neorv32      ;
;             |neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|                                      ; 16 (16)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 13 (13)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i                                                                           ; neoTRNG_cell                  ; neorv32      ;
;             |neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|                                      ; 21 (21)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i                                                                           ; neoTRNG_cell                  ; neorv32      ;
;       |neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|                                         ; 194 (168)   ; 143 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (47)      ; 39 (34)           ; 104 (99)         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                                                    ; neorv32_uart                  ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 5 (5)             ; 5 (5)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;       |neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|                                         ; 192 (167)   ; 143 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (46)      ; 37 (32)           ; 106 (101)        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst                                                                                                                                                    ; neorv32_uart                  ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 5 (5)            ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                   ; neorv32_fifo                  ; neorv32      ;
;       |neorv32_xirq:\neorv32_xirq_inst_true:neorv32_slink_inst|                                          ; 20 (20)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 15 (15)          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_xirq:\neorv32_xirq_inst_true:neorv32_slink_inst                                                                                                                                                     ; neorv32_xirq                  ; neorv32      ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; gpio_o[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio_o[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart0_txd_o  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart1_txd_o  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm_o[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_sck_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_sdo_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_csn_o[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ioclk2       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk2         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; iobus[0]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; iobus[1]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; iobus[2]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; iobus[3]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; iobus[4]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iobus[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iobus[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iobus[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iobus[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iobus[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; clk_i        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rstn_i       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; gpio_i[8]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[16]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[0]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; gpio_i[17]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[1]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; gpio_i[11]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[19]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[3]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; gpio_i[10]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; gpio_i[18]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[2]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; gpio_i[9]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; gpio_i[14]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[15]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[13]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[12]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[21]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; gpio_i[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[20]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio_i[4]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; spi_sdi_i    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; xirq_i[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; xirq_i[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; uart0_rxd_i  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; uart1_rxd_i  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                   ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; iobus[0]                                                                                                              ;                   ;         ;
;      - IOmodul:u|buttons[0]~feeder                                                                                    ; 0                 ; 6       ;
; iobus[1]                                                                                                              ;                   ;         ;
;      - IOmodul:u|buttons[1]~feeder                                                                                    ; 0                 ; 6       ;
; iobus[2]                                                                                                              ;                   ;         ;
;      - IOmodul:u|buttons[2]~feeder                                                                                    ; 0                 ; 6       ;
; iobus[3]                                                                                                              ;                   ;         ;
;      - IOmodul:u|buttons[3]~feeder                                                                                    ; 0                 ; 6       ;
; iobus[4]                                                                                                              ;                   ;         ;
; iobus[5]                                                                                                              ;                   ;         ;
; iobus[6]                                                                                                              ;                   ;         ;
; iobus[7]                                                                                                              ;                   ;         ;
; iobus[8]                                                                                                              ;                   ;         ;
; iobus[9]                                                                                                              ;                   ;         ;
; clk_i                                                                                                                 ;                   ;         ;
; rstn_i                                                                                                                ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|sys_rstn                                                                          ; 1                 ; 6       ;
;      - neorv32_top:neorv32_top_inst|ext_rstn                                                                          ; 1                 ; 6       ;
;      - neorv32_top:neorv32_top_inst|ext_rstn_sync[3]                                                                  ; 1                 ; 6       ;
;      - neorv32_top:neorv32_top_inst|ext_rstn_sync[2]                                                                  ; 1                 ; 6       ;
;      - neorv32_top:neorv32_top_inst|ext_rstn_sync[1]                                                                  ; 1                 ; 6       ;
;      - neorv32_top:neorv32_top_inst|ext_rstn_sync[0]                                                                  ; 1                 ; 6       ;
; gpio_i[8]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[8]~feeder           ; 0                 ; 6       ;
; gpio_i[16]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[16]~feeder          ; 0                 ; 6       ;
; gpio_i[0]                                                                                                             ;                   ;         ;
; gpio_i[17]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[17]~feeder          ; 0                 ; 6       ;
; gpio_i[1]                                                                                                             ;                   ;         ;
; gpio_i[11]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[11]~feeder          ; 0                 ; 6       ;
; gpio_i[19]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[19]                 ; 0                 ; 6       ;
; gpio_i[3]                                                                                                             ;                   ;         ;
; gpio_i[10]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[10]~feeder          ; 1                 ; 6       ;
; gpio_i[18]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[18]~feeder          ; 0                 ; 6       ;
; gpio_i[2]                                                                                                             ;                   ;         ;
; gpio_i[9]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[9]~feeder           ; 1                 ; 6       ;
; gpio_i[14]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[14]~feeder          ; 0                 ; 6       ;
; gpio_i[15]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[15]~feeder          ; 0                 ; 6       ;
; gpio_i[6]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[6]~feeder           ; 0                 ; 6       ;
; gpio_i[13]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[13]~feeder          ; 0                 ; 6       ;
; gpio_i[12]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[12]~feeder          ; 0                 ; 6       ;
; gpio_i[7]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[7]~feeder           ; 0                 ; 6       ;
; gpio_i[21]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[21]~feeder          ; 1                 ; 6       ;
; gpio_i[5]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[5]~feeder           ; 0                 ; 6       ;
; gpio_i[20]                                                                                                            ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|din_lo[20]~feeder          ; 0                 ; 6       ;
; gpio_i[4]                                                                                                             ;                   ;         ;
; spi_sdi_i                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst|rtx_engine.sdi_sync           ; 0                 ; 6       ;
; xirq_i[0]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_xirq:\neorv32_xirq_inst_true:neorv32_slink_inst|irq_sync[0]               ; 1                 ; 6       ;
; xirq_i[1]                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_xirq:\neorv32_xirq_inst_true:neorv32_slink_inst|irq_sync[1]~feeder        ; 0                 ; 6       ;
; uart0_rxd_i                                                                                                           ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sync[4]~feeder ; 0                 ; 6       ;
; uart1_rxd_i                                                                                                           ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.sync[4]~feeder ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; IOmodul:u|Equal0~5                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y26_N20 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|Equal3~0                                                                                                                                                                                                                                                   ; LCCOMB_X52_Y25_N20 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|LessThan0~6                                                                                                                                                                                                                                                ; LCCOMB_X49_Y21_N6  ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|iobus[0]~en                                                                                                                                                                                                                                                ; FF_X52_Y25_N11     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|iobus[1]~en                                                                                                                                                                                                                                                ; FF_X52_Y25_N27     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|iobus[2]~en                                                                                                                                                                                                                                                ; FF_X52_Y25_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|iobus[3]~en                                                                                                                                                                                                                                                ; FF_X52_Y25_N23     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; IOmodul:u|number_reg[0]~1                                                                                                                                                                                                                                            ; LCCOMB_X47_Y26_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clk_i                                                                                                                                                                                                                                                                ; PIN_R8             ; 3109    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; neorv32_top:neorv32_top_inst|clk_gen_en_ff                                                                                                                                                                                                                           ; FF_X35_Y25_N29     ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|Equal0~2                                                                                                                                                             ; LCCOMB_X30_Y17_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_bus_keeper:neorv32_bus_keeper_inst|control.pending                                                                                                                                                                              ; FF_X29_Y18_N27     ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_busswitch:neorv32_busswitch_inst|p_bus_addr_o[3]~0                                                                                                                                                                              ; LCCOMB_X31_Y16_N26 ; 236     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|clmul.cnt[4]~6                                                                ; LCCOMB_X37_Y9_N28  ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|clmul.prod[0]                                                                 ; FF_X45_Y8_N13      ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|clmul.start                                                                   ; FF_X41_Y11_N11     ; 70      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|cmd_buf[3]~0                                                                  ; LCCOMB_X41_Y11_N26 ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.cnt[5]~6                                                              ; LCCOMB_X44_Y11_N2  ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|shifter.start                                                                 ; FF_X41_Y11_N21     ; 52      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst|valid                                                                         ; FF_X41_Y11_N1      ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.exp_cnt[1]~11                                                                         ; LCCOMB_X21_Y3_N24  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.latency[0]                                                                            ; FF_X27_Y8_N25      ; 41      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub~77                                                                                    ; LCCOMB_X25_Y3_N2   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|ctrl_engine.state                                                                            ; FF_X28_Y8_N21      ; 16      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs1[23]~0                                                                       ; LCCOMB_X28_Y8_N4   ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fu_mul.start                                                                                 ; LCCOMB_X27_Y8_N16  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|Selector1~0                               ; LCCOMB_X27_Y8_N8   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|Selector47~0                              ; LCCOMB_X19_Y8_N12  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.cnt[1]~0                             ; LCCOMB_X21_Y8_N26  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.result[18]~34                        ; LCCOMB_X21_Y8_N6   ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_FINALIZE                     ; FF_X21_Y8_N5       ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_NORMALIZE_BUSY               ; FF_X20_Y8_N9       ; 70      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_ROUND                        ; FF_X20_Y8_N7       ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[3]~0                            ; LCCOMB_X20_Y8_N20  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|Selector27~0                ; LCCOMB_X27_Y6_N22  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|Selector58~0                ; LCCOMB_X18_Y6_N20  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[8]~0             ; LCCOMB_X27_Y7_N8   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.cnt[4]~0               ; LCCOMB_X24_Y5_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_FINALIZE       ; FF_X24_Y5_N19      ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_IDLE           ; FF_X27_Y7_N31      ; 21      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_NORMALIZE_BUSY ; FF_X24_Y5_N31      ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl~16                     ; LCCOMB_X27_Y7_N2   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg~0                      ; LCCOMB_X27_Y7_N12  ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|Selector1~2                                                                         ; LCCOMB_X35_Y8_N20  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_DONE                                                                   ; FF_X36_Y8_N5       ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_IDLE                                                                   ; FF_X36_Y8_N31      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[13]~0                                                                 ; LCCOMB_X34_Y7_N28  ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.start                                                                           ; LCCOMB_X34_Y7_N16  ; 64      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[4]~1                                                                       ; LCCOMB_X34_Y8_N30  ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.start                                                                           ; LCCOMB_X36_Y7_N30  ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[4]~5                                                                                                   ; LCCOMB_X28_Y10_N18 ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst|rdata[0]~17                                                                                                                                                           ; LCCOMB_X36_Y19_N10 ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector79~1                                                                                                                                                  ; LCCOMB_X37_Y14_N30 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|WideNor0                                                                                                                                                      ; LCCOMB_X25_Y13_N0  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.fflags[2]~0                                                                                                                                               ; LCCOMB_X20_Y15_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.frm[0]~0                                                                                                                                                  ; LCCOMB_X20_Y15_N10 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcounteren_cy~1                                                                                                                                           ; LCCOMB_X25_Y15_N24 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcountinhibit_cy                                                                                                                                          ; FF_X20_Y14_N19     ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcountinhibit_cy~1                                                                                                                                        ; LCCOMB_X26_Y15_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcountinhibit_ir                                                                                                                                          ; FF_X20_Y14_N13     ; 2       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mie_msie~0                                                                                                                                                ; LCCOMB_X25_Y15_N20 ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[0]~2                                                                                                                                             ; LCCOMB_X26_Y15_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp~1                                                                                                                                             ; LCCOMB_X24_Y17_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[0]~30                                                                                                                                               ; LCCOMB_X24_Y17_N30 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[23]~31                                                                                                                                              ; LCCOMB_X30_Y16_N16 ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[2]~0                                                                                                                                                ; LCCOMB_X25_Y15_N30 ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.we                                                                                                                                                        ; FF_X34_Y15_N29     ; 54      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~5                                                                                                                                                ; LCCOMB_X16_Y15_N4  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~6                                                                                                                                                ; LCCOMB_X16_Y15_N10 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~7                                                                                                                                                ; LCCOMB_X27_Y15_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr_counters~8                                                                                                                                                ; LCCOMB_X27_Y15_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~44                                                                                                                                                        ; LCCOMB_X27_Y15_N2  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~47                                                                                                                                                        ; LCCOMB_X26_Y15_N28 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[28]                                                                                                                                                      ; FF_X38_Y14_N25     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl[36]                                                                                                                                                      ; FF_X34_Y16_N29     ; 69      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[13]                                                                                                                                      ; FF_X39_Y16_N21     ; 165     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[31]                                                                                                                                      ; FF_X37_Y18_N7      ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.i_reg[6]                                                                                                                                       ; FF_X37_Y17_N13     ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.DISPATCH                                                                                                                                 ; FF_X34_Y10_N25     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.EXECUTE                                                                                                                                  ; FF_X37_Y14_N23     ; 111     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.LOADSTORE_2                                                                                                                              ; FF_X36_Y13_N13     ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[12]~35                                                                                                                                        ; LCCOMB_X34_Y17_N8  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state.S_PENDING                                                                                                                                  ; FF_X34_Y17_N29     ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[16]~26                                                                                                                                                  ; LCCOMB_X36_Y15_N12 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[27]~27                                                                                                                                                  ; LCCOMB_X36_Y12_N24 ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine~1                                                                                                                                                ; LCCOMB_X35_Y18_N8  ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[0][1]~2                                                                                        ; LCCOMB_X35_Y17_N20 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[1][1]~1                                                                                        ; LCCOMB_X35_Y17_N2  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[0]~0                                                                                          ; LCCOMB_X34_Y18_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[0]~0                                                                                          ; LCCOMB_X35_Y17_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[0][1]~3                                                                                        ; LCCOMB_X34_Y18_N0  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[1][1]~2                                                                                        ; LCCOMB_X34_Y18_N18 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[1]~0                                                                                          ; LCCOMB_X34_Y18_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[1]~0                                                                                          ; LCCOMB_X34_Y18_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[2]                                                                                                                                            ; FF_X26_Y17_N31     ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]~3                                                                                                                                          ; LCCOMB_X26_Y17_N8  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.env_start                                                                                                                                           ; FF_X27_Y17_N5      ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[1]                                                                                                                                          ; FF_X37_Y15_N5      ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_we~0                                                                                                                                                       ; LCCOMB_X34_Y15_N26 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rd[0]~0                                                                                                                                                       ; LCCOMB_X30_Y19_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0~21                                                                                                                                                            ; LCCOMB_X30_Y19_N26 ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rd[0]~0                                                                                                                                                       ; LCCOMB_X30_Y19_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1~22                                                                                                                                                            ; LCCOMB_X29_Y17_N22 ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rd[0]~0                                                                                                                                                       ; LCCOMB_X30_Y19_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2~21                                                                                                                                                            ; LCCOMB_X29_Y17_N4  ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rd[0]~0                                                                                                                                                       ; LCCOMB_X30_Y19_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3~21                                                                                                                                                            ; LCCOMB_X29_Y17_N20 ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|data_o[7]~26                                                                                                                                                                     ; LCCOMB_X29_Y20_N18 ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_hi[1]~0                                                                                                                                                                     ; LCCOMB_X29_Y20_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\neorv32_gpio_inst_true:neorv32_gpio_inst|dout_lo[0]~0                                                                                                                                                                     ; LCCOMB_X29_Y20_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|ctrl[1]~0                                                                                                                                                                     ; LCCOMB_X34_Y24_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|rden                                                                                                                                                                          ; LCCOMB_X30_Y20_N2  ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.count[26]~1                                                                                                                                                             ; LCCOMB_X34_Y24_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gptmr:\neorv32_gptmr_inst_true:neorv32_gptmr_inst|timer.thres[1]~0                                                                                                                                                              ; LCCOMB_X30_Y20_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b0_rd[0]~0                                                                                                                                                           ; LCCOMB_X30_Y19_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b1_rd[0]~0                                                                                                                                                           ; LCCOMB_X29_Y17_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b2_rd[0]~0                                                                                                                                                           ; LCCOMB_X30_Y19_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_b3_rd[0]~0                                                                                                                                                           ; LCCOMB_X30_Y17_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0~22                                                                                                                                                            ; LCCOMB_X30_Y19_N30 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1~22                                                                                                                                                            ; LCCOMB_X29_Y17_N26 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2~22                                                                                                                                                            ; LCCOMB_X30_Y19_N24 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3~22                                                                                                                                                            ; LCCOMB_X29_Y17_N28 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi_we                                                                                                                                                                   ; FF_X24_Y20_N9      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[1]~0                                                                                                                                                              ; LCCOMB_X23_Y20_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[1]~0                                                                                                                                                              ; LCCOMB_X23_Y20_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|data_o[11]~14                                                                                                                                                                       ; LCCOMB_X34_Y23_N6  ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|enable                                                                                                                                                                              ; FF_X35_Y24_N1      ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|enable~0                                                                                                                                                                            ; LCCOMB_X35_Y24_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_ch[0][7]~1                                                                                                                                                                      ; LCCOMB_X34_Y23_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_ch[4][7]~2                                                                                                                                                                      ; LCCOMB_X34_Y23_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_ch[8][7]~3                                                                                                                                                                      ; LCCOMB_X34_Y23_N10 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_cnt[6]~24                                                                                                                                                                       ; LCCOMB_X36_Y24_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst|ctrl[14]~3                                                                                                                                                                          ; LCCOMB_X31_Y25_N30 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst|rtx_engine.bitcnt[0]~18                                                                                                                                                             ; LCCOMB_X31_Y24_N24 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst|rtx_engine.sreg[10]~1                                                                                                                                                               ; LCCOMB_X31_Y24_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_spi:\neorv32_spi_inst_true:neorv32_spi_inst|rtx_engine.state[1]                                                                                                                                                                 ; FF_X31_Y24_N31     ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|Mux0~0                                                                                                                                                      ; LCCOMB_X28_Y22_N2  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|ctrl.cnt[2]~0                                                                                                                                               ; LCCOMB_X28_Y22_N26 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[0]                                                                                      ; FF_X27_Y22_N31     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[1]                                                                                      ; FF_X27_Y22_N23     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[2]                                                                                      ; FF_X27_Y22_N11     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[3]                                                                                      ; FF_X27_Y22_N1      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[4]                                                                                      ; FF_X26_Y22_N15     ; 14      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[0]                                                                                      ; FF_X27_Y22_N9      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[1]                                                                                      ; FF_X27_Y22_N15     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[2]                                                                                      ; FF_X27_Y22_N7      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[0]                                                                                      ; FF_X26_Y22_N27     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[1]                                                                                      ; FF_X26_Y22_N9      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[2]                                                                                      ; FF_X26_Y22_N11     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[3]                                                                                      ; FF_X26_Y22_N13     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[4]                                                                                      ; FF_X26_Y22_N25     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[5]                                                                                      ; FF_X26_Y22_N7      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[6]                                                                                      ; FF_X24_Y22_N5      ; 18      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[0]                                                                                      ; FF_X26_Y22_N5      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[1]                                                                                      ; FF_X26_Y22_N23     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[2]                                                                                      ; FF_X26_Y22_N1      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[3]                                                                                      ; FF_X26_Y22_N19     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[4]                                                                                      ; FF_X26_Y22_N31     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[0]                                                                                      ; FF_X24_Y22_N31     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[1]                                                                                      ; FF_X24_Y22_N15     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[2]                                                                                      ; FF_X24_Y22_N21     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[3]                                                                                      ; FF_X24_Y22_N7      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[4]                                                                                      ; FF_X24_Y22_N17     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[5]                                                                                      ; FF_X24_Y22_N27     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[6]                                                                                      ; FF_X24_Y22_N23     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[7]                                                                                      ; FF_X24_Y22_N9      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[8]                                                                                      ; FF_X24_Y22_N3      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[0]                                                                                      ; FF_X24_Y22_N1      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[1]                                                                                      ; FF_X25_Y22_N5      ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[2]                                                                                      ; FF_X25_Y22_N27     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[3]                                                                                      ; FF_X24_Y22_N13     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[4]                                                                                      ; FF_X24_Y22_N11     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[5]                                                                                      ; FF_X24_Y22_N25     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[6]                                                                                      ; FF_X24_Y22_N29     ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|valid_o                                                                                                                                                     ; FF_X28_Y22_N17     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl[28]                                                                                                                                                                       ; FF_X26_Y24_N13     ; 29      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl[28]~2                                                                                                                                                                     ; LCCOMB_X26_Y20_N0  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.we                                                                                                                                       ; LCCOMB_X29_Y23_N8  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|fifo.we~1                                                                                                                                     ; LCCOMB_X25_Y21_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baud_cnt[10]~0                                                                                                                                                       ; LCCOMB_X27_Y23_N14 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[3]~0                                                                                                                                                          ; LCCOMB_X29_Y23_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[2]~0                                                                                                                                                            ; LCCOMB_X29_Y23_N10 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state                                                                                                                                                                ; FF_X30_Y24_N7      ; 23      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baud_cnt[0]~15                                                                                                                                                       ; LCCOMB_X24_Y23_N26 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baud_cnt[1]~14                                                                                                                                                       ; LCCOMB_X24_Y23_N24 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[0]~1                                                                                                                                                          ; LCCOMB_X24_Y23_N6  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state.S_TX_TRANSMIT                                                                                                                                                  ; FF_X26_Y21_N1      ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|ctrl[28]                                                                                                                                                                       ; FF_X29_Y27_N31     ; 29      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|ctrl[28]~0                                                                                                                                                                     ; LCCOMB_X30_Y27_N12 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.we                                                                                                                                       ; LCCOMB_X29_Y27_N2  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|neorv32_fifo:tx_engine_fifo_inst|fifo.we~0                                                                                                                                     ; LCCOMB_X29_Y28_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.baud_cnt[10]~0                                                                                                                                                       ; LCCOMB_X29_Y26_N26 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.bitcnt[3]~0                                                                                                                                                          ; LCCOMB_X29_Y27_N10 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.sreg[2]~0                                                                                                                                                            ; LCCOMB_X29_Y27_N8  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|rx_engine.state                                                                                                                                                                ; FF_X29_Y27_N5      ; 23      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.baud_cnt[0]~15                                                                                                                                                       ; LCCOMB_X31_Y28_N30 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.baud_cnt[6]~14                                                                                                                                                       ; LCCOMB_X31_Y28_N16 ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.bitcnt[0]~1                                                                                                                                                          ; LCCOMB_X31_Y28_N6  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart1_inst_true:neorv32_uart1_inst|tx_engine.state.S_TX_TRANSMIT                                                                                                                                                  ; FF_X30_Y25_N9      ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_xirq:\neorv32_xirq_inst_true:neorv32_slink_inst|irq_enable[1]~0                                                                                                                                                                 ; LCCOMB_X36_Y20_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|sys_rstn                                                                                                                                                                                                                                ; FF_X28_Y1_N21      ; 214     ; Async. clear                          ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; neorv32_top:neorv32_top_inst|sys_rstn                                                                                                                                                                                                                                ; FF_X28_Y1_N21      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rstn_i                                                                                                                                                                                                                                                               ; PIN_J15            ; 6       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                  ;
+---------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                  ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_i                                 ; PIN_R8        ; 3109    ; 583                                  ; Global Clock         ; GCLK18           ; --                        ;
; neorv32_top:neorv32_top_inst|sys_rstn ; FF_X28_Y1_N21 ; 214     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+---------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                        ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_bp31:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; de0-nano-test-setup.neorv32_test_setup_bootloader0.rtl.mif ; M9K_X33_Y21_N0, M9K_X33_Y23_N0, M9K_X33_Y20_N0, M9K_X33_Y19_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_icu1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 2    ; None                                                       ; M9K_X33_Y11_N0, M9K_X33_Y12_N0                                                                                                 ; Old data             ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None                                                       ; M9K_X22_Y18_N0, M9K_X22_Y19_N0, M9K_X22_Y20_N0, M9K_X22_Y17_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None                                                       ; M9K_X22_Y25_N0, M9K_X22_Y16_N0, M9K_X33_Y16_N0, M9K_X22_Y24_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None                                                       ; M9K_X22_Y21_N0, M9K_X22_Y22_N0, M9K_X33_Y22_N0, M9K_X22_Y23_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None                                                       ; M9K_X33_Y24_N0, M9K_X33_Y17_N0, M9K_X33_Y18_N0, M9K_X33_Y25_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_60e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8    ; None                                                       ; M9K_X22_Y29_N0, M9K_X33_Y28_N0, M9K_X22_Y26_N0, M9K_X33_Y30_N0, M9K_X22_Y28_N0, M9K_X33_Y27_N0, M9K_X22_Y30_N0, M9K_X22_Y27_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_60e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8    ; None                                                       ; M9K_X22_Y8_N0, M9K_X33_Y13_N0, M9K_X33_Y15_N0, M9K_X22_Y12_N0, M9K_X33_Y7_N0, M9K_X33_Y8_N0, M9K_X22_Y7_N0, M9K_X22_Y15_N0     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_60e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8    ; None                                                       ; M9K_X33_Y33_N0, M9K_X33_Y29_N0, M9K_X22_Y33_N0, M9K_X33_Y31_N0, M9K_X22_Y32_N0, M9K_X33_Y26_N0, M9K_X33_Y32_N0, M9K_X22_Y31_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_60e1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 8            ; 8192         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 8192                        ; 8                           ; 65536               ; 8    ; None                                                       ; M9K_X22_Y11_N0, M9K_X22_Y13_N0, M9K_X33_Y9_N0, M9K_X33_Y14_N0, M9K_X22_Y10_N0, M9K_X33_Y10_N0, M9K_X22_Y9_N0, M9K_X22_Y14_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux26_rtl_0|altsyncram_bp31:auto_generated|ALTSYNCRAM                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)    ;(10000000000000010000000100111010) (-1335126362) (-2147417798) (-7-15-15-14-15-14-12-6)   ;(00011111100000010000000100110010) (-554766834) (528548146) (1F810132)   ;(10000000000000010000000110111010) (-1335126162) (-2147417670) (-7-15-15-14-15-14-4-6)   ;(01111111010000011000000110110010) (1277849718) (2134999474) (7F4181B2)   ;(00000000000000000000010100111010) (2472) (1338) (53A)   ;(00001100110001010000010100110010) (1461202462) (214238514) (CC50532)   ;(00110000010101010001000001110011) (1730242867) (810881139) (30551073)   ;
;8;(00110100000101010001000001110011) (2110242867) (873795699) (34151073)    ;(00110000000000000001000001110011) (1705042867) (805310579) (30001073)   ;(00110000010000000001000001110011) (1725042867) (809504883) (30401073)   ;(00110100010000000001000001110011) (2125042867) (876613747) (34401073)   ;(00110010000000000001000001110011) (1905042867) (838865011) (32001073)   ;(00110000011000000001000001110011) (1735042867) (811602035) (30601073)   ;(10110000000000000001000001110011) (369716033) (-1342173069) (-4-15-15-15-14-15-8-13)   ;(10111000000000000001000001110011) (1369716033) (-1207955341) (-4-7-15-15-14-15-8-13)   ;
;16;(10110000001000000001000001110011) (379716033) (-1340075917) (-4-15-13-15-14-15-8-13)    ;(10111000001000000001000001110011) (1379716033) (-1205858189) (-4-7-13-15-14-15-8-13)   ;(00000000000000000000000010110010) (262) (178) (B2)   ;(00000000000000000000001000110010) (1062) (562) (232)   ;(00000000000000000000001010110010) (1262) (690) (2B2)   ;(00000000000000000000001100110010) (1462) (818) (332)   ;(00000000000000000000001110110010) (1662) (946) (3B2)   ;(00000000000000010000010000111010) (202072) (66618) (1043A)   ;
;24;(11011010010001000000010000110010) (-261808420) (-633076686) (-2-5-11-11-15-11-12-14)    ;(00000000000000010000010010111010) (202272) (66746) (104BA)   ;(11111001110001001000010010110010) (-616675516) (-104561486) (-6-3-11-7-11-4-14)   ;(00000000000001000010000000110001) (1020061) (270385) (42031)   ;(00000000010001000000010000110010) (21002062) (4457522) (440432)   ;(11111110100101000001110011110001) (-132761417) (-23847695) (-1-6-11-14-30-15)   ;(00000000000000000001010110111010) (12672) (5562) (15BA)   ;(11101110100001011000010110110010) (-2136475116) (-293239374) (-1-1-7-10-7-10-4-14)   ;
;32;(10000000000000010000011000111010) (-1335123762) (-2147416518) (-7-15-15-14-15-9-12-6)    ;(11111000000001100000011000110010) (-776374716) (-133822926) (-7-15-9-15-9-12-14)   ;(10000000000000010000011010111010) (-1335123562) (-2147416390) (-7-15-15-14-15-9-4-6)   ;(11110111100001101000011010110010) (-1036274516) (-142178638) (-8-7-9-7-9-4-14)   ;(00000000110101100101110001110001) (65456161) (14048369) (D65C71)   ;(00000000000001011000011100110000) (1303460) (362288) (58730)   ;(00000000111001100000000000110001) (71400061) (15073329) (E60031)   ;(00000000000101011000010110110010) (5302662) (1410482) (1585B2)   ;
;40;(00000000000101100000011000110010) (5403062) (1443378) (160632)    ;(11111110110111111111000001111101) (-110007603) (-18878339) (-1-200-15-8-3)   ;(10000000000000010000011100111010) (-1335123362) (-2147416262) (-7-15-15-14-15-8-12-6)   ;(11110101100001110000011100110010) (-1236174316) (-175700174) (-10-7-8-15-8-12-14)   ;(10000000100000011000011110110010) (-1295023172) (-2138994766) (-7-15-7-14-7-8-4-14)   ;(00000000111101110101100001110001) (75654161) (16210033) (F75871)   ;(00000000000001110000000000110001) (1600061) (458801) (70031)   ;(00000000000101110000011100110010) (5603462) (1509170) (170732)   ;
;48;(11111111010111111111000001111101) (-50007603) (-10489731) (-1000-15-8-3)    ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00000000000000000000010110110010) (2662) (1458) (5B2)   ;(00000110000000000000000011111101) (600000375) (100663549) (60000FD)   ;(00110100000001010001000001110011) (2106242867) (872747123) (34051073)   ;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)   ;(00010000010100000000000001110011) (2024000163) (273678451) (10500073)   ;(00000000000000000000000001111101) (175) (125) (7D)   ;
;56;(11111111100000010000000100110010) (-37577316) (-8322766) (-7-14-15-14-12-14)    ;(00000000100000010010000000110001) (40220061) (8462385) (812031)   ;(00000000100100010010001000110001) (44221061) (9511473) (912231)   ;(00110100001000000010010001110011) (2115054867) (874521715) (34202473)   ;(00000010000001000100011001110001) (201043161) (33834609) (2044671)   ;(00110100000100000010010001110011) (2109054867) (873473139) (34102473)   ;(00000000000001000001010010110000) (1012260) (267440) (414B0)   ;(00000000001101001111010010110010) (15172262) (3470514) (34F4B2)   ;
;64;(00000000001001000000010000110010) (11002062) (2360370) (240432)    ;(00110100000101000001000001110011) (2110042867) (873730163) (34141073)   ;(00000000001100000000010000110010) (14002062) (3146802) (300432)   ;(00000000100101000001100001110001) (45014161) (9705585) (941871)   ;(00110100000100000010010001110011) (2109054867) (873473139) (34102473)   ;(00000000001001000000010000110010) (11002062) (2360370) (240432)   ;(00110100000101000001000001110011) (2110042867) (873730163) (34141073)   ;(00000000000000010010010000110000) (222060) (74800) (12430)   ;
;72;(00000000010000010010010010110000) (20222260) (4269232) (4124B0)    ;(00000000100000010000000100110010) (40200462) (8454450) (810132)   ;(00110000001000000000000001110011) (1715032867) (807403635) (30200073)   ;(11111011000000010000000100110010) (-477577316) (-83820238) (-4-15-14-15-14-12-14)   ;(00000100100100010010001000110001) (444221061) (76620337) (4912231)   ;(10000000000000000000010010111011) (-1335324561) (-2147482437) (-7-15-15-15-15-11-4-5)   ;(00000000000001001000011110110010) (1103662) (296882) (487B2)   ;(00000100000100010010011000110001) (404223061) (68232753) (4112631)   ;
;80;(00000100100000010010010000110001) (440222061) (75572273) (4812431)    ;(00000101001000010010000000110001) (510220061) (86057009) (5212031)   ;(00000011001100010010111000110001) (314227061) (53554737) (3312E31)   ;(00000011010000010010110000110001) (320226061) (54602801) (3412C31)   ;(00000011010100010010101000110001) (324225061) (55650865) (3512A31)   ;(00000011011000010010100000110001) (330224061) (56698929) (3612831)   ;(00000011011100010010011000110001) (334223061) (57746993) (3712631)   ;(00000011100000010010010000110001) (340222061) (58795057) (3812431)   ;
;88;(00000011100100010010001000110001) (344221061) (59843121) (3912231)    ;(00000011101000010010000000110001) (350220061) (60891185) (3A12031)   ;(00000001101100010010111000110001) (154227061) (28388913) (1B12E31)   ;(00000000000001111010000000110001) (1720061) (499761) (7A031)   ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;(00000000000001111010001000110001) (1721061) (500273) (7A231)   ;(11111111111111110000011110111011) (-174105) (-63557) (-15-8-4-5)   ;(01110110100001111000011110110010) (199252718) (1988593586) (768787B2)   ;
;96;(00110000010101111001000001110011) (1730742867) (811044979) (30579073)    ;(00000000000000000001011110111011) (13673) (6075) (17BB)   ;(11111010000000000010010000110001) (-577755717) (-100654031) (-5-15-15-13-11-12-15)   ;(10010000000001111000011110110010) (666376828) (-1878554702) (-6-15-15-8-7-8-4-14)   ;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)   ;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)   ;(00000000000000010000011100111011) (203473) (67387) (1073B)   ;(00000000000001001000010010110010) (1102262) (296114) (484B2)   ;
;104;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)    ;(00000000000001111000100001110001) (1704161) (493681) (78871)   ;(00000000000100000000011110110010) (4003662) (1050546) (1007B2)   ;(11111100111100000010010000110001) (-303755717) (-51370959) (-30-15-13-11-12-15)   ;(11111100000000000010011000110001) (-377754717) (-67099087) (-3-15-15-13-9-12-15)   ;(11111010000000000010000000110001) (-577757717) (-100655055) (-5-15-15-13-15-12-15)   ;(11111110000000000010011010110000) (-177754520) (-33544528) (-1-15-15-13-9-50)   ;(00000000000000001001011110111011) (113673) (38843) (97BB)   ;
;112;(11111111111111110111011000111011) (-104705) (-35269) (-8-9-12-5)    ;(00000000000000000000011100110010) (3462) (1842) (732)   ;(01011111111101111000011110110010) (1628220014) (1610057650) (5FF787B2)   ;(10100000000001100000011000110010) (-1628891068) (-1610217934) (-5-15-15-9-15-9-12-14)   ;(00011110110101111110010001110001) (-629205135) (517465201) (1ED7E471)   ;(00000000000000000001011010111011) (13273) (5819) (16BB)   ;(00000000000000000000011110110010) (3662) (1970) (7B2)   ;(11111111111001101000011010110010) (-6274516) (-1669454) (-1-9-7-9-4-14)   ;
;120;(00011110111001101110011001110001) (-623404135) (518448753) (1EE6E671)    ;(11111111111101110000011100110010) (-2174316) (-587982) (-8-15-8-12-14)   ;(00000001100001111001011110110010) (141713662) (25663410) (18797B2)   ;(00000000111001111110011110110011) (71763663) (15198131) (E7E7B3)   ;(00010000000000000000011100111011) (2000003473) (268437307) (1000073B)   ;(00000000111001111110011110110011) (71763663) (15198131) (E7E7B3)   ;(11111010111100000010000000110001) (-503757717) (-84926415) (-50-15-13-15-12-15)   ;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)   ;
;128;(00000000000000100000011100111011) (403473) (132923) (2073B)    ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(00000010000001111000010001110001) (201702161) (34047089) (2078471)   ;(11111110000000000010011110110000) (-177754120) (-33544272) (-1-15-15-13-8-50)   ;(11111111111100000000011100110010) (-3774316) (-1046734) (-15-15-8-12-14)   ;(11111000111000000010110000110001) (-707751717) (-119526351) (-7-1-15-13-3-12-15)   ;(00000000001001111101011110110010) (11753662) (2611122) (27D7B2)   ;(11111000000000000010111000110001) (-777750717) (-134205903) (-7-15-15-13-1-12-15)   ;
;136;(11111000111100000010110000110001) (-703751717) (-118477775) (-70-15-13-3-12-15)    ;(00001000000000000000011110110010) (1000003662) (134219698) (80007B2)   ;(00110000010001111001000001110011) (1726742867) (809996403) (30479073)   ;(00110000000001000110000001110011) (1706092867) (805593203) (30046073)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11010011100001010000010100110010) (-1141608020) (-746257102) (-2-12-7-10-15-10-12-14)   ;(00111011100000000000000011111101) (-1249934217) (998244605) (3B8000FD)   ;(11110001001100000010010101110011) (-1663755215) (-248502925) (-14-12-15-13-10-8-13)   ;
;144;(01001011100000000000000011111101) (-807483273) (1266680061) (4B8000FD)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11010111000001010000010100110010) (-781608020) (-687536846) (-2-8-15-10-15-10-12-14)   ;(00111010010000000000000011111101) (-1369934217) (977273085) (3A4000FD)   ;(11111110000000000010010100110000) (-177755320) (-33544912) (-1-15-15-13-10-130)   ;(01001010010000000000000011111101) (-927483273) (1245708541) (4A4000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11010111100001010000010100110010) (-741608020) (-679148238) (-2-8-7-10-15-10-12-14)   ;
;152;(00111001000000000000000011111101) (-1489934217) (956301565) (390000FD)    ;(00110000000100000010010101110011) (1709055267) (806364531) (30102573)   ;(01001001000000000000000011111101) (-1047483273) (1224737021) (490000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11011000000001010000010100110010) (-481608020) (-670759630) (-2-7-15-10-15-10-12-14)   ;(00110111110000000000000011111101) (-1829934217) (935330045) (37C000FD)   ;(11111100000000000010010101110011) (-377755215) (-67099277) (-3-15-15-13-10-8-13)   ;(01000111110000000000000011111101) (-1387483273) (1203765501) (47C000FD)   ;
;160;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)    ;(11011000010001010000010100110010) (-461608020) (-666565326) (-2-7-11-10-15-10-12-14)   ;(00110110100000000000000011111101) (-1949934217) (914358525) (368000FD)   ;(11111110100000000010010100110000) (-137755320) (-25156304) (-1-7-15-13-10-130)   ;(11111111111111110001010000111011) (-165705) (-60357) (-14-11-12-5)   ;(01000110010000000000000011111101) (-1527483273) (1178599677) (464000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11011000110001010000010100110010) (-421608020) (-658176718) (-2-7-3-10-15-10-12-14)   ;
;168;(00110101000000000000000011111101) (-2089934217) (889192701) (350000FD)    ;(11111111100000000010010100110000) (-37755320) (-8379088) (-7-15-13-10-130)   ;(01000101000000000000000011111101) (-1647483273) (1157628157) (450000FD)   ;(11011001010001000000010100110010) (-361808020) (-649853646) (-2-6-11-11-15-10-12-14)   ;(00110100000000000000000011111101) (2105033079) (872415485) (340000FD)   ;(11111111000000000010010100110000) (-77755320) (-16767696) (-15-15-13-10-130)   ;(01000100000000000000000011111101) (-1747483273) (1140850941) (440000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;
;176;(11011010000001010000010100110010) (-281608020) (-637205198) (-2-5-15-10-15-10-12-14)    ;(00110010110000000000000011111101) (1965033079) (851443965) (32C000FD)   ;(11111111110000000010010100110000) (-17755320) (-4184784) (-3-15-13-10-130)   ;(01000010110000000000000011111101) (-1887483273) (1119879421) (42C000FD)   ;(11011001010001000000010100110010) (-361808020) (-649853646) (-2-6-11-11-15-10-12-14)   ;(00110001110000000000000011111101) (1865033079) (834666749) (31C000FD)   ;(11111111010000000010010100110000) (-57755320) (-12573392) (-11-15-13-10-130)   ;(01000001110000000000000011111101) (-1987483273) (1103102205) (41C000FD)   ;
;184;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)    ;(00000000000000100000011100111011) (403473) (132923) (2073B)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(00000100000001111000110001110001) (401706161) (67603569) (4078C71)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11011010100001010000010100110010) (-241608020) (-628816590) (-2-5-7-10-15-10-12-14)   ;(00101111100000000000000011111101) (1445033079) (796918013) (2F8000FD)   ;(11111001010000000010011010110000) (-657754520) (-113236304) (-6-11-15-13-9-50)   ;
;192;(11111001000000000010011100110000) (-677754320) (-117430480) (-6-15-15-13-8-130)    ;(11111001010000000010011110110000) (-657754120) (-113236048) (-6-11-15-13-8-50)   ;(11111110111101101001101011110001) (-102262417) (-17392911) (-10-9-6-50-15)   ;(11111110000000000010011110110000) (-177754120) (-33544272) (-1-15-15-13-8-50)   ;(00000000000001000000010110111011) (1002673) (263611) (405BB)   ;(00000000001101111001011110110010) (15713662) (3643314) (3797B2)   ;(00000000111001111000011100110011) (71703463) (15173427) (E78733)   ;(00000000111101110011011110110011) (75633663) (16201651) (F737B3)   ;
;200;(00000000110101111000011110110011) (65703663) (14124979) (D787B3)    ;(11111110100000000010011010110000) (-137754520) (-25155920) (-1-7-15-13-9-50)   ;(00000000101101101111011010110011) (55573263) (11990707) (B6F6B3)   ;(00001100000001101000001001110001) (1401501161) (201753201) (C068271)   ;(11111010010000000010011010110000) (-557754520) (-96459088) (-5-11-15-13-9-50)   ;(00001010000001101101111001110001) (1201557161) (168222321) (A06DE71)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11011101010001010000010100110010) (38391980) (-582679246) (-2-2-11-10-15-10-12-14)   ;
;208;(00101011000000000000000011111101) (1005033079) (721420541) (2B0000FD)    ;(11111111111111110001100100111011) (-163305) (-59077) (-14-6-12-5)   ;(11011110010010010000010100110010) (139391980) (-565639886) (-2-1-11-6-15-10-12-14)   ;(00101010010000000000000011111101) (925033079) (708837629) (2A4000FD)   ;(11111111111111110001101000111011) (-162705) (-58821) (-14-5-12-5)   ;(11111111111111110001101010111011) (-162505) (-58693) (-14-5-4-5)   ;(11111111111111110001101100111011) (-162305) (-58565) (-14-4-12-5)   ;(11111111111111110001101110111011) (-162105) (-58437) (-14-4-4-5)   ;
;216;(11111111111111110001110000111011) (-161705) (-58309) (-14-3-12-5)    ;(11111111111111110001110010111011) (-161505) (-58181) (-14-3-4-5)   ;(11111111111111110001110100111011) (-161305) (-58053) (-14-2-12-5)   ;(11100100100010100000010100110010) (959591980) (-460716750) (-1-11-7-5-15-10-12-14)   ;(00101000000000000000000011111101) (705033079) (671088893) (280000FD)   ;(11111010010000000010010000110000) (-557755720) (-96459728) (-5-11-15-13-11-130)   ;(11111110000001000101111011110001) (-176720417) (-33267983) (-1-15-11-10-10-15)   ;(00001111111101000111010000110010) (1775072062) (267678770) (FF47432)   ;
;224;(00000000000001000000010100110010) (1002462) (263474) (40532)    ;(00100101010000000000000011111101) (225033079) (624951549) (254000FD)   ;(11011110000010101000010100110010) (119691980) (-569735886) (-2-1-15-5-7-10-12-14)   ;(00100110010000000000000011111101) (325033079) (641728765) (264000FD)   ;(00000000000000010000011100111011) (203473) (67387) (1073B)   ;(11111010000000000010011110110000) (-577754120) (-100653136) (-5-15-15-13-8-50)   ;(11111110000001111100111011110001) (-176030417) (-33042703) (-1-15-8-3-10-15)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;
;232;(11111110000001111000101011110001) (-176072417) (-33060111) (-1-15-8-7-50-15)    ;(00000111001000000000011110110010) (710003662) (119539634) (72007B2)   ;(00000110111101000001111001110001) (675017161) (116661873) (6F41E71)   ;(11111111111111110000001010111011) (-176505) (-64837) (-15-13-4-5)   ;(00000000000000101000000001111001) (500171) (163961) (28079)   ;(11111011100111111111000001111101) (-430007603) (-73404291) (-4-600-15-8-3)   ;(00000000000101110000011100110010) (5603462) (1509170) (170732)   ;(00000001000001110001011100110010) (101613462) (17241906) (1071732)   ;
;240;(00000000110001101000011010110011) (61503263) (13010611) (C686B3)    ;(00000001000001110101011100110010) (101653462) (17258290) (1075732)   ;(11100000100111111111000001111101) (564959693) (-526389123) (-1-15-600-15-8-3)   ;(11111111111001111000011000110010) (-6074716) (-1604046) (-1-8-7-9-12-14)   ;(00001111110101100111011000110010) (1765473062) (265713202) (FD67632)   ;(00000000000001100001101001110001) (1415161) (399985) (61A71)   ;(00000000001101110101011100110010) (15653462) (3626802) (375732)   ;(00000000000101111000011110110010) (5703662) (1542066) (1787B2)   ;
;248;(00001111111101111111011110110010) (1775773662) (267909042) (FF7F7B2)    ;(11011111110111111111000001111101) (284959693) (-538972035) (-20-200-15-8-3)   ;(00000000000101110101011100110010) (5653462) (1529650) (175732)   ;(11111111000111111111000001111101) (-70007603) (-14684035) (-1400-15-8-3)   ;(11111001010000000010011010110000) (-657754520) (-113236304) (-6-11-15-13-9-50)   ;(11111001000000000010011000110000) (-677754720) (-117430736) (-6-15-15-13-9-130)   ;(11111001010000000010010100110000) (-657755320) (-113236688) (-6-11-15-13-10-130)   ;(11111110101001101001101011110001) (-126262417) (-22635791) (-1-5-9-6-50-15)   ;
;256;(11110010111101101110001011110001) (-1502216417) (-218701071) (-130-9-1-130-15)    ;(00000000110101111001010001110001) (65712161) (14128241) (D79471)   ;(11110000111001100110111011110001) (-1706310417) (-253333775) (-15-1-9-9-10-15)   ;(00000000000100000000010100110010) (4002462) (1049906) (100532)   ;(01101010010000000000000011111101) (-1222450569) (1782579453) (6A4000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11011110000001010000010100110010) (118391980) (-570096334) (-2-1-15-10-15-10-12-14)   ;(00011101010000000000000011111101) (-774966921) (490733821) (1D4000FD)   ;
;264;(00100010100000000000000011111101) (-54966921) (578814205) (228000FD)    ;(00000110100000000000011110110010) (640003662) (109053874) (68007B2)   ;(11011110010010010000010100110010) (139391980) (-565639886) (-2-1-11-6-15-10-12-14)   ;(00000010111101000000001001110001) (275001161) (49545841) (2F40271)   ;(00000111010100000000011110110010) (724003662) (122685362) (75007B2)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(00010110111101000000011001110001) (-1619964135) (385091185) (16F40671)   ;(00000111001100000000011110110010) (714003662) (120588210) (73007B2)   ;
;272;(00010100111101000001110001110001) (-1819951135) (351542385) (14F41C71)    ;(00000000000001001010010000110000) (1122060) (304176) (4A430)   ;(00000000000001000001100001110001) (1014161) (268401) (41871)   ;(11100101000010111000010100110010) (1019891980) (-452229838) (-1-10-15-4-7-10-12-14)   ;(00011010000000000000000011111101) (-1094966921) (436207869) (1A0000FD)   ;(11110001100111111111000001111101) (-1630007603) (-241176451) (-14-600-15-8-3)   ;(11100110110011000000010100110010) (1180191980) (-422836942) (-1-9-3-3-15-10-12-14)   ;(00011001010000000000000011111101) (-1174966921) (423624957) (194000FD)   ;
;280;(00000000000001000000010100110010) (1002462) (263474) (40532)    ;(00101001010000000000000011111101) (825033079) (692060413) (294000FD)   ;(11100111010011001000010100110010) (1240291980) (-414415566) (-1-8-11-3-7-10-12-14)   ;(00011000010000000000000011111101) (-1274966921) (406847741) (184000FD)   ;(00001000000000000000010100111011) (1000002473) (134219067) (800053B)   ;(00101000010000000000000011111101) (725033079) (675283197) (284000FD)   ;(11101000110011010000010100110010) (1580391980) (-389216974) (-1-7-3-2-15-10-12-14)   ;(00010111010000000000000011111101) (-1574966921) (390070525) (174000FD)   ;
;288;(11111010010000000010110110110000) (-557751120) (-96457296) (-5-11-15-13-2-50)    ;(11111110000011011101111011110001) (-174420417) (-32645391) (-1-15-2-2-10-15)   ;(00001111111111011111110110110010) (1777376662) (268303794) (FFDFDB2)   ;(00000000000011011000010100110010) (3302462) (886066) (D8532)   ;(00010100100000000000000011111101) (-1854966921) (343933181) (148000FD)   ;(00000111100100000000011110110010) (744003662) (126879666) (79007B2)   ;(11101100111111011001101011110001) (1994504879) (-318924047) (-1-30-2-6-50-15)   ;(01000110100000000000000011111101) (-1507483273) (1182793981) (468000FD)   ;
;296;(00000000000001010001011001110001) (1213161) (333425) (51671)    ;(00000000001100000000010100110010) (14002462) (3147058) (300532)   ;(00011101100000000000000011111101) (-754966921) (494928125) (1D8000FD)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11101001100001010000010100110010) (1658391980) (-377158350) (-1-6-7-10-15-10-12-14)   ;(00000001000001000101110110110010) (101056662) (17063346) (1045DB2)   ;(00010011100000000000000011111101) (-1954966921) (327155965) (138000FD)   ;(00000000000111011000110110110010) (7306662) (1936818) (1D8DB2)   ;
;304;(00001000000000000000100110111011) (1000004673) (134220219) (80009BB)    ;(11111111111100000000011010110010) (-3774516) (-1046862) (-15-15-9-4-14)   ;(11111111111111011000110110110010) (-471116) (-160334) (-2-7-2-4-14)   ;(00000110110111011001000001110001) (667310161) (115183729) (6DD9071)   ;(01000111100010001101010110111011) (-1405330975) (1200149947) (4788D5BB)   ;(10101111111001011000010110110010) (141008532) (-1343912526) (-50-1-10-7-10-4-14)   ;(00001000000000000000010100111011) (1000002473) (134219067) (800053B)   ;(01110010110000000000000011111101) (-182450569) (1925185789) (72C000FD)   ;
;312;(00001000000000000000010100111011) (1000002473) (134219067) (800053B)    ;(00000000000001000000010110110010) (1002662) (263602) (405B2)   ;(00000000010001010000010100110010) (21202462) (4523314) (450532)   ;(01110001110000000000000011111101) (-282450569) (1908408573) (71C000FD)   ;(11111111000000000010011000110000) (-77754720) (-16767440) (-15-15-13-9-130)   ;(00001000000000000000011100111011) (1000003473) (134219579) (800073B)   ;(11111111110001000111010000110010) (-16705716) (-3902414) (-3-11-8-11-12-14)   ;(00000000000000000000110110110010) (6662) (3506) (DB2)   ;
;320;(00000000000000000000011110110010) (3662) (1970) (7B2)    ;(00000000110001110000100000110010) (61604062) (13043762) (C70832)   ;(00000001000011011000010100110011) (103302463) (17663283) (10D8533)   ;(00000000110011011000011010110011) (63303263) (13469363) (CD86B3)   ;(00000101101101000001110001110001) (555016161) (95689841) (5B41C71)   ;(00000000100001110000010100110010) (41602462) (8848690) (870532)   ;(01000000111100000000010110110011) (-2073480985) (1089471923) (40F005B3)   ;(01101110110000000000000011111101) (-782450569) (1858076925) (6EC000FD)   ;
;328;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)    ;(11010011010001010000010100110010) (-1161608020) (-750451406) (-2-12-11-10-15-10-12-14)   ;(11110010100111111111000001111101) (-1530007603) (-224399235) (-13-600-15-8-3)   ;(01000110100000000000000011111101) (-1507483273) (1182793981) (468000FD)   ;(11111010100000000010011100110000) (-537754320) (-92264656) (-5-7-15-13-8-130)   ;(00001101100000000000010100110010) (1540002462) (226493746) (D800532)   ;(00000000000101110110011100110010) (5663462) (1533746) (176732)   ;(11111010111000000010010000110001) (-507755717) (-85973967) (-5-1-15-13-11-12-15)   ;
;336;(00111011000000000000000011111101) (-1289934217) (989855997) (3B0000FD)    ;(00000000000010011000010100110010) (2302462) (623922) (98532)   ;(01001000110000000000000011111101) (-1087483273) (1220542717) (48C000FD)   ;(11111010100000000010011100110000) (-537754320) (-92264656) (-5-7-15-13-8-130)   ;(11111111111001110111011100110010) (-6104316) (-1607886) (-1-8-8-8-12-14)   ;(11111010111000000010010000110001) (-507755717) (-85973967) (-5-1-15-13-11-12-15)   ;(00111111100000000000000011111101) (-849934217) (1065353469) (3F8000FD)   ;(00000000000000010000011000111011) (203073) (67131) (1063B)   ;
;344;(00000000110010011000100110110011) (62304663) (13207987) (C989B3)    ;(11110110000111111111000001111101) (-1170007603) (-165678979) (-9-1400-15-8-3)   ;(00000000000001101010010110110000) (1522660) (435632) (6A5B0)   ;(00000000110000010010011000110001) (60223061) (12658225) (C12631)   ;(00000000010011011000110110110010) (23306662) (5082546) (4D8DB2)   ;(00000000101101111000011110110011) (55703663) (12027827) (B787B3)   ;(00000000111100010010010000110001) (74222061) (15803441) (F12431)   ;(01101000110000000000000011111101) (-1382450569) (1757413629) (68C000FD)   ;
;352;(00001000000000000000011110111011) (1000003673) (134219707) (80007BB)    ;(00000000110001111000100000110010) (61704062) (13076530) (C78832)   ;(00000000110000010010011000110000) (60223060) (12658224) (C12630)   ;(00000000100000010010011110110000) (40223660) (8464304) (8127B0)   ;(00001000000000000000011100111011) (1000003473) (134219579) (800073B)   ;(11110111010111111111000001111101) (-1050007603) (-144707459) (-8-1000-15-8-3)   ;(00000110110000000000011110110010) (660003662) (113248178) (6C007B2)   ;(00000000111101000001100001110001) (75014161) (15997041) (F41871)   ;
;360;(00000000000100000000010100110010) (4002462) (1049906) (100532)    ;(01010001000000000000000011111101) (-47483273) (1358954749) (510000FD)   ;(11011100010111111111000001111101) (-55040307) (-597692291) (-2-3-1000-15-8-3)   ;(00000110010100000000011110110010) (624003662) (105908146) (65007B2)   ;(00000000111101000001100001110001) (75014161) (15997041) (F41871)   ;(00000000000001001010011110110000) (1123660) (305072) (4A7B0)   ;(11101000000001111000101011110001) (1518894879) (-402158863) (-1-7-15-8-7-50-15)   ;(11100110010111111111000001111101) (1144959693) (-429920131) (-1-9-1000-15-8-3)   ;
;368;(00000011111100000000011110110010) (374003662) (66062258) (3F007B2)    ;(11101010100010110000010100110010) (1759791980) (-359987918) (-1-5-7-4-15-10-12-14)   ;(11101000111101000000010011110001) (1592191879) (-386661135) (-1-70-11-15-110-15)   ;(11111111111111110001011110111011) (-164105) (-59461) (-14-8-4-5)   ;(11101110010001111000010100110010) (2138891980) (-297302734) (-1-1-11-8-7-10-12-14)   ;(11100111110111111111000001111101) (1284959693) (-404754307) (-1-8-200-15-8-3)   ;(00000000000001000000011100111011) (1003473) (263995) (4073B)   ;(11111010000000000010011110110000) (-577754120) (-100653136) (-5-15-15-13-8-50)   ;
;376;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)    ;(11111110000001111001110011110001) (-176061417) (-33055503) (-1-15-8-6-30-15)   ;(11111010101000000010001000110001) (-527756717) (-90168783) (-5-5-15-13-13-12-15)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000001001000010010000000110001) (110220061) (18948145) (1212031)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;
;384;(00000000100100010010001000110001) (44221061) (9511473) (912231)    ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000000101000000000100100110010) (50004462) (10488114) (A00932)   ;(00000000000001000100010010110000) (1042260) (279728) (444B0)   ;(00000000000101000000010000110010) (5002062) (1311794) (140432)   ;(00000000000001001001111001110001) (1117161) (302705) (49E71)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;
;392;(00000000010000010010010010110000) (20222260) (4269232) (4124B0)    ;(00000000000000010010100100110000) (224460) (76080) (12930)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000001001001001001011001110001) (111113161) (19175025) (1249671)   ;(00000000110100000000010100110010) (64002462) (13632818) (D00532)   ;(11111010000111111111000011111101) (-570007403) (-98569987) (-5-1400-150-3)   ;(00000000000001001000010100110010) (1102462) (296242) (48532)   ;
;400;(11111001100111111111000011111101) (-630007403) (-106958595) (-6-600-150-3)    ;(11111100100111111111000001111101) (-330007603) (-56627075) (-3-600-15-8-3)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11001001100001010000010100110010) (1953359276) (-914029262) (-3-6-7-10-15-10-12-14)   ;(11111001010111111111000011111101) (-650007403) (-111152899) (-6-1000-150-3)   ;
;408;(00000000000000010000011100111011) (203473) (67387) (1073B)    ;(11111010000000000010011110110000) (-577754120) (-100653136) (-5-15-15-13-8-50)   ;(11111110000001111100111011110001) (-176030417) (-33042703) (-1-15-8-3-10-15)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(11111110000001111000101011110001) (-176072417) (-33060111) (-1-15-8-7-50-15)   ;(11111111000000000010011110110000) (-77754120) (-16767056) (-15-15-13-8-50)   ;(00000000000001111000000001111001) (1700171) (491641) (78079)   ;(00000000000000000000000001111101) (175) (125) (7D)   ;
;416;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)    ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11001010100001010000010100110010) (2053359276) (-897252046) (-3-5-7-10-15-10-12-14)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(11110101100111111111000011111101) (-1230007403) (-174067459) (-10-600-150-3)   ;(00000011000001000000010100110010) (301002462) (50595122) (3040532)   ;
;424;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)    ;(11110011010111111111000011111101) (-1450007403) (-211816195) (-12-1000-150-3)   ;(00000011101000000000010100110010) (350002462) (60818738) (3A00532)   ;(11110010110111111111000011111101) (-1510007403) (-220204803) (-13-200-150-3)   ;(00000010000000000000010100110010) (200002462) (33555762) (2000532)   ;(11110010010111111111000011111101) (-1550007403) (-228593411) (-13-1000-150-3)   ;(00000000000101000001011110110010) (5013662) (1316786) (1417B2)   ;(00000000100001111000011110110011) (41703663) (8882099) (8787B3)   ;
;432;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)    ;(00000000001101111001011110110010) (15713662) (3643314) (3797B2)   ;(11101111000001010000010100110010) (-2076575316) (-284883662) (-10-15-10-15-10-12-14)   ;(00000000111101010000010100110011) (75202463) (16057651) (F50533)   ;(11110010000111111111000011111101) (-1570007403) (-232787715) (-13-1400-150-3)   ;(00110000000001000111000001110011) (1706102867) (805597299) (30047073)   ;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)   ;(00000000000000010000011100111011) (203473) (67387) (1073B)   ;
;440;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)    ;(00000000000001111000100001110001) (1704161) (493681) (78871)   ;(00000000000100000000011110110010) (4003662) (1050546) (1007B2)   ;(11111100111100000010010000110001) (-303755717) (-51370959) (-30-15-13-11-12-15)   ;(11111100000000000010011000110001) (-377754717) (-67099087) (-3-15-15-13-9-12-15)   ;(00000000000000000000000001111101) (175) (125) (7D)   ;(11111110000000010000000100110010) (-177577316) (-33488590) (-1-15-14-15-14-12-14)   ;(00000001001000010010100000110001) (110224061) (18950193) (1212831)   ;
;448;(00000000000001010000100100110010) (1204462) (330034) (50932)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(00000000100100010010101000110001) (44225061) (9513521) (912A31)   ;(11001011010001010000010100110010) (2133359276) (-884669134) (-3-4-11-10-15-10-12-14)   ;(11111111111111110001010010111011) (-165505) (-60229) (-14-11-4-5)   ;(00000000100000010010110000110001) (40226061) (8465457) (812C31)   ;(00000001001100010010011000110001) (114223061) (19998257) (1312631)   ;(00000000000100010010111000110001) (4227061) (1125937) (112E31)   ;
;456;(00000001110000000000010000110010) (160002062) (29361202) (1C00432)    ;(11101100110111111111000011111101) (1984959893) (-320868099) (-1-3-200-150-3)   ;(11110101000001001000010010110010) (-1276675516) (-184253262) (-10-15-11-7-11-4-14)   ;(11111111110000000000100110110010) (-17773116) (-4191822) (-3-15-15-6-4-14)   ;(00000000100010010101011110110011) (42253663) (9000883) (8957B3)   ;(00000000111101111111011110110010) (75773662) (16250802) (F7F7B2)   ;(00000000111101001000011110110011) (75103663) (16025523) (F487B3)   ;(00000000000001111100010100110000) (1742460) (509232) (7C530)   ;
;464;(11111111110001000000010000110010) (-16775716) (-3931086) (-3-11-15-11-12-14)    ;(11101001010111111111000011111101) (1644959893) (-379588355) (-1-6-1000-150-3)   ;(11111111001101000001010011110001) (-62765417) (-13363983) (-12-11-14-110-15)   ;(00000001110000010010000010110000) (160220260) (29434032) (1C120B0)   ;(00000001100000010010010000110000) (140222060) (25240624) (1812430)   ;(00000001010000010010010010110000) (120222260) (21046448) (14124B0)   ;(00000001000000010010100100110000) (100224460) (16853296) (1012930)   ;(00000000110000010010100110110000) (60224660) (12659120) (C129B0)   ;
;472;(00000010000000010000000100110010) (200200462) (33620274) (2010132)    ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111011000000010000000100110010) (-477577316) (-83820238) (-4-15-14-15-14-12-14)   ;(00000100000100010010011000110001) (404223061) (68232753) (4112631)   ;(00000100010100010010010000110001) (424222061) (72426545) (4512431)   ;(00000100011000010010001000110001) (430221061) (73474609) (4612231)   ;(00000100011100010010000000110001) (434220061) (74522673) (4712031)   ;(00000010100000010010111000110001) (240227061) (42020401) (2812E31)   ;
;480;(00000010100100010010110000110001) (244226061) (43068465) (2912C31)    ;(00000010101000010010101000110001) (250225061) (44116529) (2A12A31)   ;(00000010101100010010100000110001) (254224061) (45164593) (2B12831)   ;(00000010110000010010011000110001) (260223061) (46212657) (2C12631)   ;(00000010110100010010010000110001) (264222061) (47260721) (2D12431)   ;(00000010111000010010001000110001) (270221061) (48308785) (2E12231)   ;(00000010111100010010000000110001) (274220061) (49356849) (2F12031)   ;(00000001000000010010111000110001) (100227061) (16854577) (1012E31)   ;
;488;(00000001000100010010110000110001) (104226061) (17902641) (1112C31)    ;(00000001110000010010101000110001) (160225061) (29436465) (1C12A31)   ;(00000001110100010010100000110001) (164224061) (30484529) (1D12831)   ;(00000001111000010010011000110001) (170223061) (31532593) (1E12631)   ;(00000001111100010010010000110001) (174222061) (32580657) (1F12431)   ;(00110100001000000010010011110011) (2115055067) (874521843) (342024F3)   ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;(00000000011101111000011110110010) (35703662) (7833522) (7787B2)   ;
;496;(00001010111101001001011001110001) (1275113161) (183801457) (AF49671)    ;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)   ;(00000000000000010000011100111011) (203473) (67387) (1073B)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(00000000000001111000100001110001) (1704161) (493681) (78871)   ;(11111100100000000010011110110000) (-337754120) (-58710096) (-3-7-15-13-8-50)   ;(00000000000101111100011110110010) (5743662) (1558450) (17C7B2)   ;(11111100111100000010010000110001) (-303755717) (-51370959) (-30-15-13-11-12-15)   ;
;504;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)    ;(00000000000000100000011100111011) (403473) (132923) (2073B)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(00000010000001111000100001110001) (201704161) (34048113) (2078871)   ;(11111001100000000010011100110000) (-637754320) (-109041872) (-6-7-15-13-8-130)   ;(11111001110000000010011010110000) (-617754520) (-104847696) (-6-3-15-13-9-50)   ;(11111110000000000010011110110000) (-177754120) (-33544272) (-1-15-15-13-8-50)   ;(00000000001001111101011110110010) (11753662) (2611122) (27D7B2)   ;
;512;(00000000111001111000011100110011) (71703463) (15173427) (E78733)    ;(00000000111101110011011110110011) (75633663) (16201651) (F737B3)   ;(00000000110101111000011110110011) (65703663) (14124979) (D787B3)   ;(11111111111100000000011010110010) (-3774516) (-1046862) (-15-15-9-4-14)   ;(11111000110100000010110000110001) (-713751717) (-120574927) (-7-2-15-13-3-12-15)   ;(11111000111100000010111000110001) (-703750717) (-118477263) (-70-15-13-1-12-15)   ;(11111000111000000010110000110001) (-707751717) (-119526351) (-7-1-15-13-3-12-15)   ;(00000011110000010010010000110000) (360222060) (62989360) (3C12430)   ;
;520;(00000100110000010010000010110000) (460220260) (79765680) (4C120B0)    ;(00000100100000010010001010110000) (440221260) (75571888) (48122B0)   ;(00000100010000010010001100110000) (420221460) (71377712) (4412330)   ;(00000100000000010010001110110000) (400221660) (67183536) (40123B0)   ;(00000011100000010010010010110000) (340222260) (58795184) (38124B0)   ;(00000011010000010010010100110000) (320222460) (54601008) (3412530)   ;(00000011000000010010010110110000) (300222660) (50406832) (30125B0)   ;(00000010110000010010011000110000) (260223060) (46212656) (2C12630)   ;
;528;(00000010100000010010011010110000) (240223260) (42018480) (28126B0)    ;(00000010010000010010011100110000) (220223460) (37824304) (2412730)   ;(00000010000000010010011110110000) (200223660) (33630128) (20127B0)   ;(00000001110000010010100000110000) (160224060) (29435952) (1C12830)   ;(00000001100000010010100010110000) (140224260) (25241776) (18128B0)   ;(00000001010000010010111000110000) (120227060) (21048880) (1412E30)   ;(00000001000000010010111010110000) (100227260) (16854704) (1012EB0)   ;(00000000110000010010111100110000) (60227460) (12660528) (C12F30)   ;
;536;(00000000100000010010111110110000) (40227660) (8466352) (812FB0)    ;(00000101000000010000000100110010) (500200462) (83951922) (5010132)   ;(00110000001000000000000001110011) (1715032867) (807403635) (30200073)   ;(00000000011100000000011110110010) (34003662) (7342002) (7007B2)   ;(00000000111101001001110001110001) (75116161) (16030833) (F49C71)   ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;(00000000010001111010011110110000) (21723660) (4695984) (47A7B0)   ;(00000000000001111000011001110001) (1703161) (493169) (78671)   ;
;544;(00000000000100000000010100110010) (4002462) (1049906) (100532)    ;(11011111110111111111000011111101) (284959893) (-538971907) (-20-200-150-3)   ;(00110100000100000010010001110011) (2109054867) (873473139) (34102473)   ;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)   ;(00000000000001000000011100111011) (1003473) (263995) (4073B)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;(00000100000001111000011001110001) (401703161) (67602033) (4078671)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;
;552;(11001011100001010000010100110010) (-2141608020) (-880474830) (-3-4-7-10-15-10-12-14)    ;(11010100110111111111000011111101) (-1015040107) (-723521283) (-2-11-200-150-3)   ;(00000000000001001000010100110010) (1102462) (296242) (48532)   ;(11100100110111111111000011111101) (984959893) (-455085827) (-1-11-200-150-3)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11001110000001010000010100110010) (-1881608020) (-838531790) (-3-1-15-10-15-10-12-14)   ;(11010011100111111111000011111101) (-1135040107) (-744492803) (-2-12-600-150-3)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;
;560;(11100011100111111111000011111101) (864959893) (-476057347) (-1-12-600-150-3)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11001110100001010000010100110010) (-1841608020) (-830143182) (-3-1-7-10-15-10-12-14)   ;(11010010010111111111000011111101) (-1255040107) (-765464323) (-2-13-1000-150-3)   ;(00110100001100000010010101110011) (2119055267) (875570547) (34302573)   ;(11100010010111111111000011111101) (744959893) (-497028867) (-1-13-1000-150-3)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11001111000001010000010100110010) (-1781608020) (-821754574) (-30-15-10-15-10-12-14)   ;
;568;(11010001000111111111000011111101) (-1375040107) (-786435843) (-2-14-1400-150-3)    ;(00000000010001000000010000110010) (21002062) (4457522) (440432)   ;(00110100000101000001000001110011) (2110042867) (873730163) (34141073)   ;(11110011000111111111000001111101) (-1470007603) (-216010627) (-12-1400-15-8-3)   ;(11111010101000000010011000110001) (-527754717) (-90167759) (-5-5-15-13-9-12-15)   ;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)   ;(11111110000001111100111011110001) (-176030417) (-33042703) (-1-15-8-3-10-15)   ;(11111010110000000010010100110000) (-517755320) (-88070864) (-5-3-15-13-10-130)   ;
;576;(00000000000000001000000001111001) (100171) (32889) (8079)    ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(11111010100000000000010000110010) (-537775716) (-92273614) (-5-7-15-15-11-12-14)   ;(00000000000001000010011110110000) (1023660) (272304) (427B0)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00001001111000000000010100110010) (1170002462) (165676338) (9E00532)   ;(00000000000101111110011110110010) (5763662) (1566642) (17E7B2)   ;
;584;(00000000111101000010000000110001) (75020061) (15999025) (F42031)    ;(11111100110111111111000011111101) (-310007403) (-52432643) (-3-200-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(11111100010111111111000011111101) (-350007403) (-60821251) (-3-1000-150-3)   ;(00000000000001000010011110110000) (1023660) (272304) (427B0)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)   ;(11111111111001111111011110110010) (-6004116) (-1574990) (-1-80-8-4-14)   ;
;592;(00000000111101000010000000110001) (75020061) (15999025) (F42031)    ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)   ;(00000000010100000000010100110010) (24002462) (5244210) (500532)   ;
;600;(00000000000101111110011110110010) (5763662) (1566642) (17E7B2)    ;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)   ;(11111000100111111111000011111101) (-730007403) (-123735811) (-7-600-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(11111000000111111111000011111101) (-770007403) (-132124419) (-7-1400-150-3)   ;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)   ;(00000000000101010111010100110010) (5272462) (1406258) (157532)   ;(11111111111001111111011110110010) (-6004116) (-1574990) (-1-80-8-4-14)   ;
;608;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)    ;(11111100000001010001101011110001) (-376562417) (-66774287) (-3-15-10-14-50-15)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(11111010100000000000010000110010) (-537775716) (-92273614) (-5-7-15-15-11-12-14)   ;
;616;(00000000000001000010011110110000) (1023660) (272304) (427B0)    ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(00000000011000000000010100110010) (30002462) (6292786) (600532)   ;(00000000000101111110011110110010) (5763662) (1566642) (17E7B2)   ;(00000000111101000010000000110001) (75020061) (15999025) (F42031)   ;(11110011110111111111000011111101) (-1410007403) (-203427587) (-12-200-150-3)   ;(00000000000001000010011110110000) (1023660) (272304) (427B0)   ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;
;624;(11111111111001111111011110110010) (-6004116) (-1574990) (-1-80-8-4-14)    ;(00000000111101000010000000110001) (75020061) (15999025) (F42031)   ;(00000000100000010010010000110000) (40222060) (8463408) (812430)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(11111111000000010000000100110010) (-77577316) (-16711374) (-15-14-15-14-12-14)   ;(00000000100000010010010000110001) (40222061) (8463409) (812431)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;
;632;(00000001000001010101010100110010) (101252462) (17126706) (1055532)    ;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)   ;(00000000000100010010011000110001) (4223061) (1123889) (112631)   ;(11110000010111111111000011111101) (-1750007403) (-262147843) (-15-1000-150-3)   ;(00000000100001000101010100110010) (41052462) (8672562) (845532)   ;(00001111111101010111010100110010) (1775272462) (267744562) (FF57532)   ;(11101111100111111111000011111101) (-2030007403) (-274730755) (-10-600-150-3)   ;(00001111111101000111010100110010) (1775072462) (267679026) (FF47532)   ;
;640;(00000000100000010010010000110000) (40222060) (8463408) (812430)    ;(00000000110000010010000010110000) (60220260) (12656816) (C120B0)   ;(00000001000000010000000100110010) (100200462) (16843058) (1010132)   ;(11101110010111111111000001111101) (2144959693) (-295702403) (-1-1-1000-15-8-3)   ;(11111101000000010000000100110010) (-277577316) (-50265806) (-2-15-14-15-14-12-14)   ;(00000010100000010010010000110001) (240222061) (42017841) (2812431)   ;(00000010100100010010001000110001) (244221061) (43065905) (2912231)   ;(00000011001000010010000000110001) (310220061) (52502577) (3212031)   ;
;648;(00000001001100010010111000110001) (114227061) (20000305) (1312E31)    ;(00000010000100010010011000110001) (204223061) (34678321) (2112631)   ;(00000000000001010000100110110010) (1204662) (330162) (509B2)   ;(00000000000001011000010010110010) (1302262) (361650) (584B2)   ;(00000000110000010000100100110010) (60204462) (12650802) (C10932)   ;(00000000001101011000010000110010) (15302062) (3507250) (358432)   ;(00000100000010011001001001110001) (402311161) (67736177) (4099271)   ;(11111010010000000010011110110000) (-557754120) (-96458832) (-5-11-15-13-8-50)   ;
;656;(11111110000001111101111011110001) (-176020417) (-33038607) (-1-15-8-2-10-15)    ;(00000000111110010000000000110001) (76200061) (16318513) (F90031)   ;(00000000000110010000100100110010) (6204462) (1640754) (190932)   ;(11111111111101000000011110110010) (-2774116) (-784462) (-11-15-8-4-14)   ;(00000010100001001001001001110001) (241111161) (42242673) (2849271)   ;(00000010110000010010000010110000) (260220260) (46211248) (2C120B0)   ;(00000010100000010010010000110000) (240222060) (42017840) (2812430)   ;(00000000110000010010010100110000) (60222460) (12657968) (C12530)   ;
;664;(00000010010000010010010010110000) (220222260) (37823664) (24124B0)    ;(00000010000000010010100100110000) (200224460) (33630512) (2012930)   ;(00000001110000010010100110110000) (160224660) (29436336) (1C129B0)   ;(00000011000000010000000100110010) (300200462) (50397490) (3010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000000000001111000010000110010) (1702062) (492594) (78432)   ;(11111100000111111111000001111101) (-370007603) (-65015683) (-3-1400-15-8-3)   ;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)   ;
;672;(00000000001100000000010100110010) (14002462) (3147058) (300532)    ;(00000000000101111110011110110010) (5763662) (1566642) (17E7B2)   ;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)   ;(11100110010111111111000011111101) (1144959893) (-429920003) (-1-9-1000-150-3)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11110100000111111111000011111101) (-1370007403) (-199233283) (-11-1400-150-3)   ;(00000000000000000000010100110010) (2462) (1330) (532)   ;(11100101010111111111000011111101) (1044959893) (-446697219) (-1-10-1000-150-3)   ;
;680;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)    ;(11111111111001111111011110110010) (-6004116) (-1574990) (-1-80-8-4-14)   ;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)   ;(00000000101010010000000000110001) (52200061) (11075633) (A90031)   ;(11111001100111111111000001111101) (-630007603) (-106958723) (-6-600-15-8-3)   ;(11111101000000010000000100110010) (-277577316) (-50265806) (-2-15-14-15-14-12-14)   ;(00000001010000010010110000110001) (120226061) (21048369) (1412C31)   ;(10000000000000000000101000111011) (-1335321761) (-2147481029) (-7-15-15-15-15-5-12-5)   ;
;688;(00000010100000010010010000110001) (240222061) (42017841) (2812431)    ;(00000000010010100000011110110010) (22403662) (4851634) (4A07B2)   ;(00000010000100010010011000110001) (204223061) (34678321) (2112631)   ;(00000010100100010010001000110001) (244221061) (43065905) (2912231)   ;(00000011001000010010000000110001) (310220061) (52502577) (3212031)   ;(00000001001100010010111000110001) (114227061) (20000305) (1312E31)   ;(00000001010100010010101000110001) (124225061) (22096433) (1512A31)   ;(00000001011000010010100000110001) (130224061) (23144497) (1612831)   ;
;696;(00000001011100010010011000110001) (134223061) (24192561) (1712631)    ;(00000001100000010010010000110001) (140222061) (25240625) (1812431)   ;(00000000000100000000011100110010) (4003462) (1050418) (100732)   ;(00000000111001111010000000110001) (71720061) (15179825) (E7A031)   ;(00000000000001010000010000110010) (1202062) (328754) (50432)   ;(00000000010010100000101000110010) (22405062) (4852274) (4A0A32)   ;(00000010000001010001100001110001) (201214161) (33888369) (2051871)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;
;704;(11010000100001010000010100110010) (-1441608020) (-796588750) (-2-15-7-10-15-10-12-14)    ;(10101110110111111111000011111101) (37476245) (-1361055491) (-5-1-200-150-3)   ;(00001000000000000000010110111011) (1000002673) (134219195) (80005BB)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11110000000111111111000011111101) (-1770007403) (-266342147) (-15-1400-150-3)   ;(01000111100010001101011110111011) (-1405329975) (1200150459) (4788D7BB)   ;(10101111111001111000011110110010) (141409532) (-1343780942) (-50-1-8-7-8-4-14)   ;(00000010111101010000111001110001) (275207161) (49614449) (2F50E71)   ;
;712;(00000000000000000000010100110010) (2462) (1330) (532)    ;(00000010010000000000000001111101) (220000175) (37748861) (240007D)   ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11010010100001010000010100110010) (-1241608020) (-763034318) (-2-13-7-10-15-10-12-14)   ;(10101100000111111111000011111101) (-222523755) (-1407192835) (-5-3-1400-150-3)   ;(11111110100000000010011110110000) (-137754120) (-25155664) (-1-7-15-13-8-50)   ;(00000000000010000000011100111011) (2003473) (526139) (8073B)   ;(00000000111001111111011110110011) (71773663) (15202227) (E7F7B3)   ;
;720;(00000000000001111001011001110001) (1713161) (497265) (79671)    ;(00000000001100000000010100110010) (14002462) (3147058) (300532)   ;(10110011100111111111000011111101) (717476245) (-1281363715) (-4-12-600-150-3)   ;(11011011100111111111000011111101) (-135040107) (-610275075) (-2-4-600-150-3)   ;(11111010000001010001110011110001) (-576561417) (-100328207) (-5-15-10-14-30-15)   ;(11111111000111111111000001111101) (-70007603) (-14684035) (-1400-15-8-3)   ;(00001000000000000000100110111011) (1000004673) (134220219) (80009BB)   ;(00000000010010011000010110110010) (22302662) (4818354) (4985B2)   ;
;728;(00000000000001000000010100110010) (1002462) (263474) (40532)    ;(11101010110111111111000011111101) (1784959893) (-354422531) (-1-5-200-150-3)   ;(00000000000001010000101010110010) (1205262) (330418) (50AB2)   ;(00000000100010011000010110110010) (42302662) (9012658) (8985B2)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11101001110111111111000011111101) (1684959893) (-371199747) (-1-6-200-150-3)   ;(11111111000000000010110000110000) (-77751720) (-16765904) (-15-15-13-3-130)   ;(00000000000001010000101100110010) (1205462) (330546) (50B32)   ;
;736;(11111111110010101111101110110010) (-15202116) (-3474510) (-3-50-4-4-14)    ;(00000000000000000000100100110010) (4462) (2354) (932)   ;(00000000000000000000010010110010) (2262) (1202) (4B2)   ;(00000000110010011000100110110010) (62304662) (13207986) (C989B2)   ;(00000001001110010000010110110011) (116202663) (20514227) (13905B3)   ;(00000101011110010001110001110001) (536216161) (91823217) (5791C71)   ;(00000001011001001000010010110011) (131102263) (23364787) (16484B3)   ;(00000000001000000000010100110010) (10002462) (2098482) (200532)   ;
;744;(11111010000001001001010011110001) (-576665417) (-100363023) (-5-15-11-6-110-15)    ;(11111111111111110001010100111011) (-165305) (-60101) (-14-10-12-5)   ;(11010011010001010000010100110010) (-1161608020) (-750451406) (-2-12-11-10-15-10-12-14)   ;(10100100010111111111000011111101) (-1202523755) (-1537216259) (-5-11-1000-150-3)   ;(00000010110000010010000010110000) (260220260) (46211248) (2C120B0)   ;(00000010100000010010010000110000) (240222060) (42017840) (2812430)   ;(10000000000000000000011110111011) (-1335323161) (-2147481669) (-7-15-15-15-15-8-4-5)   ;(00000001010101111010000000110001) (125720061) (22519857) (157A031)   ;
;752;(00000000000010100010000000110001) (2420061) (663601) (A2031)    ;(00000010010000010010010010110000) (220222260) (37823664) (24124B0)   ;(00000010000000010010100100110000) (200224460) (33630512) (2012930)   ;(00000001110000010010100110110000) (160224660) (29436336) (1C129B0)   ;(00000001100000010010101000110000) (140225060) (25242160) (1812A30)   ;(00000001010000010010101010110000) (120225260) (21047984) (1412AB0)   ;(00000001000000010010101100110000) (100225460) (16853808) (1012B30)   ;(00000000110000010010101110110000) (60225660) (12659632) (C12BB0)   ;
;760;(00000000100000010010110000110000) (40226060) (8465456) (812C30)    ;(00000011000000010000000100110010) (300200462) (50397490) (3010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(00000000000001000000010100110010) (1002462) (263474) (40532)   ;(11100010000111111111000011111101) (724959893) (-501223171) (-1-13-1400-150-3)   ;(00000001001011000000011110110011) (113003663) (19662771) (12C07B3)   ;(00000000101001001000010010110011) (51102263) (10781875) (A484B3)   ;(00000000101001111010000000110001) (51720061) (10985521) (A7A031)   ;
;768;(00000000010010010000100100110010) (22204462) (4786482) (490932)    ;(11111000110111111111000001111101) (-710007603) (-119541635) (-7-200-15-8-3)   ;(11111101000000010000000100110010) (-277577316) (-50265806) (-2-15-14-15-14-12-14)   ;(00000010100000010010010000110001) (240222061) (42017841) (2812431)   ;(00000010100100010010001000110001) (244221061) (43065905) (2912231)   ;(00000011001000010010000000110001) (310220061) (52502577) (3212031)   ;(00000010000100010010011000110001) (204223061) (34678321) (2112631)   ;(00000001001100010010111000110001) (114227061) (20000305) (1312E31)   ;
;776;(00000000000001010000010000110010) (1202062) (328754) (50432)    ;(00000000101100010010011000110001) (54223061) (11609649) (B12631)   ;(00000000110000010000100100110010) (60204462) (12650802) (C10932)   ;(00000000001101010000010010110010) (15202262) (3474610) (3504B2)   ;(00000000000010010100100110110000) (2244660) (608688) (949B0)   ;(11010110000111111111000011111101) (-875040107) (-702549763) (-2-9-1400-150-3)   ;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)   ;(00000000001000000000010100110010) (10002462) (2098482) (200532)   ;
;784;(00000000000110010000100100110010) (6204462) (1640754) (190932)    ;(00000000000101111110011110110010) (5763662) (1566642) (17E7B2)   ;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)   ;(11001010010111111111000011111101) (2039927189) (-899682051) (-3-5-1000-150-3)   ;(00000000000001001000010100110010) (1102462) (296242) (48532)   ;(11011000000111111111000011111101) (-475040107) (-668995331) (-2-7-1400-150-3)   ;(00000000000010011000010100110010) (2302462) (623922) (98532)   ;(11001001010111111111000011111101) (1939927189) (-916459267) (-3-6-1000-150-3)   ;
;792;(11111010100000000010011110110000) (-537754120) (-92264528) (-5-7-15-13-8-50)    ;(11111111111001111111011110110010) (-6004116) (-1574990) (-1-80-8-4-14)   ;(11111010111100000010010000110001) (-503755717) (-84925391) (-50-15-13-11-12-15)   ;(11001110010111111111000011111101) (-1855040107) (-832573187) (-3-1-1000-150-3)   ;(00000000000001001000011110110010) (1103662) (296882) (487B2)   ;(11111111111101001000010010110010) (-2675516) (-752462) (-11-7-11-4-14)   ;(11111010111101000001110011110001) (-502761417) (-84665103) (-50-11-14-30-15)   ;(00000010110000010010000010110000) (260220260) (46211248) (2C120B0)   ;
;800;(00000010100000010010010000110000) (240222060) (42017840) (2812430)    ;(00000010010000010010010010110000) (220222260) (37823664) (24124B0)   ;(00000010000000010010100100110000) (200224460) (33630512) (2012930)   ;(00000001110000010010100110110000) (160224660) (29436336) (1C129B0)   ;(00000011000000010000000100110010) (300200462) (50397490) (3010132)   ;(00000000000000001000000001111001) (100171) (32889) (8079)   ;(01110100011011110110111101010000) (-8783424) (1953460048) (746F6F50)   ;(00101110011001110110111001100101) (1336699849) (778530405) (2E676E65)   ;
;808;(00001010000010100010111000011101) (1202427035) (168439325) (A0A2E1D)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(01010010010001010000101000111000) (73721422) (1380256312) (52450A38)   ;(01011111010100100100111101010010) (1576963874) (1599229778) (5F524F52)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000111100000000011) (74003) (30723) (7803)   ;(01010010010001010101101100010100) (73771776) (1380277012) (52455B14)   ;(00100000010100100100111101010010) (-270519774) (542265170) (20524F52)   ;
;816;(01101110010101010010000000101101) (-817230889) (1851072557) (6E55202D)    ;(01100101011100000111100001101001) (-1908376793) (1701869673) (65707869)   ;(01100100011001010111010001110001) (-2011178783) (1684370545) (64657471)   ;(01100011011110000110010100000001) (-2106388543) (1668834561) (63786501)   ;(01101001011101000111000001101001) (-1307380793) (1769238633) (69747069)   ;(00100000001000010110111001111101) (-284700121) (539061885) (20216E7D)   ;(01110101011000010110001101101101) (87810611) (1969316717) (7561636D)   ;(00000000001111010110010101110011) (17262563) (4023667) (3D6573)   ;
;824;(01110000011001010110110100000001) (-411184543) (1885695233) (70656D01)    ;(00000000000000000011110101110001) (36561) (15729) (3D71)   ;(01110110011101000110110100000001) (192615457) (1987341569) (76746D01)   ;(00000000001111010110110001100001) (17266141) (4025441) (3D6C61)   ;(01110010011101000010000001101110) (-207430788) (1920213102) (7274206E)   ;(01100111011011100110100101100111) (-1708986397) (1735289191) (676E6967)   ;(00100000011011110111010000000001) (-261295295) (544175105) (206F7401)   ;(01110101011100110110010101010011) (92211579) (1970496851) (75736553)   ;
;832;(00101110001011100110010101101101) (1318495259) (774792557) (2E2E656D)    ;(00000000000000000000101000011101) (5035) (2589) (A1D)   ;(01101001011000010111011101100000) (-1312177404) (1767995232) (69617760)   ;(01100111011011100110100101001011) (-1708986431) (1735289163) (676E694B)   ;(01101111011001010110111000000001) (-711183943) (1868918273) (6F656E01)   ;(00110010001100110111011001010011) (1919705827) (842233427) (32337653)   ;(01100101011110000110010101111110) (-1906388368) (1702389118) (6578657E)   ;(01101110011010010110001000011101) (-810189909) (1852400157) (6E69621D)   ;
;840;(00100000001011100010111000011101) (-281540261) (539897373) (202E2E1D)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100100011000010110111101001100) (-2012183430) (1684107084) (64616F4C)   ;(00101110011001110110111001100101) (1336699849) (778530405) (2E676E65)   ;(00000000001000000010111000011101) (10027035) (2108957) (202E1D)   ;(00000000000000000100101101111100) (45574) (19324) (4B7C)   ;(00111100000010100000101000010100) (-1187529568) (1007290900) (3C0A0A14)   ;(01000101010011100010000000001111) (-1624063631) (1162747919) (454E200F)   ;
;848;(00110011010101100101001001111100) (2030483878) (861295228) (3356527C)    ;(01101111010000100010000000010011) (-722030921) (1866604563) (6F422013)   ;(01101111011011000111010001111101) (-709378769) (1869378685) (6F6C747D)   ;(01110010011001010110010001100001) (-211188803) (1919247457) (72656461)   ;(00001010001111100011111000000001) (1217437001) (171851265) (A3E3E01)   ;(01000100010011000100001000010100) (-1724442624) (1145848340) (444C4214)   ;(01000001001000000011101001011010) (-2037448516) (1092631130) (41203A5A)   ;(00100000001000000111001001000011) (-284896193) (538997315) (20207243)   ;
;856;(00110000001100100010000000000111) (1719452711) (808591367) (30322007)    ;(01001000000010100011001000010011) (-1145052625) (1208627731) (480A3213)   ;(00100000001110100101011001111010) (-278514124) (540694138) (203A567A)   ;(00000000000000000000000000000001) (1) (1) (01)   ;(01001011010011000100001100010100) (-824442224) (1263289108) (4B4C4314)   ;(00000000001000000010000000010111) (10020027) (2105367) (202017)   ;(01000001010100110100100100010100) (-2022839224) (1095977236) (41534914)   ;(00000000001000000010000000010111) (10020027) (2105367) (202017)   ;
;864;(00000000001000000010101100000001) (10025401) (2108161) (202B01)    ;(01000011010011110101001100010100) (-1823832224) (1129272084) (434F5314)   ;(00000000001000000010000000010111) (10020027) (2105367) (202017)   ;(01000101010011010100100100010100) (-1624239224) (1162692884) (454D4914)   ;(00000000001000000011101001101100) (10035154) (2112108) (203A6C)   ;(01110100011110010110001000000001) (-6189943) (1954112001) (74796201)   ;(01000000001000000111001101101001) (-2137412097) (1075868521) (40207369)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(01000101010011010100010000010100) (-1624241624) (1162691604) (454D4414)    ;(00000000001000000011101001101100) (10035154) (2112108) (203A6C)   ;(01110101010000010000101000010100) (77754080) (1967196692) (75410A14)   ;(01101111011000100110111101001011) (-711983431) (1868721995) (6F626F4B)   ;(01101001001000000111010001111101) (-1332378769) (1763734653) (6920747D)   ;(01110011001110000010000001011101) (-126430809) (1933058141) (7338205D)   ;(01110010010100000010000000011101) (-218430909) (1917853725) (7250201D)   ;(00100000011100110111001101101001) (-260295745) (544437097) (20737369)   ;
;880;(00100000011110010110111001100001) (-258700155) (544829025) (20796E61)    ;(00100000011110010110010101110101) (-258704731) (544826741) (20796575)   ;(01100001001000000110111101001011) (1962583865) (1629515595) (61206F4B)   ;(01110100011100100110111101010001) (-7983423) (1953656657) (74726F51)   ;(00000000000000000000101000011101) (5035) (2589) (A1D)   ;(01110010011011110110001001100000) (-208789804) (1919902304) (726F6260)   ;(00101110011001000110010101001011) (1336095217) (778331467) (2E64654B)   ;(00000000000000000000101000010100) (5024) (2580) (A14)   ;
;888;(00000000000000000000000000010100) (24) (20) (14)    ;(01101001011000010111011001100000) (-1312177804) (1767994976) (69617660)   ;(01101100011000100110000101001101) (-1011990429) (1818386765) (6C62614D)   ;(01001101010000110010000001101001) (-626863497) (1296244841) (4D432069)   ;(00001010001110100111001101001000) (1216471510) (171602760) (A3A7348)   ;(00100000001110100110100000000001) (-278503295) (540698625) (203A6801)   ;(01110000011011000110010101000100) (-409388440) (1886152004) (706C6544)   ;(00111010011100100010000000010100) (-1355514568) (980557844) (3A722014)   ;
;896;(01110011011001010101001000000001) (-111199943) (1936019969) (73655201)    ;(01110100011100100110000101001011) (-7990431) (1953653067) (7472614B)   ;(00111010011101010010000000010100) (-1354714568) (980754452) (3A752014)   ;(01101100011100000101010100000001) (-1008398543) (1819301121) (6C705501)   ;(00001010011001000110000101111101) (1231060575) (174350717) (A64617D)   ;(00100000001110100111001100000001) (-278495895) (540701441) (203A7301)   ;(01110010011011110111010001110010) (-208778782) (1919906930) (726F7472)   ;(01101111011101000010000001101001) (-707430793) (1869881449) (6F742069)   ;
;904;(01100001011011000110011000000001) (1985579353) (1634493953) (616C6601)    ;(00100000000010100110100001110011) (-292503133) (537553011) (200A6873)   ;(01001100001000000011101001001101) (-737448533) (1277180493) (4C203A4D)   ;(00100000011001000110000101111101) (-263906721) (543449469) (2064617D)   ;(01101101011011110111001001011001) (-908779813) (1836020313) (6D6F7259)   ;(01100001011011000110011000000001) (1985579353) (1634493953) (616C6601)   ;(00100000000010100110100001110011) (-292503133) (537553011) (200A6873)   ;(01000101001000000011101001101001) (-1637448497) (1159740009) (45203A69)   ;
;912;(01110101011000110110010101000111) (88211563) (1969448263) (75636547)    ;(00000000000000000110010101001011) (62513) (25931) (654B)   ;(01000100010011010100001100010100) (-1724242224) (1145914132) (444D4314)   ;(00000000001000000011111000010111) (10037027) (2113047) (203E17)   ;(01100101001000000110111101011100) (-1932383410) (1696624476) (65206F5C)   ;(01110101011000110110010101000111) (88211563) (1969448263) (75636547)   ;(01101100011000100110000101001011) (-1011990431) (1818386763) (6C62614B)   ;(01110110011000010010000001101001) (187769207) (1986076777) (76612069)   ;
;920;(01100001011011000110100101100001) (1985580893) (1634494817) (616C6961)    ;(00101110011001010110110001010001) (1336298825) (778398801) (2E656C51)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01110100011010010111001001111010) (-10179772) (1953067642) (7469727A)   ;(00000000000000000010000001101001) (20151) (8297) (2069)   ;(01110100011110010110001000000001) (-6189943) (1954112001) (74796201)   ;(01110100001000000111001101101001) (-32379393) (1948283753) (74207369)   ;(01010000010100110010000001111101) (-122863473) (1347625085) (5053207D)   ;
;928;(01101100011001100010000001100100) (-1011030800) (1818632292) (6C662064)    ;(00100000011010000111001101100001) (-262895755) (543716193) (20687361)   ;(00000000011110000011000001000000) (36030100) (7876672) (783040)   ;(01111001001010000010000000111111) (669569133) (2032672831) (7928203F)   ;(00100000001010010110111000111101) (-282700221) (539586109) (20296E3D)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100001011011000100011000010100) (1985559376) (1634485780) (616C4614)   ;(01101110011010010110100001110011) (-810186781) (1852401779) (6E696873)   ;
;936;(00101110001011100010111001111001) (1318459875) (774778489) (2E2E2E79)    ;(00000000000000000000000000000001) (1) (1) (01)   ;(00100000001010010110001100000101) (-282705891) (539583237) (20296305)   ;(01010011001000000111100101010001) (162590873) (1394637137) (53207951)   ;(01101000011100000110010101001011) (-1408388431) (1752196427) (6870654B)   ;(01001110001000000110111001100001) (-537416507) (1310748257) (4E206E61)   ;(01101001011101000110110001111101) (-1307384769) (1769237629) (69746C7D)   ;(01101000000010100110011101011101) (-1439987409) (1745512285) (680A675D)   ;
;944;(01110011011100000111010001001011) (-108378831) (1936749643) (7370744B)    ;(01100111001011110010111100010111) (-1728823517) (1731145495) (672F2F17)   ;(01110101011010000111010001100101) (89621201) (1969779813) (75687465)   ;(01101111011000110010111001010001) (-711823823) (1868770897) (6F632E51)   ;(01110100011100110010111101101101) (-7823389) (1953705837) (74732F6D)   ;(01110100011011000110111101011101) (-9383409) (1953263453) (746C6F5D)   ;(00101111011001110110111001100101) (1436699849) (795307621) (2F676E65)   ;(01110010011011110110010101011101) (-208788409) (1919903069) (726F655D)   ;
;952;(00000000001100100011001101011011) (14431533) (3289947) (32335B)    ;(01100001011101100110111001100100) (1987983496) (1635151460) (61766E64)   ;(00100000011001000110100101001101) (-263902781) (543451469) (2064694D)   ;(00000000010001000100110101110000) (21046560) (4476272) (444D70)   ;(00100000011001010111100001101001) (-263693145) (543520873) (20657869)   ;(01101110011001110110100101110011) (-810786381) (1852270963) (6E676973)   ;(01110010011101010111010001100001) (-207178803) (1920300129) (72757461)   ;(01100001011001100010000001101001) (1983936503) (1634082921) (61662069)   ;
;960;(00000000000000000110110001100101) (66145) (27749) (6C65)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100101011000110111100001101001) (-1911776793) (1701017705) (65637869)   ;(01101110011010010110010001101001) (-810188793) (1852400745) (6E696469)   ;(01001101010010010010000001111001) (-625263477) (1296638073) (4D492079)   ;(01100011001000000100110101101000) (-2132404394) (1663061352) (63204D68)   ;(01100011011000010111000001100001) (-2112180803) (1667330145) (63617061)   ;(00000000011110010111010001100101) (36272145) (7959653) (797465)   ;
;968;(01100011011001010110100001110001) (-2111186783) (1667590257) (63656871)    ;(01101101011101010111001101110101) (-907179379) (1836413813) (6D757375)   ;(01101001011000010110011000000001) (-1312187943) (1767990785) (69616601)   ;(00000000000000000000000001001101) (115) (77) (4D)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000010010010101000001110010) (-272717134) (541675634) (20495072)   ;(01110011011000010110110001011001) (-112184813) (1935764569) (73616C59)   ;
;976;(01100011011000010010000001000101) (-2112230839) (1667309637) (63612045)    ;(01110011011100110110010101110001) (-107788383) (1936942449) (73736571)   ;(01101001011000010110011000000001) (-1312187943) (1767990785) (69616601)   ;(00000000011001000110010101001101) (31062515) (6579533) (64654D)   ;(00110011001100100011000100000011) (2019463107) (858927363) (33323103)   ;(00110111001101100011010100001011) (-1874502179) (926299403) (3736350B)   ;(01100010011000010011100100000111) (2082750759) (1650538759) (62613907)   ;(01100110011001010110010001110001) (-1811188783) (1717920881) (66656471)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                        ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y6_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ;                            ; DSPMULT_X13_Y7_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y4_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7 ;                            ; DSPMULT_X13_Y5_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 11,165 / 71,559 ( 16 % ) ;
; C16 interconnects     ; 158 / 2,597 ( 6 % )      ;
; C4 interconnects      ; 5,747 / 46,848 ( 12 % )  ;
; Direct links          ; 1,570 / 71,559 ( 2 % )   ;
; Global clocks         ; 2 / 20 ( 10 % )          ;
; Local interconnects   ; 2,967 / 24,624 ( 12 % )  ;
; R24 interconnects     ; 200 / 2,496 ( 8 % )      ;
; R4 interconnects      ; 6,819 / 62,424 ( 11 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.72) ; Number of LABs  (Total = 494) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 25                            ;
; 2                                           ; 14                            ;
; 3                                           ; 12                            ;
; 4                                           ; 7                             ;
; 5                                           ; 6                             ;
; 6                                           ; 12                            ;
; 7                                           ; 9                             ;
; 8                                           ; 10                            ;
; 9                                           ; 15                            ;
; 10                                          ; 13                            ;
; 11                                          ; 5                             ;
; 12                                          ; 17                            ;
; 13                                          ; 28                            ;
; 14                                          ; 30                            ;
; 15                                          ; 43                            ;
; 16                                          ; 248                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.80) ; Number of LABs  (Total = 494) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 63                            ;
; 1 Clock                            ; 413                           ;
; 1 Clock enable                     ; 225                           ;
; 1 Sync. clear                      ; 46                            ;
; 1 Sync. load                       ; 81                            ;
; 2 Clock enables                    ; 59                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.14) ; Number of LABs  (Total = 494) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 18                            ;
; 2                                            ; 14                            ;
; 3                                            ; 10                            ;
; 4                                            ; 6                             ;
; 5                                            ; 8                             ;
; 6                                            ; 7                             ;
; 7                                            ; 3                             ;
; 8                                            ; 9                             ;
; 9                                            ; 7                             ;
; 10                                           ; 11                            ;
; 11                                           ; 7                             ;
; 12                                           ; 10                            ;
; 13                                           ; 13                            ;
; 14                                           ; 16                            ;
; 15                                           ; 18                            ;
; 16                                           ; 34                            ;
; 17                                           ; 29                            ;
; 18                                           ; 24                            ;
; 19                                           ; 19                            ;
; 20                                           ; 16                            ;
; 21                                           ; 24                            ;
; 22                                           ; 20                            ;
; 23                                           ; 25                            ;
; 24                                           ; 23                            ;
; 25                                           ; 20                            ;
; 26                                           ; 16                            ;
; 27                                           ; 15                            ;
; 28                                           ; 11                            ;
; 29                                           ; 9                             ;
; 30                                           ; 8                             ;
; 31                                           ; 9                             ;
; 32                                           ; 32                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.04) ; Number of LABs  (Total = 494) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 31                            ;
; 2                                               ; 26                            ;
; 3                                               ; 25                            ;
; 4                                               ; 19                            ;
; 5                                               ; 25                            ;
; 6                                               ; 33                            ;
; 7                                               ; 34                            ;
; 8                                               ; 43                            ;
; 9                                               ; 42                            ;
; 10                                              ; 27                            ;
; 11                                              ; 26                            ;
; 12                                              ; 29                            ;
; 13                                              ; 23                            ;
; 14                                              ; 21                            ;
; 15                                              ; 15                            ;
; 16                                              ; 50                            ;
; 17                                              ; 4                             ;
; 18                                              ; 9                             ;
; 19                                              ; 3                             ;
; 20                                              ; 1                             ;
; 21                                              ; 2                             ;
; 22                                              ; 2                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.53) ; Number of LABs  (Total = 494) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 18                            ;
; 3                                            ; 9                             ;
; 4                                            ; 10                            ;
; 5                                            ; 6                             ;
; 6                                            ; 8                             ;
; 7                                            ; 8                             ;
; 8                                            ; 15                            ;
; 9                                            ; 7                             ;
; 10                                           ; 11                            ;
; 11                                           ; 17                            ;
; 12                                           ; 13                            ;
; 13                                           ; 12                            ;
; 14                                           ; 11                            ;
; 15                                           ; 14                            ;
; 16                                           ; 22                            ;
; 17                                           ; 21                            ;
; 18                                           ; 25                            ;
; 19                                           ; 22                            ;
; 20                                           ; 23                            ;
; 21                                           ; 22                            ;
; 22                                           ; 13                            ;
; 23                                           ; 20                            ;
; 24                                           ; 18                            ;
; 25                                           ; 15                            ;
; 26                                           ; 10                            ;
; 27                                           ; 18                            ;
; 28                                           ; 12                            ;
; 29                                           ; 4                             ;
; 30                                           ; 9                             ;
; 31                                           ; 13                            ;
; 32                                           ; 11                            ;
; 33                                           ; 18                            ;
; 34                                           ; 10                            ;
; 35                                           ; 8                             ;
; 36                                           ; 12                            ;
; 37                                           ; 8                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 84           ; 0            ; 84           ; 0            ; 0            ; 85        ; 84           ; 0            ; 85        ; 85        ; 0            ; 1            ; 0            ; 0            ; 39           ; 0            ; 1            ; 39           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 85        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 85           ; 1            ; 85           ; 85           ; 0         ; 1            ; 85           ; 0         ; 0         ; 85           ; 84           ; 85           ; 85           ; 46           ; 85           ; 84           ; 46           ; 85           ; 85           ; 85           ; 84           ; 85           ; 85           ; 85           ; 85           ; 85           ; 0         ; 85           ; 85           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; gpio_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_o[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart0_txd_o        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart1_txd_o        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm_o[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sck_o          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sdo_o          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_csn_o[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ioclk2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iobus[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_i              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rstn_i             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio_i[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_sdi_i          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; xirq_i[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; xirq_i[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart0_rxd_i        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart1_rxd_i        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                                                                                                                                                       ; Destination Clock(s) ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; clk_i                                                                                                                                                                                                                                                                                                                                                                 ; clk_i                ; 91.4              ;
; clk_i,neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[0],neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[0] ; clk_i                ; 1.2               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                 ; Destination Register                                                                                                                                                            ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[1] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[2] ; 2.686             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[0] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[1] ; 2.640             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[1] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[2] ; 2.640             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_s[2] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[0] ; 2.640             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[0] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[1] ; 2.640             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[1] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[2] ; 2.640             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[2] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[3] ; 2.640             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[0] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[1] ; 2.553             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[0] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[1] ; 2.553             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[0] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[1] ; 2.553             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[4] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[0] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[1] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[2] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[2] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[3] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[3] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[4] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_s[4] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[0] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[1] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[2] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[2] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[3] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[3] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[4] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[4] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[5] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[6] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[0] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[3] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[4] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[4] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[5] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[5] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[6] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[6] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[0] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[1] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[2] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[2] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[3] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[3] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[4] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[4] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[5] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[5] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[6] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[6] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[7] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[7] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[8] ; 2.551             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[0] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[1] ; 2.514             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[2] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_s[3] ; 2.340             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[3] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|enable_sreg_l[4] ; 2.334             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|enable_sreg_l[8] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|deb.state                                                              ; 2.278             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[5] ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|enable_sreg_l[6] ; 2.227             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_s[0]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|sync_ff[0]       ; 1.351             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[0]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|sync_ff[0]       ; 1.332             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[0]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|sync_ff[0]       ; 1.192             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|sync_ff[1]       ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|sync_ff[0]       ; 1.179             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[0]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|sync_ff[0]       ; 1.172             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|deb.state                                                              ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|deb.state                                                              ; 1.139             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|sync_ff[1]       ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|sync_ff[0]       ; 0.931             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[0]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|sync_ff[0]       ; 0.928             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[0]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|sync_ff[0]       ; 0.908             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|sync_ff[1]       ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|sync_ff[0]       ; 0.759             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[8]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[7]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[7]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[6]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[5]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[4]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[6]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[5]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[6]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[5]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[5]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[4]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[5]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[4]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[4]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[3]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[4]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[3]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[3]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[2]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[3]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[2]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[2]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[1]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_s[2]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_s[1]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[1]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_l[0]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_s[1]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_s[0]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[2]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i|inv_chain_s[1]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[2]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[1]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[1]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i|inv_chain_l[0]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[4]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[3]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[4]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[3]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[3]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[2]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[3]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[2]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[2]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[1]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[2]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[1]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[1]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_l[0]   ; 0.183             ;
; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[1]   ; neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i|inv_chain_s[0]   ; 0.183             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 72 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "de0-nano-test-setup"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 85 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0-nano-test-setup.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_i~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 51
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ioclk2~output File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 72
Info (176353): Automatically promoted node neorv32_top:neorv32_top_inst|sys_rstn  File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd Line: 251
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fu_conv_i2f.done File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 198
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 72 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 36 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  11 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "spi_csn_o]4]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:36
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:29
Info (11888): Total time spent on timing analysis during the Fitter is 21.68 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin iobus[0] uses I/O standard 3.3-V LVTTL at C16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[1] uses I/O standard 3.3-V LVTTL at C15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[2] uses I/O standard 3.3-V LVTTL at D16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[3] uses I/O standard 3.3-V LVTTL at D15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[4] uses I/O standard 3.3-V LVTTL at D14 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[5] uses I/O standard 3.3-V LVTTL at F15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[6] uses I/O standard 3.3-V LVTTL at F16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[7] uses I/O standard 3.3-V LVTTL at F14 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[8] uses I/O standard 3.3-V LVTTL at B16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin iobus[9] uses I/O standard 3.3-V LVTTL at C14 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169178): Pin clk_i uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 51
    Info (169178): Pin rstn_i uses I/O standard 3.3-V LVTTL at J15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 52
    Info (169178): Pin gpio_i[8] uses I/O standard 3.3-V LVTTL at T12 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[16] uses I/O standard 3.3-V LVTTL at P16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[0] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[17] uses I/O standard 3.3-V LVTTL at N16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[1] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[11] uses I/O standard 3.3-V LVTTL at R10 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[19] uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[3] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[10] uses I/O standard 3.3-V LVTTL at R11 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[18] uses I/O standard 3.3-V LVTTL at P14 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[2] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[9] uses I/O standard 3.3-V LVTTL at T11 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[14] uses I/O standard 3.3-V LVTTL at K16 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[15] uses I/O standard 3.3-V LVTTL at L15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[6] uses I/O standard 3.3-V LVTTL at T15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[13] uses I/O standard 3.3-V LVTTL at N11 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[12] uses I/O standard 3.3-V LVTTL at P9 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[7] uses I/O standard 3.3-V LVTTL at T13 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[21] uses I/O standard 3.3-V LVTTL at K15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[5] uses I/O standard 3.3-V LVTTL at F13 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[20] uses I/O standard 3.3-V LVTTL at L13 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin gpio_i[4] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 55
    Info (169178): Pin spi_sdi_i uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 67
    Info (169178): Pin xirq_i[0] uses I/O standard 3.3-V LVTTL at J13 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 70
    Info (169178): Pin xirq_i[1] uses I/O standard 3.3-V LVTTL at J14 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 70
    Info (169178): Pin uart0_rxd_i uses I/O standard 3.3-V LVTTL at C3 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 58
    Info (169178): Pin uart1_rxd_i uses I/O standard 3.3-V LVTTL at B5 File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 61
Warning (169064): Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin iobus[4] has a permanently enabled output enable File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169065): Pin iobus[5] has a permanently enabled output enable File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169065): Pin iobus[6] has a permanently enabled output enable File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169065): Pin iobus[7] has a permanently enabled output enable File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169065): Pin iobus[8] has a permanently enabled output enable File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
    Info (169065): Pin iobus[9] has a permanently enabled output enable File: C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd Line: 73
Info (144001): Generated suppressed messages file C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/output_files/de0-nano-test-setup.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5546 megabytes
    Info: Processing ended: Thu May 12 12:43:57 2022
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:02:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/output_files/de0-nano-test-setup.fit.smsg.


