Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 14 19:09:19 2021
| Host         : normandy running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -hierarchical -file reports/pulpissimo-arty.utilization.rpt
| Design       : xilinx_pulpissimo
| Device       : 7a100tcsg324-1
| Design State : Routed
------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                         Instance                                         |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| xilinx_pulpissimo                                                                        |                                                                   (top) |      43633 |      43621 |       0 |   12 | 22563 |    128 |      0 |         12 |
|   (xilinx_pulpissimo)                                                                    |                                                                   (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   i_pulpissimo                                                                           |                                                              pulpissimo |      43633 |      43621 |       0 |   12 | 22563 |    128 |      0 |         12 |
|     pad_frame_i                                                                          |                                                               pad_frame |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data0                                                                  |                                                   pad_functional_pd__20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data1                                                                  |                                                   pad_functional_pd__21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data2                                                                  |                                                   pad_functional_pd__22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data3                                                                  |                                                   pad_functional_pd__23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data4                                                                  |                                                   pad_functional_pd__24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data5                                                                  |                                                   pad_functional_pd__25 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data6                                                                  |                                                   pad_functional_pd__26 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_data7                                                                  |                                                   pad_functional_pd__27 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_hsync                                                                  |                                                   pad_functional_pd__19 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_pclk                                                                   |                                                   pad_functional_pd__18 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_cam_vsync                                                                  |                                                       pad_functional_pd |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_i2c0_scl                                                                   |                                                    pad_functional_pu__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_i2c0_sda                                                                   |                                                    pad_functional_pu__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_i2s0_sck                                                                   |                                                   pad_functional_pd__17 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_i2s0_sdi                                                                   |                                                   pad_functional_pd__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_i2s0_ws                                                                    |                                                   pad_functional_pd__15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_i2s1_sdi                                                                   |                                                   pad_functional_pd__14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_sdio_clk                                                                   |                                                    pad_functional_pd__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_sdio_cmd                                                                   |                                                    pad_functional_pd__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_sdio_data0                                                                 |                                                    pad_functional_pd__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_sdio_data1                                                                 |                                                    pad_functional_pd__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_sdio_data2                                                                 |                                                    pad_functional_pd__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_sdio_data3                                                                 |                                                    pad_functional_pd__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_csn0                                                                  |                                                   pad_functional_pd__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_csn1                                                                  |                                                   pad_functional_pd__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_sck                                                                   |                                                    pad_functional_pd__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_sdio0                                                                 |                                                    pad_functional_pd__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_sdio1                                                                 |                                                    pad_functional_pd__9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_sdio2                                                                 |                                                   pad_functional_pd__10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_spim_sdio3                                                                 |                                                   pad_functional_pd__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_uart_rx                                                                    |                                                    pad_functional_pu__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       padinst_uart_tx                                                                    |                                                    pad_functional_pu__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     safe_domain_i                                                                        |                                                             safe_domain |         84 |         84 |       0 |    0 |    16 |      0 |      0 |          0 |
|       i_slow_clk_gen                                                                     |                                                       fpga_slow_clk_gen |          9 |          9 |       0 |    0 |    16 |      0 |      0 |          0 |
|         (i_slow_clk_gen)                                                                 |                                                       fpga_slow_clk_gen |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_slow_clk_mngr                                                                  |                                                    xilinx_slow_clk_mngr |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|           inst                                                                           |                       xilinx_slow_clk_mngr_xilinx_slow_clk_mngr_clk_wiz |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|       pad_control_i                                                                      |                                                             pad_control |         75 |         75 |       0 |    0 |     0 |      0 |      0 |          0 |
|     soc_domain_i                                                                         |                                                              soc_domain |      43549 |      43537 |       0 |   12 | 22547 |    128 |      0 |         12 |
|       pulp_soc_i                                                                         |                                                                pulp_soc |      43549 |      43537 |       0 |   12 | 22547 |    128 |      0 |         12 |
|         (pulp_soc_i)                                                                     |                                                                pulp_soc |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         apb2per_newdebug_i                                                               |                                                                 apb2per |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|         fc_subsystem_i                                                                   |                                                            fc_subsystem |      19251 |      19251 |       0 |    0 |  5252 |      0 |      0 |          9 |
|           FC_CORE.lFC_CORE                                                               |                                                              riscv_core |      18885 |      18885 |       0 |    0 |  5110 |      0 |      0 |          9 |
|             (FC_CORE.lFC_CORE)                                                           |                                                              riscv_core |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             RISCY_PMP.pmp_unit_i                                                         |                                                               riscv_pmp |       3177 |       3177 |       0 |    0 |     1 |      0 |      0 |          0 |
|             cs_registers_i                                                               |                                                      riscv_cs_registers |       2190 |       2190 |       0 |    0 |  1518 |      0 |      0 |          0 |
|             ex_stage_i                                                                   |                                                          riscv_ex_stage |       7476 |       7476 |       0 |    0 |   506 |      0 |      0 |          9 |
|               (ex_stage_i)                                                               |                                                          riscv_ex_stage |        118 |        118 |       0 |    0 |     7 |      0 |      0 |          0 |
|               alu_i                                                                      |                                                               riscv_alu |       1689 |       1689 |       0 |    0 |   108 |      0 |      0 |          0 |
|                 (alu_i)                                                                  |                                                               riscv_alu |       1408 |       1408 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 alu_ff_i                                                                 |                                                                  alu_ff |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 alu_popcnt_i                                                             |                                                              alu_popcnt |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 int_div.div_i                                                            |                                                           riscv_alu_div |        217 |        217 |       0 |    0 |   108 |      0 |      0 |          0 |
|               apu_disp_i                                                                 |                                                          riscv_apu_disp |         65 |         65 |       0 |    0 |    16 |      0 |      0 |          0 |
|               i_fpnew_bulk                                                               |                                                               fpnew_top |       4772 |       4772 |       0 |    0 |   371 |      0 |      0 |          2 |
|                 (i_fpnew_bulk)                                                           |                                                               fpnew_top |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_operation_groups[0].i_opgroup_block                                  |                                                     fpnew_opgroup_block |       1275 |       1275 |       0 |    0 |     0 |      0 |      0 |          2 |
|                   (gen_operation_groups[0].i_opgroup_block)                              |                                                     fpnew_opgroup_block |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_merged_slice.i_multifmt_slice                                      |                                            fpnew_opgroup_multifmt_slice |       1255 |       1255 |       0 |    0 |     0 |      0 |      0 |          2 |
|                     (gen_merged_slice.i_multifmt_slice)                                  |                                            fpnew_opgroup_multifmt_slice |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi         |                                                         fpnew_fma_multi |       1221 |       1221 |       0 |    0 |     0 |      0 |      0 |          2 |
|                       (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi)     |                                                         fpnew_fma_multi |       1128 |       1128 |       0 |    0 |     0 |      0 |      0 |          2 |
|                       fmt_init_inputs[0].active_format.i_fpnew_classifier                |                                                        fpnew_classifier |         42 |         42 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fpnew_rounding                                                   |                                                          fpnew_rounding |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_lzc                                                              |                                                                     lzc |         40 |         40 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_arbiter                                                              |                                                             rr_arb_tree |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_operation_groups[1].i_opgroup_block                                  |                                     fpnew_opgroup_block__parameterized0 |       2315 |       2315 |       0 |    0 |   369 |      0 |      0 |          0 |
|                   (gen_operation_groups[1].i_opgroup_block)                              |                                     fpnew_opgroup_block__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_merged_slice.i_multifmt_slice                                      |                            fpnew_opgroup_multifmt_slice__parameterized0 |       2295 |       2295 |       0 |    0 |   369 |      0 |      0 |          0 |
|                     (gen_merged_slice.i_multifmt_slice)                                  |                            fpnew_opgroup_multifmt_slice__parameterized0 |         35 |         35 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi     |                                                     fpnew_divsqrt_multi |       2260 |       2260 |       0 |    0 |   369 |      0 |      0 |          0 |
|                       (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi) |                                                     fpnew_divsqrt_multi |         51 |         51 |       0 |    0 |    83 |      0 |      0 |          0 |
|                       i_divsqrt_lei                                                      |                                                        div_sqrt_top_mvp |       2209 |       2209 |       0 |    0 |   286 |      0 |      0 |          0 |
|                         fpu_norm_U0                                                      |                                                       norm_div_sqrt_mvp |        672 |        672 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         nrbd_nrsc_U0                                                     |                                                           nrbd_nrsc_mvp |        918 |        918 |       0 |    0 |   148 |      0 |      0 |          0 |
|                           control_U0                                                     |                                                             control_mvp |        918 |        918 |       0 |    0 |   148 |      0 |      0 |          0 |
|                             (control_U0)                                                 |                                                             control_mvp |        742 |        742 |       0 |    0 |   148 |      0 |      0 |          0 |
|                             genblk4[0].iteration_div_sqrt                                |                                               iteration_div_sqrt_mvp__1 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             genblk4[1].iteration_div_sqrt                                |                                               iteration_div_sqrt_mvp__2 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|                             genblk4[2].iteration_div_sqrt                                |                                                  iteration_div_sqrt_mvp |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         preprocess_U0                                                    |                                                          preprocess_mvp |        619 |        619 |       0 |    0 |   138 |      0 |      0 |          0 |
|                           (preprocess_U0)                                                |                                                          preprocess_mvp |        537 |        537 |       0 |    0 |   138 |      0 |      0 |          0 |
|                           LOD_Ua                                                         |                                                  lzc__parameterized1__1 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          0 |
|                           LOD_Ub                                                         |                                                     lzc__parameterized1 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_arbiter                                                              |                                                          rr_arb_tree__3 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_operation_groups[2].i_opgroup_block                                  |                                     fpnew_opgroup_block__parameterized1 |        161 |        161 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   (gen_operation_groups[2].i_opgroup_block)                              |                                     fpnew_opgroup_block__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_parallel_slices[0].active_format.i_fmt_slice                       |                                                 fpnew_opgroup_fmt_slice |        142 |        142 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     (gen_parallel_slices[0].active_format.i_fmt_slice)                   |                                                 fpnew_opgroup_fmt_slice |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_num_lanes[0].active_lane.lane_instance.i_noncomp                 |                                                           fpnew_noncomp |        120 |        120 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       (gen_num_lanes[0].active_lane.lane_instance.i_noncomp)             |                                                           fpnew_noncomp |         93 |         93 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_class_a                                                          |                                        fpnew_classifier__parameterized0 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_arbiter                                                              |                                                          rr_arb_tree__2 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_operation_groups[3].i_opgroup_block                                  |                                     fpnew_opgroup_block__parameterized2 |        930 |        930 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   (gen_operation_groups[3].i_opgroup_block)                              |                                     fpnew_opgroup_block__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_merged_slice.i_multifmt_slice                                      |                            fpnew_opgroup_multifmt_slice__parameterized1 |        910 |        910 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     (gen_merged_slice.i_multifmt_slice)                                  |                            fpnew_opgroup_multifmt_slice__parameterized1 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi        |                                                        fpnew_cast_multi |        858 |        858 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi)    |                                                        fpnew_cast_multi |        818 |        818 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       fmt_init_inputs[0].active_format.i_fpnew_classifier                |                                        fpnew_classifier__parameterized1 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fpnew_rounding                                                   |                                          fpnew_rounding__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_lzc                                                              |                                                     lzc__parameterized2 |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_arbiter                                                              |                                                          rr_arb_tree__1 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 i_arbiter                                                                |                                             rr_arb_tree__parameterized0 |         87 |         87 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   (i_arbiter)                                                            |                                             rr_arb_tree__parameterized0 |         85 |         85 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                     lzc__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized3__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               mult_i                                                                     |                                                              riscv_mult |        832 |        832 |       0 |    0 |     4 |      0 |      0 |          7 |
|             id_stage_i                                                                   |                                                          riscv_id_stage |       4997 |       4997 |       0 |    0 |  2734 |      0 |      0 |          0 |
|               (id_stage_i)                                                               |                                                          riscv_id_stage |        645 |        645 |       0 |    0 |   509 |      0 |      0 |          0 |
|               controller_i                                                               |                                                        riscv_controller |        146 |        146 |       0 |    0 |    10 |      0 |      0 |          0 |
|               decoder_i                                                                  |                                                           riscv_decoder |        326 |        326 |       0 |    0 |     0 |      0 |      0 |          0 |
|               hwloop_regs_i                                                              |                                                       riscv_hwloop_regs |        131 |        131 |       0 |    0 |   192 |      0 |      0 |          0 |
|               int_controller_i                                                           |                                                    riscv_int_controller |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|               registers_i                                                                |                                                 register_file_test_wrap |       3744 |       3744 |       0 |    0 |  2016 |      0 |      0 |          0 |
|                 riscv_register_file_i                                                    |                                                     riscv_register_file |       3744 |       3744 |       0 |    0 |  2016 |      0 |      0 |          0 |
|             if_stage_i                                                                   |                                                          riscv_if_stage |        840 |        840 |       0 |    0 |   310 |      0 |      0 |          0 |
|               (if_stage_i)                                                               |                                                          riscv_if_stage |        102 |        102 |       0 |    0 |    73 |      0 |      0 |          0 |
|               compressed_decoder_i                                                       |                                                riscv_compressed_decoder |        124 |        124 |       0 |    0 |     0 |      0 |      0 |          0 |
|               hwloop_controller_i                                                        |                                                 riscv_hwloop_controller |         72 |         72 |       0 |    0 |     0 |      0 |      0 |          0 |
|               prefetch_32.prefetch_buffer_i                                              |                                                   riscv_prefetch_buffer |        542 |        542 |       0 |    0 |   237 |      0 |      0 |          0 |
|                 (prefetch_32.prefetch_buffer_i)                                          |                                                   riscv_prefetch_buffer |        112 |        112 |       0 |    0 |    38 |      0 |      0 |          0 |
|                 fifo_i                                                                   |                                                        riscv_fetch_fifo |        430 |        430 |       0 |    0 |   199 |      0 |      0 |          0 |
|             load_store_unit_i                                                            |                                                   riscv_load_store_unit |        199 |        199 |       0 |    0 |    41 |      0 |      0 |          0 |
|           fc_eu_i                                                                        |                                                     apb_interrupt_cntrl |        366 |        366 |       0 |    0 |   142 |      0 |      0 |          0 |
|             (fc_eu_i)                                                                    |                                                     apb_interrupt_cntrl |        325 |        325 |       0 |    0 |   104 |      0 |      0 |          0 |
|             i_event_fifo                                                                 |                                                            generic_fifo |         41 |         41 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_clk_rst_gen                                                                    |                                                         soc_clk_rst_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_fpga_clk_gen                                                                 |                                                            fpga_clk_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             (i_fpga_clk_gen)                                                             |                                                            fpga_clk_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_clk_manager                                                                |                                                         xilinx_clk_mngr |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                       |                                 xilinx_clk_mngr_xilinx_clk_mngr_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         i_dm_top                                                                         |                                                                  dm_top |       3116 |       3116 |       0 |    0 |   708 |      0 |      0 |          0 |
|           i_dm_csrs                                                                      |                                                                 dm_csrs |       1802 |       1802 |       0 |    0 |   630 |      0 |      0 |          0 |
|             (i_dm_csrs)                                                                  |                                                                 dm_csrs |       1780 |       1780 |       0 |    0 |   562 |      0 |      0 |          0 |
|             i_fifo                                                                       |                                                 fifo_v2__parameterized7 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|               i_fifo_v3                                                                  |                                                fifo_v3__parameterized16 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|           i_dm_mem                                                                       |                                                                  dm_mem |       1272 |       1272 |       0 |    0 |    75 |      0 |      0 |          0 |
|             (i_dm_mem)                                                                   |                                                                  dm_mem |       1245 |       1245 |       0 |    0 |    70 |      0 |      0 |          0 |
|             i_debug_rom                                                                  |                                                               debug_rom |         27 |         27 |       0 |    0 |     5 |      0 |      0 |          0 |
|           i_dm_sba                                                                       |                                                                  dm_sba |         42 |         42 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_dmi_jtag                                                                       |                                                                dmi_jtag |        156 |        156 |       0 |    0 |   339 |      0 |      0 |          0 |
|           (i_dmi_jtag)                                                                   |                                                                dmi_jtag |         67 |         67 |       0 |    0 |    83 |      0 |      0 |          0 |
|           i_dmi_cdc                                                                      |                                                                 dmi_cdc |         14 |         14 |       0 |    0 |   164 |      0 |      0 |          0 |
|             i_cdc_req                                                                    |                                                              cdc_2phase |          7 |          7 |       0 |    0 |    89 |      0 |      0 |          0 |
|               i_dst                                                                      |                                                          cdc_2phase_dst |          4 |          4 |       0 |    0 |    45 |      0 |      0 |          0 |
|               i_src                                                                      |                                                          cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |          0 |
|             i_cdc_resp                                                                   |                                              cdc_2phase__parameterized0 |          7 |          7 |       0 |    0 |    75 |      0 |      0 |          0 |
|               i_dst                                                                      |                                          cdc_2phase_dst__parameterized0 |          3 |          3 |       0 |    0 |    38 |      0 |      0 |          0 |
|               i_src                                                                      |                                          cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|           i_dmi_jtag_tap                                                                 |                                                            dmi_jtag_tap |         75 |         75 |       0 |    0 |    92 |      0 |      0 |          0 |
|             (i_dmi_jtag_tap)                                                             |                                                            dmi_jtag_tap |         74 |         74 |       0 |    0 |    92 |      0 |      0 |          0 |
|             i_dft_tck_mux                                                                |                                                         pulp_clock_mux2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_tck_inv                                                                    |                                                  cluster_clock_inverter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         i_lint_jtag                                                                      |                                                          lint_jtag_wrap |        284 |        284 |       0 |    0 |   337 |      0 |      0 |          0 |
|           dbg_module_i                                                                   |                                                       adbg_lintonly_top |        284 |        284 |       0 |    0 |   337 |      0 |      0 |          0 |
|             (dbg_module_i)                                                               |                                                       adbg_lintonly_top |          4 |          4 |       0 |    0 |    58 |      0 |      0 |          0 |
|             i_dbg_lint                                                                   |                                                        adbg_lint_module |        280 |        280 |       0 |    0 |   279 |      0 |      0 |          0 |
|               (i_dbg_lint)                                                               |                                                        adbg_lint_module |        175 |        175 |       0 |    0 |   135 |      0 |      0 |          0 |
|               lint_biu_i                                                                 |                                                           adbg_lint_biu |         82 |         82 |       0 |    0 |   112 |      0 |      0 |          0 |
|               lint_crc_i                                                                 |                                                              adbg_crc32 |         23 |         23 |       0 |    0 |    32 |      0 |      0 |          0 |
|         i_soc_interconnect_wrap                                                          |                                                   soc_interconnect_wrap |       5075 |       5075 |       0 |    0 |  1211 |      0 |      0 |          0 |
|           (i_soc_interconnect_wrap)                                                      |                                                   soc_interconnect_wrap |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_axi64_to_lint32                                                              |                                                     axi64_2_lint32_wrap |        104 |        104 |       0 |    0 |    40 |      0 |      0 |          0 |
|             axi64_2_lint32_i                                                             |                                                          axi64_2_lint32 |        104 |        104 |       0 |    0 |    40 |      0 |      0 |          0 |
|               Slave_ar_buffer                                                            |                                                           axi_ar_buffer |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                       |                                     axi_single_slice__parameterized3__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_axi_single_slice)                                                   |                                     axi_single_slice__parameterized3__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                                 fifo__parameterized3__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     impl                                                                 |                                              fifo_v2__parameterized3__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       i_fifo_v3                                                          |                                              fifo_v3__parameterized3__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               Slave_aw_buffer                                                            |                                                           axi_aw_buffer |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                       |                                        axi_single_slice__parameterized3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_axi_single_slice)                                                   |                                        axi_single_slice__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                                    fifo__parameterized3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     impl                                                                 |                                                 fifo_v2__parameterized3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       i_fifo_v3                                                          |                                                 fifo_v3__parameterized3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               Slave_b_buffer                                                             |                                                            axi_b_buffer |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                       |                                        axi_single_slice__parameterized5 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_axi_single_slice)                                                   |                                        axi_single_slice__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                                    fifo__parameterized5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     impl                                                                 |                                                 fifo_v2__parameterized5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       i_fifo_v3                                                          |                                                 fifo_v3__parameterized5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|               Slave_r_buffer                                                             |                                                            axi_r_buffer |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                       |                                     axi_single_slice__parameterized4__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_axi_single_slice)                                                   |                                     axi_single_slice__parameterized4__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                                 fifo__parameterized4__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     impl                                                                 |                                              fifo_v2__parameterized4__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       i_fifo_v3                                                          |                                              fifo_v3__parameterized4__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|               Slave_w_buffer                                                             |                                                            axi_w_buffer |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_axi_single_slice                                                       |                                        axi_single_slice__parameterized4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_axi_single_slice)                                                   |                                        axi_single_slice__parameterized4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                                    fifo__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     impl                                                                 |                                                 fifo_v2__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       i_fifo_v3                                                          |                                                 fifo_v3__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_axi_read_ctrl                                                            |                                                           axi_read_ctrl |         28 |         28 |       0 |    0 |    12 |      0 |      0 |          0 |
|               i_axi_write_ctrl                                                           |                                                          axi_write_ctrl |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|               parallel_lint_read                                                         |                                                            lint64_to_32 |         25 |         25 |       0 |    0 |     5 |      0 |      0 |          0 |
|               parallel_lint_write                                                        |                                                         lint64_to_32__1 |         19 |         19 |       0 |    0 |     5 |      0 |      0 |          0 |
|           i_axi_lite_to_apb                                                              |                                                    axi_lite_to_apb_intf |        212 |        212 |       0 |    0 |   205 |      0 |      0 |          0 |
|             i_axi_lite_to_apb                                                            |                                                         axi_lite_to_apb |        212 |        212 |       0 |    0 |   205 |      0 |      0 |          0 |
|               (i_axi_lite_to_apb)                                                        |                                                         axi_lite_to_apb |         88 |         88 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_apb_decode                                                               |                                             addr_decode__parameterized3 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_read_resp_spill                                                          |                                         spill_register__parameterized15 |         21 |         21 |       0 |    0 |    66 |      0 |      0 |          0 |
|               i_req_arb                                                                  |                                             rr_arb_tree__parameterized9 |         39 |         39 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 (i_req_arb)                                                              |                                             rr_arb_tree__parameterized9 |         39 |         39 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                          |                                                  lzc__parameterized7__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                          |                                                  lzc__parameterized7__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_req_spill                                                                |                                         spill_register__parameterized13 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|               i_write_resp_spill                                                         |                                         spill_register__parameterized14 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_axi_to_axi_lite                                                              |                                                    axi_to_axi_lite_intf |        364 |        364 |       0 |    0 |   124 |      0 |      0 |          0 |
|             i_axi_to_axi_lite                                                            |                                                         axi_to_axi_lite |        364 |        364 |       0 |    0 |   124 |      0 |      0 |          0 |
|               i_axi_atop_filter                                                          |                                         axi_atop_filter__parameterized0 |         61 |         61 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 (i_axi_atop_filter)                                                      |                                         axi_atop_filter__parameterized0 |         56 |         56 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 r_resp_cmd                                                               |                                                         stream_register |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   (r_resp_cmd)                                                           |                                                         stream_register |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                                 fifo_v2__parameterized6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     i_fifo_v3                                                            |                                                 fifo_v3__parameterized7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_axi_burst_splitter                                                       |                                                      axi_burst_splitter |        284 |        284 |       0 |    0 |    96 |      0 |      0 |          0 |
|                 (i_axi_burst_splitter)                                                   |                                                      axi_burst_splitter |         16 |         16 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_axi_burst_splitter_ar_chan                                             |                              axi_burst_splitter_ax_chan__parameterized0 |         60 |         60 |       0 |    0 |    18 |      0 |      0 |          0 |
|                   (i_axi_burst_splitter_ar_chan)                                         |                              axi_burst_splitter_ax_chan__parameterized0 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_axi_burst_splitter_counters                                          |                                          axi_burst_splitter_counters__1 |         41 |         41 |       0 |    0 |    18 |      0 |      0 |          0 |
|                     (i_axi_burst_splitter_counters)                                      |                                          axi_burst_splitter_counters__1 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_cnt[0].i_cnt                                                     |                                              counter__parameterized0__1 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |          0 |
|                       i_counter                                                          |                                        delta_counter__parameterized1__1 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     i_idq                                                                |                                                             id_queue__1 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |          0 |
|                       (i_idq)                                                            |                                                             id_queue__1 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |          0 |
|                       i_ht_free_lzc                                                      |                                                  lzc__parameterized8__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     i_lzc                                                                |                                                  lzc__parameterized8__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 i_axi_burst_splitter_aw_chan                                             |                                              axi_burst_splitter_ax_chan |         65 |         65 |       0 |    0 |    18 |      0 |      0 |          0 |
|                   (i_axi_burst_splitter_aw_chan)                                         |                                              axi_burst_splitter_ax_chan |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_axi_burst_splitter_counters                                          |                                             axi_burst_splitter_counters |         46 |         46 |       0 |    0 |    18 |      0 |      0 |          0 |
|                     (i_axi_burst_splitter_counters)                                      |                                             axi_burst_splitter_counters |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_cnt[0].i_cnt                                                     |                                                 counter__parameterized0 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |          0 |
|                       i_counter                                                          |                                           delta_counter__parameterized1 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     i_idq                                                                |                                                                id_queue |         18 |         18 |       0 |    0 |     9 |      0 |      0 |          0 |
|                       (i_idq)                                                            |                                                                id_queue |         18 |         18 |       0 |    0 |     9 |      0 |      0 |          0 |
|                       i_ht_free_lzc                                                      |                                                  lzc__parameterized8__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     i_lzc                                                                |                                                     lzc__parameterized8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 i_demux_supported_vs_unsupported                                         |                                               axi_demux__parameterized0 |        118 |        118 |       0 |    0 |    44 |      0 |      0 |          0 |
|                   (i_demux_supported_vs_unsupported)                                     |                                               axi_demux__parameterized0 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                   axi_demux_id_counters__parameterized0 |         37 |         37 |       0 |    0 |    16 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                   axi_demux_id_counters__parameterized0 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__37 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[10].i_in_flight_cnt                                     |                                                       delta_counter__47 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[12].i_in_flight_cnt                                     |                                                       delta_counter__49 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[14].i_in_flight_cnt                                     |                                                       delta_counter__51 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[2].i_in_flight_cnt                                      |                                                       delta_counter__39 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[4].i_in_flight_cnt                                      |                                                       delta_counter__41 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[6].i_in_flight_cnt                                      |                                                       delta_counter__43 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[8].i_in_flight_cnt                                      |                                                       delta_counter__45 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_aw_id_counter                                              |                                axi_demux_id_counters__parameterized0__1 |         33 |         33 |       0 |    0 |    16 |      0 |      0 |          0 |
|                     (gen_demux.i_aw_id_counter)                                          |                                axi_demux_id_counters__parameterized0__1 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__99 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[10].i_in_flight_cnt                                     |                                                       delta_counter__89 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[12].i_in_flight_cnt                                     |                                                       delta_counter__87 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[14].i_in_flight_cnt                                     |                                                       delta_counter__85 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[2].i_in_flight_cnt                                      |                                                       delta_counter__97 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[4].i_in_flight_cnt                                      |                                                       delta_counter__95 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[6].i_in_flight_cnt                                      |                                                       delta_counter__93 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[8].i_in_flight_cnt                                      |                                                       delta_counter__91 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_b_mux                                                      |                                             rr_arb_tree__parameterized7 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_b_mux)                                                  |                                             rr_arb_tree__parameterized7 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                     lzc__parameterized7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized7__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                             rr_arb_tree__parameterized8 |         26 |         26 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                             rr_arb_tree__parameterized8 |         26 |         26 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                  lzc__parameterized7__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized7__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_w_fifo                                                     |                                                fifo_v3__parameterized12 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_err_slv                                                                |                                             axi_err_slv__parameterized0 |         26 |         26 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   (i_err_slv)                                                            |                                             axi_err_slv__parameterized0 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_b_fifo                                                               |                                                fifo_v3__parameterized14 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                                 counter |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                           delta_counter__parameterized0 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                                fifo_v3__parameterized15 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_axi_to_axi_lite_id_reflect                                               |                                              axi_to_axi_lite_id_reflect |         19 |         19 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (i_axi_to_axi_lite_id_reflect)                                           |                                              axi_to_axi_lite_id_reflect |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 i_ar_id_fifo                                                             |                                             fifo_v3__parameterized13__2 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 i_aw_id_fifo                                                             |                                             fifo_v3__parameterized13__1 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|           i_soc_interconnect                                                             |                                                        soc_interconnect |       4389 |       4389 |       0 |    0 |   842 |      0 |      0 |          0 |
|             gen_l2_demux[0].i_l2_demux                                                   |                                                              tcdm_demux |        235 |        235 |       0 |    0 |     3 |      0 |      0 |          0 |
|               (gen_l2_demux[0].i_l2_demux)                                               |                                                              tcdm_demux |        137 |        137 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_addr_decode                                                              |                                                             addr_decode |         98 |         98 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_l2_demux[1].i_l2_demux                                                   |                                                           tcdm_demux__1 |        182 |        182 |       0 |    0 |     3 |      0 |      0 |          0 |
|               (gen_l2_demux[1].i_l2_demux)                                               |                                                           tcdm_demux__1 |         84 |         84 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_addr_decode                                                              |                                                          addr_decode__1 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_l2_demux[2].i_l2_demux                                                   |                                                           tcdm_demux__2 |         92 |         92 |       0 |    0 |     3 |      0 |      0 |          0 |
|               (gen_l2_demux[2].i_l2_demux)                                               |                                                           tcdm_demux__2 |         70 |         70 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_addr_decode                                                              |                                                          addr_decode__2 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_l2_demux[3].i_l2_demux                                                   |                                                           tcdm_demux__3 |        112 |        112 |       0 |    0 |     3 |      0 |      0 |          0 |
|               (gen_l2_demux[3].i_l2_demux)                                               |                                                           tcdm_demux__3 |         90 |         90 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_addr_decode                                                              |                                                          addr_decode__3 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_l2_demux[4].i_l2_demux                                                   |                                                           tcdm_demux__4 |        235 |        235 |       0 |    0 |     3 |      0 |      0 |          0 |
|               (gen_l2_demux[4].i_l2_demux)                                               |                                                           tcdm_demux__4 |        137 |        137 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_addr_decode                                                              |                                                          addr_decode__4 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_l2_demux[5].i_l2_demux                                                   |                                                           tcdm_demux__5 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_l2_demux[6].i_l2_demux                                                   |                                                           tcdm_demux__6 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_l2_demux[7].i_l2_demux                                                   |                                                           tcdm_demux__7 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_l2_demux[8].i_l2_demux                                                   |                                                           tcdm_demux__8 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge                                   |                                                           lint2axi_wrap |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                              lint_2_axi |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[1].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__8 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__8 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[2].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__7 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__7 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[3].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__1 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__1 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[4].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__2 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__2 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[5].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__3 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__3 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[6].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__4 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__4 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[7].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_tcdm_2_axi_bridge[8].i_lint2axi_bridge                                   |                                                        lint2axi_wrap__6 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_lint_2_axi                                                               |                                                           lint_2_axi__6 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_axi_xbar                                                                   |                                                           axi_xbar_intf |       1774 |       1774 |       0 |    0 |   748 |      0 |      0 |          0 |
|               i_xbar                                                                     |                                                                axi_xbar |       1774 |       1774 |       0 |    0 |   748 |      0 |      0 |          0 |
|                 (i_xbar)                                                                 |                                                                axi_xbar |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_mst_port_mux[0].i_axi_mux                                            |                                                              axi_mux__1 |         99 |         99 |       0 |    0 |    42 |      0 |      0 |          0 |
|                   (gen_mst_port_mux[0].i_axi_mux)                                        |                                                              axi_mux__1 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_mux.i_ar_arbiter                                                   |                                          rr_arb_tree__parameterized6__1 |         30 |         30 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     (gen_mux.i_ar_arbiter)                                               |                                          rr_arb_tree__parameterized6__1 |         22 |         22 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized5__12 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized5__13 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mux.i_ar_spill_reg                                                 |                                       spill_register__parameterized7__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_mux.i_aw_arbiter                                                   |                                          rr_arb_tree__parameterized5__1 |         27 |         27 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     (gen_mux.i_aw_arbiter)                                               |                                          rr_arb_tree__parameterized5__1 |         24 |         24 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized5__14 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized5__15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mux.i_aw_spill_reg                                                 |                                       spill_register__parameterized4__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_mux.i_w_fifo                                                       |                                             fifo_v3__parameterized11__1 |         27 |         27 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   gen_mux.i_w_spill_reg                                                  |                                       spill_register__parameterized5__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_mst_port_mux[1].i_axi_mux                                            |                                                                 axi_mux |        438 |        438 |       0 |    0 |   330 |      0 |      0 |          0 |
|                   (gen_mst_port_mux[1].i_axi_mux)                                        |                                                                 axi_mux |         53 |         53 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_mux.i_ar_arbiter                                                   |                                             rr_arb_tree__parameterized6 |        157 |        157 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     (gen_mux.i_ar_arbiter)                                               |                                             rr_arb_tree__parameterized6 |        148 |        148 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized5__10 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized5__9 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mux.i_ar_spill_reg                                                 |                                          spill_register__parameterized7 |         23 |         23 |       0 |    0 |    72 |      0 |      0 |          0 |
|                   gen_mux.i_aw_arbiter                                                   |                                             rr_arb_tree__parameterized5 |        111 |        111 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     (gen_mux.i_aw_arbiter)                                               |                                             rr_arb_tree__parameterized5 |        108 |        108 |       0 |    0 |     7 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                     lzc__parameterized5 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized5__11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_mux.i_aw_spill_reg                                                 |                                          spill_register__parameterized4 |         23 |         23 |       0 |    0 |    72 |      0 |      0 |          0 |
|                   gen_mux.i_b_spill_reg                                                  |                                          spill_register__parameterized6 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_mux.i_r_spill_reg                                                  |                                          spill_register__parameterized8 |         24 |         24 |       0 |    0 |    74 |      0 |      0 |          0 |
|                   gen_mux.i_w_fifo                                                       |                                                fifo_v3__parameterized11 |         27 |         27 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   gen_mux.i_w_spill_reg                                                  |                                          spill_register__parameterized5 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|                 gen_slv_port_demux[0].i_axi_ar_decode                                    |                                          addr_decode__parameterized2__2 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[0].i_axi_aw_decode                                    |                                          addr_decode__parameterized2__1 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[0].i_axi_demux                                        |                                                            axi_demux__1 |         68 |         68 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[0].i_axi_demux)                                    |                                                            axi_demux__1 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                                axi_demux_id_counters__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                                axi_demux_id_counters__2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                        delta_counter__5 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_aw_id_counter                                              |                                                axi_demux_id_counters__3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_aw_id_counter)                                          |                                                axi_demux_id_counters__3 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                        delta_counter__7 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_b_mux                                                      |                                          rr_arb_tree__parameterized3__1 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_b_mux)                                                  |                                          rr_arb_tree__parameterized3__1 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                  lzc__parameterized6__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized6__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                          rr_arb_tree__parameterized4__1 |         27 |         27 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                          rr_arb_tree__parameterized4__1 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                  lzc__parameterized6__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized6__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_w_fifo                                                     |                                              fifo_v3__parameterized6__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 gen_slv_port_demux[0].i_axi_err_slv                                      |                                                          axi_err_slv__1 |         77 |         77 |       0 |    0 |    36 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[0].i_axi_err_slv)                                  |                                                          axi_err_slv__1 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__1 |         45 |         45 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                      axi_atop_filter__1 |         40 |         40 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_b_fifo                                                               |                                              fifo_v3__parameterized9__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__33 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__1 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_w_fifo                                                               |                                              fifo_v3__parameterized8__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[1].i_axi_ar_decode                                    |                                          addr_decode__parameterized2__4 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[1].i_axi_demux                                        |                                                            axi_demux__2 |         37 |         37 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[1].i_axi_demux)                                    |                                                            axi_demux__2 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                                axi_demux_id_counters__4 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                                axi_demux_id_counters__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                        delta_counter__9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                          rr_arb_tree__parameterized4__2 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                          rr_arb_tree__parameterized4__2 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                  lzc__parameterized6__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized6__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[1].i_axi_err_slv                                      |                                                          axi_err_slv__2 |         42 |         42 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[1].i_axi_err_slv)                                  |                                                          axi_err_slv__2 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__2 |         19 |         19 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                      axi_atop_filter__2 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__34 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__2 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[2].i_axi_ar_decode                                    |                                          addr_decode__parameterized2__6 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[2].i_axi_demux                                        |                                                            axi_demux__3 |         37 |         37 |       0 |    0 |    10 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[2].i_axi_demux)                                    |                                                            axi_demux__3 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                                axi_demux_id_counters__6 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                                axi_demux_id_counters__6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__13 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                          rr_arb_tree__parameterized4__3 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                          rr_arb_tree__parameterized4__3 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[2].i_axi_err_slv                                      |                                                          axi_err_slv__3 |         42 |         42 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[2].i_axi_err_slv)                                  |                                                          axi_err_slv__3 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__3 |         20 |         20 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                      axi_atop_filter__3 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__3 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__3 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__35 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__3 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[3].i_axi_ar_decode                                    |                                          addr_decode__parameterized2__8 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[3].i_axi_aw_decode                                    |                                          addr_decode__parameterized2__7 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[3].i_axi_demux                                        |                                                            axi_demux__4 |         54 |         54 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[3].i_axi_demux)                                    |                                                            axi_demux__4 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                                axi_demux_id_counters__8 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                                axi_demux_id_counters__8 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__17 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_aw_id_counter                                              |                                                axi_demux_id_counters__9 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_aw_id_counter)                                          |                                                axi_demux_id_counters__9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__19 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_b_mux                                                      |                                          rr_arb_tree__parameterized3__4 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_b_mux)                                                  |                                          rr_arb_tree__parameterized3__4 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__18 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                          rr_arb_tree__parameterized4__4 |         12 |         12 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                          rr_arb_tree__parameterized4__4 |         11 |         11 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_w_fifo                                                     |                                              fifo_v3__parameterized6__4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 gen_slv_port_demux[3].i_axi_err_slv                                      |                                                          axi_err_slv__4 |         78 |         78 |       0 |    0 |    36 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[3].i_axi_err_slv)                                  |                                                          axi_err_slv__4 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__4 |         44 |         44 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                      axi_atop_filter__4 |         39 |         39 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__4 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_b_fifo                                                               |                                              fifo_v3__parameterized9__4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__36 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__4 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_w_fifo                                                               |                                              fifo_v3__parameterized8__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[4].i_axi_ar_decode                                    |                                         addr_decode__parameterized2__10 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[4].i_axi_aw_decode                                    |                                          addr_decode__parameterized2__9 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[4].i_axi_demux                                        |                                                            axi_demux__5 |         70 |         70 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[4].i_axi_demux)                                    |                                                            axi_demux__5 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                               axi_demux_id_counters__10 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                               axi_demux_id_counters__10 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__21 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_aw_id_counter                                              |                                               axi_demux_id_counters__11 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     (gen_demux.i_aw_id_counter)                                          |                                               axi_demux_id_counters__11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__23 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_b_mux                                                      |                                          rr_arb_tree__parameterized3__5 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_b_mux)                                                  |                                          rr_arb_tree__parameterized3__5 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__23 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                          rr_arb_tree__parameterized4__5 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                          rr_arb_tree__parameterized4__5 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_w_fifo                                                     |                                              fifo_v3__parameterized6__5 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 gen_slv_port_demux[4].i_axi_err_slv                                      |                                                          axi_err_slv__5 |         81 |         81 |       0 |    0 |    36 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[4].i_axi_err_slv)                                  |                                                          axi_err_slv__5 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__5 |         45 |         45 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                      axi_atop_filter__5 |         40 |         40 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__5 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_b_fifo                                                               |                                              fifo_v3__parameterized9__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__37 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__5 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_w_fifo                                                               |                                              fifo_v3__parameterized8__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[5].i_axi_aw_decode                                    |                                         addr_decode__parameterized2__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[5].i_axi_demux                                        |                                                            axi_demux__6 |         35 |         35 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[5].i_axi_demux)                                    |                                                            axi_demux__6 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                               axi_demux_id_counters__12 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                               axi_demux_id_counters__12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__25 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_aw_id_counter                                              |                                               axi_demux_id_counters__13 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (gen_demux.i_aw_id_counter)                                          |                                               axi_demux_id_counters__13 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__27 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_b_mux                                                      |                                          rr_arb_tree__parameterized3__6 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_b_mux)                                                  |                                          rr_arb_tree__parameterized3__6 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__26 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__27 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_w_fifo                                                     |                                              fifo_v3__parameterized6__6 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 gen_slv_port_demux[5].i_axi_err_slv                                      |                                                          axi_err_slv__6 |         41 |         41 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[5].i_axi_err_slv)                                  |                                                          axi_err_slv__6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__6 |         24 |         24 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   i_b_fifo                                                               |                                              fifo_v3__parameterized9__6 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_w_fifo                                                               |                                              fifo_v3__parameterized8__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[6].i_axi_aw_decode                                    |                                         addr_decode__parameterized2__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[6].i_axi_demux                                        |                                                            axi_demux__7 |         35 |         35 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[6].i_axi_demux)                                    |                                                            axi_demux__7 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                               axi_demux_id_counters__14 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                               axi_demux_id_counters__14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__29 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_aw_id_counter                                              |                                               axi_demux_id_counters__15 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (gen_demux.i_aw_id_counter)                                          |                                               axi_demux_id_counters__15 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__31 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_b_mux                                                      |                                          rr_arb_tree__parameterized3__7 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_b_mux)                                                  |                                          rr_arb_tree__parameterized3__7 |          9 |          9 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_demux.i_w_fifo                                                     |                                              fifo_v3__parameterized6__7 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 gen_slv_port_demux[6].i_axi_err_slv                                      |                                                          axi_err_slv__7 |         39 |         39 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[6].i_axi_err_slv)                                  |                                                          axi_err_slv__7 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__7 |         24 |         24 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   i_b_fifo                                                               |                                              fifo_v3__parameterized9__7 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_w_fifo                                                               |                                              fifo_v3__parameterized8__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[7].i_axi_ar_decode                                    |                                         addr_decode__parameterized2__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[7].i_axi_demux                                        |                                                            axi_demux__8 |         23 |         23 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[7].i_axi_demux)                                    |                                                            axi_demux__8 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                               axi_demux_id_counters__16 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                               axi_demux_id_counters__16 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                       delta_counter__33 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                          rr_arb_tree__parameterized4__8 |         12 |         12 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                          rr_arb_tree__parameterized4__8 |         11 |         11 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                 lzc__parameterized6__32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                 lzc__parameterized6__33 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[7].i_axi_err_slv                                      |                                                          axi_err_slv__8 |         45 |         45 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[7].i_axi_err_slv)                                  |                                                          axi_err_slv__8 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                      axi_atop_filter__8 |         21 |         21 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                      axi_atop_filter__8 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__8 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__40 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__8 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                             fifo_v3__parameterized10__8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_slv_port_demux[8].i_axi_ar_decode                                    |                                             addr_decode__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[8].i_axi_demux                                        |                                                               axi_demux |         21 |         21 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[8].i_axi_demux)                                    |                                                               axi_demux |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   gen_demux.i_ar_id_counter                                              |                                                   axi_demux_id_counters |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (gen_demux.i_ar_id_counter)                                          |                                                   axi_demux_id_counters |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     gen_counters[0].i_in_flight_cnt                                      |                                                        delta_counter__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_demux.i_r_mux                                                      |                                             rr_arb_tree__parameterized4 |         11 |         11 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     (gen_demux.i_r_mux)                                                  |                                             rr_arb_tree__parameterized4 |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                      |                                                  lzc__parameterized6__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                      |                                                  lzc__parameterized6__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_slv_port_demux[8].i_axi_err_slv                                      |                                                             axi_err_slv |         42 |         42 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (gen_slv_port_demux[8].i_axi_err_slv)                                  |                                                             axi_err_slv |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_atop_filter                                                          |                                                         axi_atop_filter |         20 |         20 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     (i_atop_filter)                                                      |                                                         axi_atop_filter |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|                     r_resp_cmd                                                           |                                                      stream_register__9 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       (r_resp_cmd)                                                       |                                                      stream_register__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                       i_fifo                                                             |                                              fifo_v2__parameterized6__9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         i_fifo_v3                                                        |                                              fifo_v3__parameterized7__9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   i_r_counter                                                            |                                                             counter__41 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                     i_counter                                                            |                                        delta_counter__parameterized0__9 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   i_r_fifo                                                               |                                                fifo_v3__parameterized10 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             i_contiguous_xbar                                                            |                                                     contiguous_crossbar |        884 |        884 |       0 |    0 |    25 |      0 |      0 |          0 |
|               gen_addr_decoders[0].i_addr_decode                                         |                                          addr_decode__parameterized1__1 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_addr_decoders[1].i_addr_decode                                         |                                          addr_decode__parameterized1__2 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_addr_decoders[2].i_addr_decode                                         |                                          addr_decode__parameterized1__3 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_addr_decoders[3].i_addr_decode                                         |                                          addr_decode__parameterized1__4 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_addr_decoders[4].i_addr_decode                                         |                                          addr_decode__parameterized1__5 |         98 |         98 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_xbar                                                                     |                                                    xbar__parameterized0 |        500 |        500 |       0 |    0 |    25 |      0 |      0 |          0 |
|                 gen_inputs[0].i_addr_dec_resp_mux                                        |                                                    addr_dec_resp_mux__1 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_inputs[1].i_addr_dec_resp_mux                                        |                                                    addr_dec_resp_mux__2 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_inputs[2].i_addr_dec_resp_mux                                        |                                                    addr_dec_resp_mux__3 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_inputs[3].i_addr_dec_resp_mux                                        |                                                    addr_dec_resp_mux__4 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 gen_inputs[4].i_addr_dec_resp_mux                                        |                                                    addr_dec_resp_mux__5 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                             |                                          rr_arb_tree__parameterized2__1 |        153 |        153 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree)                         |                                          rr_arb_tree__parameterized2__1 |        145 |        145 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized5__2 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized5__3 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                             |                                          rr_arb_tree__parameterized2__2 |        153 |        153 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree)                         |                                          rr_arb_tree__parameterized2__2 |        145 |        145 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized5__4 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized5__5 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                             |                                          rr_arb_tree__parameterized2__3 |         23 |         23 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree)                         |                                          rr_arb_tree__parameterized2__3 |         16 |         16 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized5__6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized5__7 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                             |                                             rr_arb_tree__parameterized2 |         23 |         23 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree)                         |                                             rr_arb_tree__parameterized2 |         15 |         15 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized5__8 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized5__1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_interleaved_xbar                                                           |                                                    interleaved_crossbar |        789 |        789 |       0 |    0 |    25 |      0 |      0 |          0 |
|               i_xbar                                                                     |                                                                    xbar |        789 |        789 |       0 |    0 |    25 |      0 |      0 |          0 |
|                 gen_inputs[0].i_addr_dec_resp_mux                                        |                                                   addr_dec_resp_mux__10 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_inputs[1].i_addr_dec_resp_mux                                        |                                                   addr_dec_resp_mux__11 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_inputs[2].i_addr_dec_resp_mux                                        |                                                   addr_dec_resp_mux__12 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_inputs[3].i_addr_dec_resp_mux                                        |                                                   addr_dec_resp_mux__13 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 gen_inputs[4].i_addr_dec_resp_mux                                        |                                                   addr_dec_resp_mux__14 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree                             |                                          rr_arb_tree__parameterized1__1 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree)                         |                                          rr_arb_tree__parameterized1__1 |        153 |        153 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized4__2 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized4__3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree                             |                                          rr_arb_tree__parameterized1__2 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree)                         |                                          rr_arb_tree__parameterized1__2 |        154 |        154 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized4__4 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized4__5 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree                             |                                          rr_arb_tree__parameterized1__3 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree)                         |                                          rr_arb_tree__parameterized1__3 |        153 |        153 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                  lzc__parameterized4__6 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized4__7 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree                             |                                             rr_arb_tree__parameterized1 |        161 |        161 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree)                         |                                             rr_arb_tree__parameterized1 |        154 |        154 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower                        |                                                     lzc__parameterized4 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper                        |                                                  lzc__parameterized4__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|         jtag_lint_arbiter_i                                                              |                                                        tcdm_arbiter_2x1 |         78 |         78 |       0 |    0 |     3 |      0 |      0 |          0 |
|         jtag_tap_top_i                                                                   |                                                            jtag_tap_top |         67 |         67 |       0 |    0 |   104 |      0 |      0 |          0 |
|           (jtag_tap_top_i)                                                               |                                                            jtag_tap_top |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           confreg                                                                        |                                                                 jtagreg |         18 |         18 |       0 |    0 |    18 |      0 |      0 |          0 |
|             genblk1[1].reg_bit_mid                                                       |                                                               bscell__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[2].reg_bit_mid                                                       |                                                               bscell__2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[3].reg_bit_mid                                                       |                                                               bscell__3 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[4].reg_bit_mid                                                       |                                                               bscell__4 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[5].reg_bit_mid                                                       |                                                               bscell__5 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[6].reg_bit_mid                                                       |                                                               bscell__6 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[7].reg_bit_mid                                                       |                                                               bscell__7 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             reg_bit0                                                                     |                                                                  bscell |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             reg_bit_last                                                                 |                                                               bscell__8 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           tap_top_i                                                                      |                                                                 tap_top |         49 |         49 |       0 |    0 |    70 |      0 |      0 |          0 |
|         l2_ram_i                                                                         |                                                       l2_ram_multi_bank |        349 |        349 |       0 |    0 |    14 |    128 |      0 |          0 |
|           (l2_ram_i)                                                                     |                                                       l2_ram_multi_bank |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|           CUTS[0].bank_i                                                                 |                                         fpga_interleaved_ram__xdcDup__1 |         75 |         75 |       0 |    0 |     3 |     28 |      0 |          0 |
|             (CUTS[0].bank_i)                                                             |                                         fpga_interleaved_ram__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_xilinx_interleaved_ram                                                     |                                           xilinx_interleaved_ram_HD1299 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|               U0                                                                         |                        xilinx_interleaved_ram_blk_mem_gen_v8_4_4_HD1300 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                 inst_blk_mem_gen                                                         |                  xilinx_interleaved_ram_blk_mem_gen_v8_4_4_synth_HD1301 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                   |                           xilinx_interleaved_ram_blk_mem_gen_top_HD1302 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                     valid.cstr                                                           |                  xilinx_interleaved_ram_blk_mem_gen_generic_cstr_HD1303 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                       has_mux_a.A                                                        |                           xilinx_interleaved_ram_blk_mem_gen_mux_HD1304 |         66 |         66 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       ramloop[0].ram.r                                                   |                    xilinx_interleaved_ram_blk_mem_gen_prim_width_HD1305 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |                  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper_HD1306 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[10].ram.r                                                  |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized9_HD1307 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized9_HD1308 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[11].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized10_HD1309 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized10_HD1310 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[12].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized11_HD1311 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized11_HD1312 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[13].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized12_HD1313 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized12_HD1314 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[14].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized13_HD1315 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized13_HD1316 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[15].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized14_HD1317 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized14_HD1318 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[16].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized15_HD1319 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized15_HD1320 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[17].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized16_HD1321 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized16_HD1322 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[18].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized17_HD1323 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized17_HD1324 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[19].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized18_HD1325 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized18_HD1326 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[1].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized0_HD1327 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized0_HD1328 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[20].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized19_HD1329 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized19_HD1330 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[21].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized20_HD1331 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized20_HD1332 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[22].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized21_HD1333 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized21_HD1334 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[23].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized22_HD1335 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized22_HD1336 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[24].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized23_HD1337 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized23_HD1338 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[25].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized24_HD1339 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized24_HD1340 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[26].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized25_HD1341 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized25_HD1342 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[27].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized26_HD1343 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized26_HD1344 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[2].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized1_HD1345 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized1_HD1346 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[3].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized2_HD1347 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized2_HD1348 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[4].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized3_HD1349 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized3_HD1350 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[5].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized4_HD1351 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized4_HD1352 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[6].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized5_HD1353 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized5_HD1354 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[7].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized6_HD1355 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized6_HD1356 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[8].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized7_HD1357 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized7_HD1358 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[9].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized8_HD1359 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized8_HD1360 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           CUTS[1].bank_i                                                                 |                                         fpga_interleaved_ram__xdcDup__2 |         75 |         75 |       0 |    0 |     3 |     28 |      0 |          0 |
|             (CUTS[1].bank_i)                                                             |                                         fpga_interleaved_ram__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_xilinx_interleaved_ram                                                     |                                           xilinx_interleaved_ram_HD1361 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|               U0                                                                         |                        xilinx_interleaved_ram_blk_mem_gen_v8_4_4_HD1362 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                 inst_blk_mem_gen                                                         |                  xilinx_interleaved_ram_blk_mem_gen_v8_4_4_synth_HD1363 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                   |                           xilinx_interleaved_ram_blk_mem_gen_top_HD1364 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                     valid.cstr                                                           |                  xilinx_interleaved_ram_blk_mem_gen_generic_cstr_HD1365 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                       has_mux_a.A                                                        |                           xilinx_interleaved_ram_blk_mem_gen_mux_HD1366 |         66 |         66 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       ramloop[0].ram.r                                                   |                    xilinx_interleaved_ram_blk_mem_gen_prim_width_HD1367 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |                  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper_HD1368 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[10].ram.r                                                  |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized9_HD1369 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized9_HD1370 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[11].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized10_HD1371 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized10_HD1372 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[12].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized11_HD1373 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized11_HD1374 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[13].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized12_HD1375 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized12_HD1376 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[14].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized13_HD1377 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized13_HD1378 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[15].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized14_HD1379 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized14_HD1380 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[16].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized15_HD1381 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized15_HD1382 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[17].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized16_HD1383 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized16_HD1384 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[18].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized17_HD1385 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized17_HD1386 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[19].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized18_HD1387 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized18_HD1388 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[1].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized0_HD1389 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized0_HD1390 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[20].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized19_HD1391 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized19_HD1392 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[21].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized20_HD1393 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized20_HD1394 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[22].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized21_HD1395 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized21_HD1396 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[23].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized22_HD1397 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized22_HD1398 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[24].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized23_HD1399 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized23_HD1400 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[25].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized24_HD1401 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized24_HD1402 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[26].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized25_HD1403 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized25_HD1404 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[27].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized26_HD1405 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized26_HD1406 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[2].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized1_HD1407 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized1_HD1408 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[3].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized2_HD1409 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized2_HD1410 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[4].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized3_HD1411 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized3_HD1412 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[5].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized4_HD1413 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized4_HD1414 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[6].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized5_HD1415 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized5_HD1416 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[7].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized6_HD1417 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized6_HD1418 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[8].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized7_HD1419 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized7_HD1420 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[9].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized8_HD1421 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized8_HD1422 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           CUTS[2].bank_i                                                                 |                                         fpga_interleaved_ram__xdcDup__3 |         75 |         75 |       0 |    0 |     3 |     28 |      0 |          0 |
|             (CUTS[2].bank_i)                                                             |                                         fpga_interleaved_ram__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_xilinx_interleaved_ram                                                     |                                           xilinx_interleaved_ram_HD1423 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|               U0                                                                         |                        xilinx_interleaved_ram_blk_mem_gen_v8_4_4_HD1424 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                 inst_blk_mem_gen                                                         |                  xilinx_interleaved_ram_blk_mem_gen_v8_4_4_synth_HD1425 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                   |                           xilinx_interleaved_ram_blk_mem_gen_top_HD1426 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                     valid.cstr                                                           |                  xilinx_interleaved_ram_blk_mem_gen_generic_cstr_HD1427 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                       has_mux_a.A                                                        |                           xilinx_interleaved_ram_blk_mem_gen_mux_HD1428 |         66 |         66 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       ramloop[0].ram.r                                                   |                    xilinx_interleaved_ram_blk_mem_gen_prim_width_HD1429 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |                  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper_HD1430 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[10].ram.r                                                  |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized9_HD1431 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized9_HD1432 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[11].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized10_HD1433 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized10_HD1434 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[12].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized11_HD1435 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized11_HD1436 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[13].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized12_HD1437 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized12_HD1438 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[14].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized13_HD1439 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized13_HD1440 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[15].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized14_HD1441 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized14_HD1442 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[16].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized15_HD1443 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized15_HD1444 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[17].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized16_HD1445 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized16_HD1446 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[18].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized17_HD1447 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized17_HD1448 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[19].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized18_HD1449 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized18_HD1450 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[1].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized0_HD1451 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized0_HD1452 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[20].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized19_HD1453 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized19_HD1454 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[21].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized20_HD1455 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized20_HD1456 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[22].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized21_HD1457 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized21_HD1458 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[23].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized22_HD1459 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized22_HD1460 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[24].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized23_HD1461 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized23_HD1462 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[25].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized24_HD1463 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized24_HD1464 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[26].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized25_HD1465 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized25_HD1466 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[27].ram.r                                                  |   xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized26_HD1467 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  | xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized26_HD1468 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[2].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized1_HD1469 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized1_HD1470 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[3].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized2_HD1471 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized2_HD1472 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[4].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized3_HD1473 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized3_HD1474 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[5].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized4_HD1475 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized4_HD1476 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[6].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized5_HD1477 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized5_HD1478 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[7].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized6_HD1479 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized6_HD1480 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[8].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized7_HD1481 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized7_HD1482 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[9].ram.r                                                   |    xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized8_HD1483 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |  xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized8_HD1484 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           CUTS[3].bank_i                                                                 |                                                    fpga_interleaved_ram |         75 |         75 |       0 |    0 |     3 |     28 |      0 |          0 |
|             (CUTS[3].bank_i)                                                             |                                                    fpga_interleaved_ram |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_xilinx_interleaved_ram                                                     |                                                  xilinx_interleaved_ram |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|               U0                                                                         |                               xilinx_interleaved_ram_blk_mem_gen_v8_4_4 |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                 inst_blk_mem_gen                                                         |                         xilinx_interleaved_ram_blk_mem_gen_v8_4_4_synth |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                   |                                  xilinx_interleaved_ram_blk_mem_gen_top |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                     valid.cstr                                                           |                         xilinx_interleaved_ram_blk_mem_gen_generic_cstr |         73 |         73 |       0 |    0 |     3 |     28 |      0 |          0 |
|                       has_mux_a.A                                                        |                                  xilinx_interleaved_ram_blk_mem_gen_mux |         66 |         66 |       0 |    0 |     3 |      0 |      0 |          0 |
|                       ramloop[0].ram.r                                                   |                           xilinx_interleaved_ram_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |                         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[10].ram.r                                                  |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[11].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[12].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[13].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[14].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized13 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized13 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[15].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized14 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized14 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[16].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized15 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized15 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[17].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized16 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized16 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[18].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized17 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized17 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[19].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized18 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized18 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[1].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[20].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[21].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[22].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[23].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[24].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized23 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized23 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[25].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized24 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized24 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[26].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized25 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized25 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[27].ram.r                                                  |          xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized26 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |        xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized26 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[2].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[3].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[4].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[5].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[6].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[7].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[8].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[9].ram.r                                                   |           xilinx_interleaved_ram_blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |         xilinx_interleaved_ram_blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           bank_sram_pri0_i                                                               |                                             fpga_private_ram__xdcDup__1 |         20 |         20 |       0 |    0 |     1 |      8 |      0 |          0 |
|             (bank_sram_pri0_i)                                                           |                                             fpga_private_ram__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_xilinx_private_ram                                                         |                                               xilinx_private_ram_HD1486 |         18 |         18 |       0 |    0 |     1 |      8 |      0 |          0 |
|               U0                                                                         |                            xilinx_private_ram_blk_mem_gen_v8_4_4_HD1487 |         18 |         18 |       0 |    0 |     1 |      8 |      0 |          0 |
|                 inst_blk_mem_gen                                                         |                      xilinx_private_ram_blk_mem_gen_v8_4_4_synth_HD1488 |         18 |         18 |       0 |    0 |     1 |      8 |      0 |          0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                   |                               xilinx_private_ram_blk_mem_gen_top_HD1489 |         18 |         18 |       0 |    0 |     1 |      8 |      0 |          0 |
|                     valid.cstr                                                           |                      xilinx_private_ram_blk_mem_gen_generic_cstr_HD1490 |         18 |         18 |       0 |    0 |     1 |      8 |      0 |          0 |
|                       has_mux_a.A                                                        |                               xilinx_private_ram_blk_mem_gen_mux_HD1491 |         17 |         17 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       ramloop[0].ram.r                                                   |                        xilinx_private_ram_blk_mem_gen_prim_width_HD1492 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |                      xilinx_private_ram_blk_mem_gen_prim_wrapper_HD1493 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[1].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized0_HD1494 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized0_HD1495 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[2].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized1_HD1496 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized1_HD1497 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[3].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized2_HD1498 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized2_HD1499 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[4].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized3_HD1500 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized3_HD1501 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[5].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized4_HD1502 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized4_HD1503 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[6].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized5_HD1504 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized5_HD1505 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[7].ram.r                                                   |        xilinx_private_ram_blk_mem_gen_prim_width__parameterized6_HD1506 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |      xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized6_HD1507 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|           bank_sram_pri1_i                                                               |                                                        fpga_private_ram |         21 |         21 |       0 |    0 |     1 |      8 |      0 |          0 |
|             (bank_sram_pri1_i)                                                           |                                                        fpga_private_ram |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_xilinx_private_ram                                                         |                                                      xilinx_private_ram |         19 |         19 |       0 |    0 |     1 |      8 |      0 |          0 |
|               U0                                                                         |                                   xilinx_private_ram_blk_mem_gen_v8_4_4 |         19 |         19 |       0 |    0 |     1 |      8 |      0 |          0 |
|                 inst_blk_mem_gen                                                         |                             xilinx_private_ram_blk_mem_gen_v8_4_4_synth |         19 |         19 |       0 |    0 |     1 |      8 |      0 |          0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                   |                                      xilinx_private_ram_blk_mem_gen_top |         19 |         19 |       0 |    0 |     1 |      8 |      0 |          0 |
|                     valid.cstr                                                           |                             xilinx_private_ram_blk_mem_gen_generic_cstr |         19 |         19 |       0 |    0 |     1 |      8 |      0 |          0 |
|                       has_mux_a.A                                                        |                                      xilinx_private_ram_blk_mem_gen_mux |         17 |         17 |       0 |    0 |     1 |      0 |      0 |          0 |
|                       ramloop[0].ram.r                                                   |                               xilinx_private_ram_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |                             xilinx_private_ram_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[1].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[2].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[3].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[4].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[5].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[6].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                       ramloop[7].ram.r                                                   |               xilinx_private_ram_blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         prim_noinit.ram                                                  |             xilinx_private_ram_blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|         soc_peripherals_i                                                                |                                                         soc_peripherals |      15170 |      15158 |       0 |   12 | 14577 |      0 |      0 |          3 |
|           (soc_peripherals_i)                                                            |                                                         soc_peripherals |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           apb_fll_if_i                                                                   |                                                              apb_fll_if |         18 |         18 |       0 |    0 |    15 |      0 |      0 |          0 |
|           i_apb_adv_timer                                                                |                                                           apb_adv_timer |       1266 |       1266 |       0 |    0 |  1544 |      0 |      0 |          0 |
|             (i_apb_adv_timer)                                                            |                                                           apb_adv_timer |         25 |         25 |       0 |    0 |     8 |      0 |      0 |          0 |
|             i_clk_gate_timer0                                                            |                                                   pulp_clock_gating__40 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_clk_gate_timer1                                                            |                                                   pulp_clock_gating__41 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_clk_gate_timer2                                                            |                                                   pulp_clock_gating__42 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_clk_gate_timer3                                                            |                                                   pulp_clock_gating__43 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             u_apb_if                                                                     |                                                        adv_timer_apb_if |        416 |        416 |       0 |    0 |   848 |      0 |      0 |          0 |
|             u_tim0                                                                       |                                                 timer_module__xdcDup__1 |        206 |        206 |       0 |    0 |   171 |      0 |      0 |          0 |
|               u_comp_ch0                                                                 |                                                          comparator__16 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch1                                                                 |                                                          comparator__17 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch2                                                                 |                                                          comparator__18 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch3                                                                 |                                                              comparator |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_controller                                                               |                                                             timer_cntrl |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|               u_counter                                                                  |                                                         up_down_counter |        104 |        104 |       0 |    0 |    52 |      0 |      0 |          0 |
|               u_in_stage                                                                 |                                                  input_stage__xdcDup__1 |         21 |         21 |       0 |    0 |    17 |      0 |      0 |          0 |
|               u_prescaler                                                                |                                                               prescaler |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|             u_tim1                                                                       |                                                 timer_module__xdcDup__2 |        206 |        206 |       0 |    0 |   171 |      0 |      0 |          0 |
|               u_comp_ch0                                                                 |                                                          comparator__12 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch1                                                                 |                                                          comparator__13 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch2                                                                 |                                                          comparator__14 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch3                                                                 |                                                          comparator__15 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_controller                                                               |                                                          timer_cntrl__6 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|               u_counter                                                                  |                                                      up_down_counter__6 |        104 |        104 |       0 |    0 |    52 |      0 |      0 |          0 |
|               u_in_stage                                                                 |                                                  input_stage__xdcDup__2 |         21 |         21 |       0 |    0 |    17 |      0 |      0 |          0 |
|               u_prescaler                                                                |                                                            prescaler__6 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|             u_tim2                                                                       |                                                 timer_module__xdcDup__3 |        206 |        206 |       0 |    0 |   171 |      0 |      0 |          0 |
|               u_comp_ch0                                                                 |                                                           comparator__8 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch1                                                                 |                                                           comparator__9 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch2                                                                 |                                                          comparator__10 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch3                                                                 |                                                          comparator__11 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_controller                                                               |                                                          timer_cntrl__5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|               u_counter                                                                  |                                                      up_down_counter__5 |        104 |        104 |       0 |    0 |    52 |      0 |      0 |          0 |
|               u_in_stage                                                                 |                                                  input_stage__xdcDup__3 |         21 |         21 |       0 |    0 |    17 |      0 |      0 |          0 |
|               u_prescaler                                                                |                                                            prescaler__5 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|             u_tim3                                                                       |                                                            timer_module |        205 |        205 |       0 |    0 |   171 |      0 |      0 |          0 |
|               u_comp_ch0                                                                 |                                                           comparator__4 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch1                                                                 |                                                           comparator__5 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch2                                                                 |                                                           comparator__6 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_comp_ch3                                                                 |                                                           comparator__7 |         15 |         15 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_controller                                                               |                                                          timer_cntrl__4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |          0 |
|               u_counter                                                                  |                                                      up_down_counter__4 |        104 |        104 |       0 |    0 |    52 |      0 |      0 |          0 |
|               u_in_stage                                                                 |                                                             input_stage |         20 |         20 |       0 |    0 |    17 |      0 |      0 |          0 |
|               u_prescaler                                                                |                                                            prescaler__4 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|           i_apb_gpio                                                                     |                                                                apb_gpio |        288 |        288 |       0 |    0 |   448 |      0 |      0 |          0 |
|           i_apb_soc_ctrl                                                                 |                                                            apb_soc_ctrl |        290 |        290 |       0 |    0 |   608 |      0 |      0 |          0 |
|           i_apb_timer_unit                                                               |                                                          apb_timer_unit |        299 |        299 |       0 |    0 |   264 |      0 |      0 |          0 |
|             (i_apb_timer_unit)                                                           |                                                          apb_timer_unit |        146 |        146 |       0 |    0 |   132 |      0 |      0 |          0 |
|             counter_hi_i                                                                 |                                                      timer_unit_counter |         45 |         45 |       0 |    0 |    33 |      0 |      0 |          0 |
|             counter_lo_i                                                                 |                                                   timer_unit_counter__1 |         45 |         45 |       0 |    0 |    33 |      0 |      0 |          0 |
|             prescaler_hi_i                                                               |                                                timer_unit_counter_presc |         32 |         32 |       0 |    0 |    33 |      0 |      0 |          0 |
|             prescaler_lo_i                                                               |                                             timer_unit_counter_presc__1 |         32 |         32 |       0 |    0 |    33 |      0 |      0 |          0 |
|           i_ref_clk_sync                                                                 |                                              pulp_sync_wedge__xdcDup__1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             (i_ref_clk_sync)                                                             |                                              pulp_sync_wedge__xdcDup__1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_pulp_sync                                                                  |                                                    pulp_sync__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_udma                                                                         |                                                          udma_subsystem |       9076 |       9064 |       0 |   12 | 10360 |      0 |      0 |          3 |
|             i_camera_if                                                                  |                                                               camera_if |        513 |        513 |       0 |    0 |   486 |      0 |      0 |          0 |
|               (i_camera_if)                                                              |                                                               camera_if |        332 |        332 |       0 |    0 |   118 |      0 |      0 |          0 |
|               u_dc_fifo                                                                  |                                            udma_dc_fifo__parameterized2 |         72 |         72 |       0 |    0 |   163 |      0 |      0 |          0 |
|                 u_din                                                                    |                                  dc_token_ring_fifo_din__parameterized6 |         61 |         61 |       0 |    0 |   139 |      0 |      0 |          0 |
|                   (u_din)                                                                |                                  dc_token_ring_fifo_din__parameterized6 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                          dc_data_buffer__parameterized6 |         47 |         47 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                          dc_data_buffer__parameterized6 |         41 |         41 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                                        onehot_to_bin__8 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                                        onehot_to_bin__7 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                                     dc_full_detector__4 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                                     dc_full_detector__4 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized0__4 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 u_dout                                                                   |                                 dc_token_ring_fifo_dout__parameterized6 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                                 dc_token_ring_fifo_dout__parameterized6 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                                      dc_synchronizer__4 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   read_tr                                                                |                                                        dc_token_ring__4 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                           camera_reg_if |        110 |        110 |       0 |    0 |   205 |      0 |      0 |          0 |
|             i_filter                                                                     |                                                             udma_filter |       1223 |       1223 |       0 |    0 |  1543 |      0 |      0 |          3 |
|               (i_filter)                                                                 |                                                             udma_filter |         62 |         62 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_reg_if                                                                   |                                                      udma_filter_reg_if |        202 |        202 |       0 |    0 |   748 |      0 |      0 |          0 |
|               u_filter_au                                                                |                                                          udma_filter_au |        259 |        259 |       0 |    0 |   101 |      0 |      0 |          3 |
|               u_filter_bincu                                                             |                                                       udma_filter_bincu |         61 |         61 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_rx_ch                                                                    |                                                  udma_filter_rx_dataout |        214 |        214 |       0 |    0 |   216 |      0 |      0 |          0 |
|                 (u_rx_ch)                                                                |                                                  udma_filter_rx_dataout |        171 |        171 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                         io_generic_fifo__parameterized3 |         43 |         43 |       0 |    0 |   135 |      0 |      0 |          0 |
|               u_tx_ch_opa                                                                |                                             udma_filter_tx_datafetch__1 |        222 |        222 |       0 |    0 |   234 |      0 |      0 |          0 |
|                 (u_tx_ch_opa)                                                            |                                             udma_filter_tx_datafetch__1 |        158 |        158 |       0 |    0 |    82 |      0 |      0 |          0 |
|                 u_fifo                                                                   |                                                      io_tx_fifo_mark__1 |         64 |         64 |       0 |    0 |   152 |      0 |      0 |          0 |
|                   (u_fifo)                                                               |                                                      io_tx_fifo_mark__1 |         19 |         19 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                      io_generic_fifo__parameterized6__1 |         45 |         45 |       0 |    0 |   143 |      0 |      0 |          0 |
|               u_tx_ch_opb                                                                |                                                udma_filter_tx_datafetch |        204 |        204 |       0 |    0 |   219 |      0 |      0 |          0 |
|                 (u_tx_ch_opb)                                                            |                                                udma_filter_tx_datafetch |        155 |        155 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 u_fifo                                                                   |                                                         io_tx_fifo_mark |         49 |         49 |       0 |    0 |   138 |      0 |      0 |          0 |
|                   (u_fifo)                                                               |                                                         io_tx_fifo_mark |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_fifo                                                                 |                                         io_generic_fifo__parameterized6 |         43 |         43 |       0 |    0 |   135 |      0 |      0 |          0 |
|             i_i2c_gen[0].i_i2c                                                           |                                                            udma_i2c_top |        381 |        381 |       0 |    0 |   315 |      0 |      0 |          0 |
|               i_dc_fifo_tx                                                               |                                                         udma_dc_fifo__3 |         33 |         33 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized3__3 |         26 |         26 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized3__3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized3__3 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized3__3 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__5 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__5 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__5 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized3__3 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized3__3 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__5 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__5 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_i2c_control                                                              |                                                        udma_i2c_control |        242 |        242 |       0 |    0 |   106 |      0 |      0 |          0 |
|                 (i_i2c_control)                                                          |                                                        udma_i2c_control |        137 |        137 |       0 |    0 |    46 |      0 |      0 |          0 |
|                 bus_controller                                                           |                                                       udma_i2c_bus_ctrl |        105 |        105 |       0 |    0 |    60 |      0 |      0 |          0 |
|               i_i2c_tx_fifo                                                              |                                                              io_tx_fifo |         15 |         15 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 (i_i2c_tx_fifo)                                                          |                                                              io_tx_fifo |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                                         io_generic_fifo |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|               u_dc_fifo_rx                                                               |                                                            udma_dc_fifo |         32 |         32 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 u_din                                                                    |                                  dc_token_ring_fifo_din__parameterized3 |         26 |         26 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   (u_din)                                                                |                                  dc_token_ring_fifo_din__parameterized3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                          dc_data_buffer__parameterized3 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                          dc_data_buffer__parameterized3 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__8 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__8 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                     dc_synchronizer__parameterized0__12 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__8 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                                 dc_token_ring_fifo_dout__parameterized3 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                                 dc_token_ring_fifo_dout__parameterized3 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__8 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__8 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                         udma_i2c_reg_if |         59 |         59 |       0 |    0 |    85 |      0 |      0 |          0 |
|             i_i2c_gen[1].i_i2c                                                           |                                                         udma_i2c_top__1 |        381 |        381 |       0 |    0 |   315 |      0 |      0 |          0 |
|               i_dc_fifo_tx                                                               |                                                         udma_dc_fifo__5 |         33 |         33 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized3__5 |         26 |         26 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized3__5 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized3__5 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized3__5 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__15 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__7 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__7 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                     dc_synchronizer__parameterized0__11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__7 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized3__5 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized3__5 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__7 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__7 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_i2c_control                                                              |                                                     udma_i2c_control__1 |        242 |        242 |       0 |    0 |   106 |      0 |      0 |          0 |
|                 (i_i2c_control)                                                          |                                                     udma_i2c_control__1 |        137 |        137 |       0 |    0 |    46 |      0 |      0 |          0 |
|                 bus_controller                                                           |                                                    udma_i2c_bus_ctrl__1 |        105 |        105 |       0 |    0 |    60 |      0 |      0 |          0 |
|               i_i2c_tx_fifo                                                              |                                                           io_tx_fifo__2 |         15 |         15 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 (i_i2c_tx_fifo)                                                          |                                                           io_tx_fifo__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                                      io_generic_fifo__2 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|               u_dc_fifo_rx                                                               |                                                         udma_dc_fifo__4 |         33 |         33 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized3__4 |         26 |         26 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized3__4 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized3__4 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized3__4 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__6 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__6 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                     dc_synchronizer__parameterized0__10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized3__4 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized3__4 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__6 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                      udma_i2c_reg_if__1 |         59 |         59 |       0 |    0 |    85 |      0 |      0 |          0 |
|             i_i2s_udma                                                                   |                                                            udma_i2s_top |       2214 |       2214 |       0 |    0 |  3691 |      0 |      0 |          0 |
|               i_clkws_gen                                                                |                                                           i2s_clkws_gen |         76 |         76 |       0 |    0 |    93 |      0 |      0 |          0 |
|                 (i_clkws_gen)                                                            |                                                           i2s_clkws_gen |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 i_clkgen0                                                                |                                                          i2s_clk_gen__1 |         18 |         18 |       0 |    0 |    34 |      0 |      0 |          0 |
|                 i_clkgen1                                                                |                                                             i2s_clk_gen |         18 |         18 |       0 |    0 |    34 |      0 |      0 |          0 |
|                 i_master_cg                                                              |                                                   pulp_clock_gating__36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_master_en_sync                                                         |                                            pulp_sync__parameterized0__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_pdm_cg                                                                 |                                                   pulp_clock_gating__35 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_slave_cg                                                               |                                                   pulp_clock_gating__37 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_slave_en_sync                                                          |                                               pulp_sync__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_ws_gen_0                                                               |                                                           i2s_ws_gen__1 |         13 |         13 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 i_ws_gen_1                                                               |                                                              i2s_ws_gen |         13 |         13 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_i2s_txrx                                                                 |                                                                i2s_txrx |       1935 |       1935 |       0 |    0 |  3234 |      0 |      0 |          0 |
|                 (i_i2s_txrx)                                                             |                                                                i2s_txrx |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 i_i2s_master                                                             |                                                          i2s_tx_channel |         24 |         24 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 i_i2s_slave                                                              |                                                          i2s_rx_channel |        117 |        117 |       0 |    0 |   138 |      0 |      0 |          0 |
|                 i_pdm                                                                    |                                                                 pdm_top |       1777 |       1777 |       0 |    0 |  3086 |      0 |      0 |          0 |
|                   (i_pdm)                                                                |                                                                 pdm_top |         15 |         15 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   i_varcic                                                               |                                                                  varcic |       1762 |       1762 |       0 |    0 |  3073 |      0 |      0 |          0 |
|                     (i_varcic)                                                           |                                                                  varcic |         53 |         53 |       0 |    0 |    13 |      0 |      0 |          0 |
|                     cic_stages[0].cic_comb_inst                                          |                                                             cic_comb__1 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |          0 |
|                     cic_stages[0].cic_integrator_inst                                    |                                                       cic_integrator__1 |        132 |        132 |       0 |    0 |   204 |      0 |      0 |          0 |
|                     cic_stages[1].cic_comb_inst                                          |                                                             cic_comb__2 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |          0 |
|                     cic_stages[1].cic_integrator_inst                                    |                                                       cic_integrator__2 |        133 |        133 |       0 |    0 |   204 |      0 |      0 |          0 |
|                     cic_stages[2].cic_comb_inst                                          |                                                             cic_comb__3 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |          0 |
|                     cic_stages[2].cic_integrator_inst                                    |                                                       cic_integrator__3 |        133 |        133 |       0 |    0 |   204 |      0 |      0 |          0 |
|                     cic_stages[3].cic_comb_inst                                          |                                                             cic_comb__4 |        209 |        209 |       0 |    0 |   408 |      0 |      0 |          0 |
|                     cic_stages[3].cic_integrator_inst                                    |                                                       cic_integrator__4 |        133 |        133 |       0 |    0 |   204 |      0 |      0 |          0 |
|                     cic_stages[4].cic_comb_inst                                          |                                                                cic_comb |        209 |        209 |       0 |    0 |   408 |      0 |      0 |          0 |
|                     cic_stages[4].cic_integrator_inst                                    |                                                          cic_integrator |        133 |        133 |       0 |    0 |   204 |      0 |      0 |          0 |
|               u_dc_fifo_rx                                                               |                                            udma_dc_fifo__parameterized1 |         57 |         57 |       0 |    0 |   147 |      0 |      0 |          0 |
|                 u_din                                                                    |                                  dc_token_ring_fifo_din__parameterized5 |         50 |         50 |       0 |    0 |   135 |      0 |      0 |          0 |
|                   (u_din)                                                                |                                  dc_token_ring_fifo_din__parameterized5 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                          dc_data_buffer__parameterized5 |         39 |         39 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                          dc_data_buffer__parameterized5 |         37 |         37 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                           onehot_to_bin__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                       onehot_to_bin__parameterized0__17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                        dc_full_detector__parameterized0 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                        dc_full_detector__parameterized0 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                     dc_synchronizer__parameterized0__14 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                           dc_token_ring__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                                 dc_token_ring_fifo_dout__parameterized5 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                                 dc_token_ring_fifo_dout__parameterized5 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                         dc_synchronizer__parameterized1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                           dc_token_ring__parameterized2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_dc_fifo_tx                                                               |                                         udma_dc_fifo__parameterized1__3 |         18 |         18 |       0 |    0 |    19 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized5__3 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized5__3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__9 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__9 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                     dc_synchronizer__parameterized0__13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__9 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized5__3 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized5__3 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__9 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__9 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_fifo                                                                     |                                              io_tx_fifo__parameterized0 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 (u_fifo)                                                                 |                                              io_tx_fifo__parameterized0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                         io_generic_fifo__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                         udma_i2s_reg_if |        120 |        120 |       0 |    0 |   194 |      0 |      0 |          0 |
|                 (u_reg_if)                                                               |                                                         udma_i2s_reg_if |        115 |        115 |       0 |    0 |   188 |      0 |      0 |          0 |
|                 i_edgeprop                                                               |                                                         edge_propagator |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                   (i_edgeprop)                                                           |                                                         edge_propagator |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   i_sync_clkb                                                            |                                                     pulp_sync_wedge__15 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (i_sync_clkb)                                                        |                                                     pulp_sync_wedge__15 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     i_pulp_sync                                                          |                                                           pulp_sync__15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_sdio                                                                       |                                                           udma_sdio_top |        672 |        660 |       0 |   12 |   887 |      0 |      0 |          0 |
|               (i_sdio)                                                                   |                                                           udma_sdio_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               error_int_sync                                                             |                                                     pulp_sync_wedge__11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (error_int_sync)                                                         |                                                     pulp_sync_wedge__11 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_pulp_sync                                                              |                                                           pulp_sync__11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_dc_fifo_tx                                                               |                                         udma_dc_fifo__parameterized1__1 |         57 |         57 |       0 |    0 |   147 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized5__1 |         50 |         50 |       0 |    0 |   135 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized5__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized5__1 |         39 |         39 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized5__1 |         37 |         37 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__1 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__1 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized5__1 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized5__1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_eot_sync                                                                 |                                                      edge_propagator__7 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (i_eot_sync)                                                             |                                                      edge_propagator__7 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__2 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__2 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_sdio_tx_fifo                                                             |                                           io_tx_fifo__parameterized0__3 |         27 |         27 |       0 |    0 |    70 |      0 |      0 |          0 |
|                 (i_sdio_tx_fifo)                                                         |                                           io_tx_fifo__parameterized0__3 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                      io_generic_fifo__parameterized0__3 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|               i_sdio_txrx                                                                |                                                               sdio_txrx |        353 |        341 |       0 |   12 |   311 |      0 |      0 |          0 |
|                 (i_sdio_txrx)                                                            |                                                               sdio_txrx |         34 |         34 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 i_clk_gate_sdio                                                          |                                                   pulp_clock_gating__31 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_cmd_if                                                                 |                                                           sdio_txrx_cmd |         92 |         92 |       0 |    0 |   191 |      0 |      0 |          0 |
|                   (i_cmd_if)                                                             |                                                           sdio_txrx_cmd |         86 |         86 |       0 |    0 |   184 |      0 |      0 |          0 |
|                   i_cmd_crc                                                              |                                                               sdio_crc7 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 i_data_if                                                                |                                                          sdio_txrx_data |        226 |        214 |       0 |   12 |   113 |      0 |      0 |          0 |
|                   (i_data_if)                                                            |                                                          sdio_txrx_data |        187 |        187 |       0 |    0 |    65 |      0 |      0 |          0 |
|                   genblk1[0].i_data_crc                                                  |                                                           sdio_crc16__1 |          9 |          6 |       0 |    3 |    12 |      0 |      0 |          0 |
|                   genblk1[1].i_data_crc                                                  |                                                           sdio_crc16__2 |         10 |          7 |       0 |    3 |    12 |      0 |      0 |          0 |
|                   genblk1[2].i_data_crc                                                  |                                                           sdio_crc16__3 |         10 |          7 |       0 |    3 |    12 |      0 |      0 |          0 |
|                   genblk1[3].i_data_crc                                                  |                                                              sdio_crc16 |         10 |          7 |       0 |    3 |    12 |      0 |      0 |          0 |
|               i_start_sync                                                               |                                                      edge_propagator__6 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (i_start_sync)                                                           |                                                      edge_propagator__6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__9 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__9 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_clockgen                                                                 |                                                             udma_clkgen |         35 |         35 |       0 |    0 |    33 |      0 |      0 |          0 |
|                 (u_clockgen)                                                             |                                                             udma_clkgen |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_clkdiv_cnt                                                             |                                                        udma_clk_div_cnt |         23 |         23 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 i_edge_prop                                                              |                                                      pulp_sync_wedge__3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_edge_prop)                                                          |                                                      pulp_sync_wedge__3 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_dc_fifo_rx                                                               |                                         udma_dc_fifo__parameterized1__2 |         57 |         57 |       0 |    0 |   147 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized5__2 |         50 |         50 |       0 |    0 |   135 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized5__2 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized5__2 |         39 |         39 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized5__2 |         37 |         37 |       0 |    0 |   128 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__2 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__2 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized5__2 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized5__2 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__2 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                        udma_sdio_reg_if |        129 |        129 |       0 |    0 |   164 |      0 |      0 |          0 |
|                 (u_reg_if)                                                               |                                                        udma_sdio_reg_if |        127 |        127 |       0 |    0 |   161 |      0 |      0 |          0 |
|                 i_edgeprop_soc                                                           |                                                      edge_propagator_tx |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             i_spim_gen[0].i_spim                                                         |                                                           udma_spim_top |       1259 |       1259 |       0 |    0 |  1594 |      0 |      0 |          0 |
|               genblk1[0].u_eot_ep                                                        |                                                      edge_propagator__1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (genblk1[0].u_eot_ep)                                                    |                                                      edge_propagator__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__4 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__4 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               genblk1[1].u_eot_ep                                                        |                                                      edge_propagator__2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (genblk1[1].u_eot_ep)                                                    |                                                      edge_propagator__2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__5 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__5 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               genblk1[2].u_eot_ep                                                        |                                                      edge_propagator__3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (genblk1[2].u_eot_ep)                                                    |                                                      edge_propagator__3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__6 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__6 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               genblk1[3].u_eot_ep                                                        |                                                      edge_propagator__4 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (genblk1[3].u_eot_ep)                                                    |                                                      edge_propagator__4 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__7 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__7 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_clockgen                                                                 |                                                          udma_clkgen__1 |         35 |         35 |       0 |    0 |    33 |      0 |      0 |          0 |
|                 (u_clockgen)                                                             |                                                          udma_clkgen__1 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__29 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 i_clkdiv_cnt                                                             |                                                     udma_clk_div_cnt__1 |         23 |         23 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 i_edge_prop                                                              |                                                     pulp_sync_wedge__10 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_edge_prop)                                                          |                                                     pulp_sync_wedge__10 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                           pulp_sync__10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_cmd_fifo                                                                 |                                           io_tx_fifo__parameterized0__1 |         27 |         27 |       0 |    0 |    68 |      0 |      0 |          0 |
|                 (u_cmd_fifo)                                                             |                                           io_tx_fifo__parameterized0__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                      io_generic_fifo__parameterized0__1 |         22 |         22 |       0 |    0 |    66 |      0 |      0 |          0 |
|               u_dc_cmd                                                                   |                                         udma_dc_fifo__parameterized0__1 |        102 |        102 |       0 |    0 |   283 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized4__1 |         91 |         91 |       0 |    0 |   259 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized4__1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized4__1 |         77 |         77 |       0 |    0 |   248 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized4__1 |         71 |         71 |       0 |    0 |   248 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                                        onehot_to_bin__2 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                                        onehot_to_bin__3 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                                     dc_full_detector__1 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                                     dc_full_detector__1 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized0__1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized4__1 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized4__1 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                                      dc_synchronizer__1 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   read_tr                                                                |                                                        dc_token_ring__1 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               u_dc_rx                                                                    |                                            udma_dc_fifo__parameterized0 |        103 |        103 |       0 |    0 |   291 |      0 |      0 |          0 |
|                 u_din                                                                    |                                  dc_token_ring_fifo_din__parameterized4 |         92 |         92 |       0 |    0 |   267 |      0 |      0 |          0 |
|                   (u_din)                                                                |                                  dc_token_ring_fifo_din__parameterized4 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                          dc_data_buffer__parameterized4 |         79 |         79 |       0 |    0 |   256 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                          dc_data_buffer__parameterized4 |         73 |         73 |       0 |    0 |   256 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                                        onehot_to_bin__6 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                                        onehot_to_bin__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                                     dc_full_detector__3 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                                     dc_full_detector__3 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized0__3 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 u_dout                                                                   |                                 dc_token_ring_fifo_dout__parameterized4 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                                 dc_token_ring_fifo_dout__parameterized4 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                                      dc_synchronizer__3 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   read_tr                                                                |                                                        dc_token_ring__3 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               u_dc_tx                                                                    |                                         udma_dc_fifo__parameterized0__2 |        104 |        104 |       0 |    0 |   291 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized4__2 |         93 |         93 |       0 |    0 |   267 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized4__2 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized4__2 |         79 |         79 |       0 |    0 |   256 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized4__2 |         73 |         73 |       0 |    0 |   256 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                                        onehot_to_bin__4 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                                        onehot_to_bin__5 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                                     dc_full_detector__2 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                                     dc_full_detector__2 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized0__2 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized4__2 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized4__2 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                                      dc_synchronizer__2 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   read_tr                                                                |                                                        dc_token_ring__2 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|               u_eot_ep                                                                   |                                                      edge_propagator__5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (u_eot_ep)                                                               |                                                      edge_propagator__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                      pulp_sync_wedge__8 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                      pulp_sync_wedge__8 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                            pulp_sync__8 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_fifo                                                                     |                                           io_tx_fifo__parameterized0__2 |         27 |         27 |       0 |    0 |    70 |      0 |      0 |          0 |
|                 (u_fifo)                                                                 |                                           io_tx_fifo__parameterized0__2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                      io_generic_fifo__parameterized0__2 |         22 |         22 |       0 |    0 |    68 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                        udma_spim_reg_if |        116 |        116 |       0 |    0 |   130 |      0 |      0 |          0 |
|               u_spictrl                                                                  |                                                          udma_spim_ctrl |        342 |        342 |       0 |    0 |   285 |      0 |      0 |          0 |
|                 (u_spictrl)                                                              |                                                          udma_spim_ctrl |        258 |        258 |       0 |    0 |    80 |      0 |      0 |          0 |
|                 i_edgeprop                                                               |                                                   edge_propagator_tx__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_reply_buffer                                                           |                                         io_generic_fifo__parameterized1 |         82 |         82 |       0 |    0 |   202 |      0 |      0 |          0 |
|               u_txrx                                                                     |                                                          udma_spim_txrx |        379 |        379 |       0 |    0 |   113 |      0 |      0 |          0 |
|                 (u_txrx)                                                                 |                                                          udma_spim_txrx |        379 |        379 |       0 |    0 |   113 |      0 |      0 |          0 |
|                 u_clkinv_cpha                                                            |                                                  pulp_clock_inverter__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_uart_gen[0].i_uart                                                         |                                                           udma_uart_top |        270 |        270 |       0 |    0 |   355 |      0 |      0 |          0 |
|               (i_uart_gen[0].i_uart)                                                     |                                                           udma_uart_top |          4 |          4 |       0 |    0 |    30 |      0 |      0 |          0 |
|               i_ep_err_overflow                                                          |                                                      edge_propagator__8 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (i_ep_err_overflow)                                                      |                                                      edge_propagator__8 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                     pulp_sync_wedge__12 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                     pulp_sync_wedge__12 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                           pulp_sync__12 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_ep_err_parity                                                            |                                                      edge_propagator__9 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 (i_ep_err_parity)                                                        |                                                      edge_propagator__9 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 i_sync_clkb                                                              |                                                     pulp_sync_wedge__13 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   (i_sync_clkb)                                                          |                                                     pulp_sync_wedge__13 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   i_pulp_sync                                                            |                                                           pulp_sync__13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_dc_fifo_rx                                                               |                                                         udma_dc_fifo__2 |         27 |         27 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized3__2 |         22 |         22 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized3__2 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized3__2 |         14 |         14 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized3__2 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__4 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__4 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized3__2 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized3__2 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__4 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__4 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_dc_fifo_tx                                                               |                                                         udma_dc_fifo__1 |         33 |         33 |       0 |    0 |    51 |      0 |      0 |          0 |
|                 u_din                                                                    |                               dc_token_ring_fifo_din__parameterized3__1 |         26 |         26 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   (u_din)                                                                |                               dc_token_ring_fifo_din__parameterized3__1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   buffer                                                                 |                                       dc_data_buffer__parameterized3__1 |         15 |         15 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     (buffer)                                                             |                                       dc_data_buffer__parameterized3__1 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |          0 |
|                     RPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     WPRT_OH_BIN                                                          |                                        onehot_to_bin__parameterized0__7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   full                                                                   |                                     dc_full_detector__parameterized0__3 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     (full)                                                               |                                     dc_full_detector__parameterized0__3 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     full_synch                                                           |                                      dc_synchronizer__parameterized0__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   write_tr                                                               |                                        dc_token_ring__parameterized1__3 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 u_dout                                                                   |                              dc_token_ring_fifo_dout__parameterized3__1 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   (u_dout)                                                               |                              dc_token_ring_fifo_dout__parameterized3__1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   empty_synch                                                            |                                      dc_synchronizer__parameterized1__3 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   read_tr                                                                |                                        dc_token_ring__parameterized2__3 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               u_fifo                                                                     |                                                           io_tx_fifo__1 |         15 |         15 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 (u_fifo)                                                                 |                                                           io_tx_fifo__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_fifo                                                                   |                                                      io_generic_fifo__1 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|               u_reg_if                                                                   |                                                        udma_uart_reg_if |         87 |         87 |       0 |    0 |   121 |      0 |      0 |          0 |
|               u_uart_rx                                                                  |                                                            udma_uart_rx |         50 |         50 |       0 |    0 |    36 |      0 |      0 |          0 |
|               u_uart_tx                                                                  |                                                            udma_uart_tx |         44 |         44 |       0 |    0 |    32 |      0 |      0 |          0 |
|             i_udmacore                                                                   |                                                               udma_core |       2168 |       2168 |       0 |    0 |  1174 |      0 |      0 |          0 |
|               genblk1[0].i_clk_gate_per                                                  |                                              pulp_clock_gating_async__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (genblk1[0].i_clk_gate_per)                                              |                                              pulp_clock_gating_async__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__14 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[0].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[1].i_clk_gate_per                                                  |                                              pulp_clock_gating_async__2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (genblk1[1].i_clk_gate_per)                                              |                                              pulp_clock_gating_async__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__15 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[1].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[2].i_clk_gate_per                                                  |                                              pulp_clock_gating_async__3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (genblk1[2].i_clk_gate_per)                                              |                                              pulp_clock_gating_async__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__16 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[2].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[3].i_clk_gate_per                                                  |                                              pulp_clock_gating_async__4 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (genblk1[3].i_clk_gate_per)                                              |                                              pulp_clock_gating_async__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__17 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[3].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[4].i_clk_gate_per                                                  |                                              pulp_clock_gating_async__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (genblk1[4].i_clk_gate_per)                                              |                                              pulp_clock_gating_async__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__18 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[4].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[5].i_clk_gate_per                                                  |                                              pulp_clock_gating_async__6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 (genblk1[5].i_clk_gate_per)                                              |                                              pulp_clock_gating_async__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_clk_gate                                                               |                                                   pulp_clock_gating__19 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[5].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[6].i_clk_gate_sys                                                  |                                                    pulp_clock_gating__9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               genblk1[7].i_clk_gate_sys                                                  |                                                   pulp_clock_gating__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_clk_gate_sys_udma                                                        |                                                   pulp_clock_gating__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               u_apb_if                                                                   |                                                             udma_apb_if |        115 |        115 |       0 |    0 |     0 |      0 |      0 |          0 |
|               u_rx_channels                                                              |                                                        udma_rx_channels |        999 |        999 |       0 |    0 |   599 |      0 |      0 |          0 |
|                 (u_rx_channels)                                                          |                                                        udma_rx_channels |        306 |        306 |       0 |    0 |    63 |      0 |      0 |          0 |
|                 genblk1[0].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__1 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[1].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__2 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[2].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__3 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[3].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__4 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[4].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__5 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[5].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__6 |         87 |         87 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[6].u_rx_ch_ctrl                                                  |                                                      udma_ch_addrgen__7 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 u_arbiter                                                                |                                            udma_arbiter__parameterized0 |         23 |         23 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 u_fifo                                                                   |                                         io_generic_fifo__parameterized4 |         66 |         66 |       0 |    0 |   227 |      0 |      0 |          0 |
|               u_tx_channels                                                              |                                                        udma_tx_channels |        977 |        977 |       0 |    0 |   500 |      0 |      0 |          0 |
|                 (u_tx_channels)                                                          |                                                        udma_tx_channels |        318 |        318 |       0 |    0 |    82 |      0 |      0 |          0 |
|                 genblk1[0].u_tx_ch_ctrl                                                  |                                                      udma_ch_addrgen__8 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[1].u_tx_ch_ctrl                                                  |                                                      udma_ch_addrgen__9 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[2].u_tx_ch_ctrl                                                  |                                                     udma_ch_addrgen__10 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[3].u_tx_ch_ctrl                                                  |                                                     udma_ch_addrgen__11 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[4].u_tx_ch_ctrl                                                  |                                                     udma_ch_addrgen__12 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[5].u_tx_ch_ctrl                                                  |                                                     udma_ch_addrgen__13 |         85 |         85 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 genblk1[6].u_tx_ch_ctrl                                                  |                                                         udma_ch_addrgen |         85 |         85 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 u_arbiter                                                                |                                                            udma_arbiter |         25 |         25 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 u_fifo                                                                   |                                         io_generic_fifo__parameterized2 |         36 |         36 |       0 |    0 |   107 |      0 |      0 |          0 |
|               u_udma_ctrl                                                                |                                                               udma_ctrl |         57 |         57 |       0 |    0 |    48 |      0 |      0 |          0 |
|           periph_bus_i                                                                   |                                                         periph_bus_wrap |        703 |        703 |       0 |    0 |     0 |      0 |      0 |          0 |
|             apb_node_wrap_i                                                              |                                                           apb_node_wrap |        703 |        703 |       0 |    0 |     0 |      0 |      0 |          0 |
|               apb_node_i                                                                 |                                                                apb_node |        703 |        703 |       0 |    0 |     0 |      0 |      0 |          0 |
|           u_evnt_gen                                                                     |                                                     soc_event_generator |       3226 |       3226 |       0 |    0 |  1335 |      0 |      0 |          0 |
|             (u_evnt_gen)                                                                 |                                                     soc_event_generator |        788 |        788 |       0 |    0 |   828 |      0 |      0 |          0 |
|             genblk1[0].u_soc_event_queue                                                 |                                                      soc_event_queue__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[100].u_soc_event_queue                                               |                                                    soc_event_queue__101 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[101].u_soc_event_queue                                               |                                                    soc_event_queue__102 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[102].u_soc_event_queue                                               |                                                    soc_event_queue__103 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[103].u_soc_event_queue                                               |                                                    soc_event_queue__104 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[104].u_soc_event_queue                                               |                                                    soc_event_queue__105 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[105].u_soc_event_queue                                               |                                                    soc_event_queue__106 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[106].u_soc_event_queue                                               |                                                    soc_event_queue__107 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[107].u_soc_event_queue                                               |                                                    soc_event_queue__108 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[108].u_soc_event_queue                                               |                                                    soc_event_queue__109 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[109].u_soc_event_queue                                               |                                                    soc_event_queue__110 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[10].u_soc_event_queue                                                |                                                     soc_event_queue__11 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[110].u_soc_event_queue                                               |                                                    soc_event_queue__111 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[111].u_soc_event_queue                                               |                                                    soc_event_queue__112 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[112].u_soc_event_queue                                               |                                                    soc_event_queue__113 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[113].u_soc_event_queue                                               |                                                    soc_event_queue__114 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[114].u_soc_event_queue                                               |                                                    soc_event_queue__115 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[115].u_soc_event_queue                                               |                                                    soc_event_queue__116 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[116].u_soc_event_queue                                               |                                                    soc_event_queue__117 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[117].u_soc_event_queue                                               |                                                    soc_event_queue__118 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[118].u_soc_event_queue                                               |                                                    soc_event_queue__119 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[119].u_soc_event_queue                                               |                                                    soc_event_queue__120 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[11].u_soc_event_queue                                                |                                                     soc_event_queue__12 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[120].u_soc_event_queue                                               |                                                    soc_event_queue__121 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[121].u_soc_event_queue                                               |                                                    soc_event_queue__122 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[122].u_soc_event_queue                                               |                                                    soc_event_queue__123 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[123].u_soc_event_queue                                               |                                                    soc_event_queue__124 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[124].u_soc_event_queue                                               |                                                    soc_event_queue__125 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[125].u_soc_event_queue                                               |                                                    soc_event_queue__126 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[126].u_soc_event_queue                                               |                                                    soc_event_queue__127 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[127].u_soc_event_queue                                               |                                                    soc_event_queue__128 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[128].u_soc_event_queue                                               |                                                    soc_event_queue__129 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[129].u_soc_event_queue                                               |                                                    soc_event_queue__130 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[12].u_soc_event_queue                                                |                                                     soc_event_queue__13 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[130].u_soc_event_queue                                               |                                                    soc_event_queue__131 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[131].u_soc_event_queue                                               |                                                    soc_event_queue__132 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[132].u_soc_event_queue                                               |                                                    soc_event_queue__133 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[133].u_soc_event_queue                                               |                                                    soc_event_queue__134 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[134].u_soc_event_queue                                               |                                                    soc_event_queue__135 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[135].u_soc_event_queue                                               |                                                    soc_event_queue__136 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[136].u_soc_event_queue                                               |                                                    soc_event_queue__137 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[137].u_soc_event_queue                                               |                                                    soc_event_queue__138 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[138].u_soc_event_queue                                               |                                                    soc_event_queue__139 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[139].u_soc_event_queue                                               |                                                    soc_event_queue__140 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[13].u_soc_event_queue                                                |                                                     soc_event_queue__14 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[140].u_soc_event_queue                                               |                                                    soc_event_queue__141 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[141].u_soc_event_queue                                               |                                                    soc_event_queue__142 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[142].u_soc_event_queue                                               |                                                    soc_event_queue__143 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[143].u_soc_event_queue                                               |                                                    soc_event_queue__144 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[144].u_soc_event_queue                                               |                                                    soc_event_queue__145 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[145].u_soc_event_queue                                               |                                                    soc_event_queue__146 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[146].u_soc_event_queue                                               |                                                    soc_event_queue__147 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[147].u_soc_event_queue                                               |                                                    soc_event_queue__148 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[148].u_soc_event_queue                                               |                                                    soc_event_queue__149 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[149].u_soc_event_queue                                               |                                                    soc_event_queue__150 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[14].u_soc_event_queue                                                |                                                     soc_event_queue__15 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[150].u_soc_event_queue                                               |                                                    soc_event_queue__151 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[151].u_soc_event_queue                                               |                                                    soc_event_queue__152 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[152].u_soc_event_queue                                               |                                                    soc_event_queue__153 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[153].u_soc_event_queue                                               |                                                    soc_event_queue__154 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[154].u_soc_event_queue                                               |                                                    soc_event_queue__155 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[155].u_soc_event_queue                                               |                                                    soc_event_queue__156 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[156].u_soc_event_queue                                               |                                                    soc_event_queue__157 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[157].u_soc_event_queue                                               |                                                    soc_event_queue__158 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[158].u_soc_event_queue                                               |                                                    soc_event_queue__159 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[159].u_soc_event_queue                                               |                                                    soc_event_queue__160 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[15].u_soc_event_queue                                                |                                                     soc_event_queue__16 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[160].u_soc_event_queue                                               |                                                    soc_event_queue__161 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[161].u_soc_event_queue                                               |                                                    soc_event_queue__162 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[162].u_soc_event_queue                                               |                                                    soc_event_queue__163 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[163].u_soc_event_queue                                               |                                                    soc_event_queue__164 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[164].u_soc_event_queue                                               |                                                    soc_event_queue__165 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[165].u_soc_event_queue                                               |                                                    soc_event_queue__166 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[166].u_soc_event_queue                                               |                                                    soc_event_queue__167 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[167].u_soc_event_queue                                               |                                                    soc_event_queue__168 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[168].u_soc_event_queue                                               |                                                         soc_event_queue |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[16].u_soc_event_queue                                                |                                                     soc_event_queue__17 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[17].u_soc_event_queue                                                |                                                     soc_event_queue__18 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[18].u_soc_event_queue                                                |                                                     soc_event_queue__19 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[19].u_soc_event_queue                                                |                                                     soc_event_queue__20 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[1].u_soc_event_queue                                                 |                                                      soc_event_queue__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[20].u_soc_event_queue                                                |                                                     soc_event_queue__21 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[21].u_soc_event_queue                                                |                                                     soc_event_queue__22 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[22].u_soc_event_queue                                                |                                                     soc_event_queue__23 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[23].u_soc_event_queue                                                |                                                     soc_event_queue__24 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[24].u_soc_event_queue                                                |                                                     soc_event_queue__25 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[25].u_soc_event_queue                                                |                                                     soc_event_queue__26 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[26].u_soc_event_queue                                                |                                                     soc_event_queue__27 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[27].u_soc_event_queue                                                |                                                     soc_event_queue__28 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[28].u_soc_event_queue                                                |                                                     soc_event_queue__29 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[29].u_soc_event_queue                                                |                                                     soc_event_queue__30 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[2].u_soc_event_queue                                                 |                                                      soc_event_queue__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[30].u_soc_event_queue                                                |                                                     soc_event_queue__31 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[31].u_soc_event_queue                                                |                                                     soc_event_queue__32 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[32].u_soc_event_queue                                                |                                                     soc_event_queue__33 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[33].u_soc_event_queue                                                |                                                     soc_event_queue__34 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[34].u_soc_event_queue                                                |                                                     soc_event_queue__35 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[35].u_soc_event_queue                                                |                                                     soc_event_queue__36 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[36].u_soc_event_queue                                                |                                                     soc_event_queue__37 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[37].u_soc_event_queue                                                |                                                     soc_event_queue__38 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[38].u_soc_event_queue                                                |                                                     soc_event_queue__39 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[39].u_soc_event_queue                                                |                                                     soc_event_queue__40 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[3].u_soc_event_queue                                                 |                                                      soc_event_queue__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[40].u_soc_event_queue                                                |                                                     soc_event_queue__41 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[41].u_soc_event_queue                                                |                                                     soc_event_queue__42 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[42].u_soc_event_queue                                                |                                                     soc_event_queue__43 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[43].u_soc_event_queue                                                |                                                     soc_event_queue__44 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[44].u_soc_event_queue                                                |                                                     soc_event_queue__45 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[45].u_soc_event_queue                                                |                                                     soc_event_queue__46 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[46].u_soc_event_queue                                                |                                                     soc_event_queue__47 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[47].u_soc_event_queue                                                |                                                     soc_event_queue__48 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[48].u_soc_event_queue                                                |                                                     soc_event_queue__49 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[49].u_soc_event_queue                                                |                                                     soc_event_queue__50 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[4].u_soc_event_queue                                                 |                                                      soc_event_queue__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[50].u_soc_event_queue                                                |                                                     soc_event_queue__51 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[51].u_soc_event_queue                                                |                                                     soc_event_queue__52 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[52].u_soc_event_queue                                                |                                                     soc_event_queue__53 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[53].u_soc_event_queue                                                |                                                     soc_event_queue__54 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[54].u_soc_event_queue                                                |                                                     soc_event_queue__55 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[55].u_soc_event_queue                                                |                                                     soc_event_queue__56 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[56].u_soc_event_queue                                                |                                                     soc_event_queue__57 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[57].u_soc_event_queue                                                |                                                     soc_event_queue__58 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[58].u_soc_event_queue                                                |                                                     soc_event_queue__59 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[59].u_soc_event_queue                                                |                                                     soc_event_queue__60 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[5].u_soc_event_queue                                                 |                                                      soc_event_queue__6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[60].u_soc_event_queue                                                |                                                     soc_event_queue__61 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[61].u_soc_event_queue                                                |                                                     soc_event_queue__62 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[62].u_soc_event_queue                                                |                                                     soc_event_queue__63 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[63].u_soc_event_queue                                                |                                                     soc_event_queue__64 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[64].u_soc_event_queue                                                |                                                     soc_event_queue__65 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[65].u_soc_event_queue                                                |                                                     soc_event_queue__66 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[66].u_soc_event_queue                                                |                                                     soc_event_queue__67 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[67].u_soc_event_queue                                                |                                                     soc_event_queue__68 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[68].u_soc_event_queue                                                |                                                     soc_event_queue__69 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[69].u_soc_event_queue                                                |                                                     soc_event_queue__70 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[6].u_soc_event_queue                                                 |                                                      soc_event_queue__7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[70].u_soc_event_queue                                                |                                                     soc_event_queue__71 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[71].u_soc_event_queue                                                |                                                     soc_event_queue__72 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[72].u_soc_event_queue                                                |                                                     soc_event_queue__73 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[73].u_soc_event_queue                                                |                                                     soc_event_queue__74 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[74].u_soc_event_queue                                                |                                                     soc_event_queue__75 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[75].u_soc_event_queue                                                |                                                     soc_event_queue__76 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[76].u_soc_event_queue                                                |                                                     soc_event_queue__77 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[77].u_soc_event_queue                                                |                                                     soc_event_queue__78 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[78].u_soc_event_queue                                                |                                                     soc_event_queue__79 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[79].u_soc_event_queue                                                |                                                     soc_event_queue__80 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[7].u_soc_event_queue                                                 |                                                      soc_event_queue__8 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[80].u_soc_event_queue                                                |                                                     soc_event_queue__81 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[81].u_soc_event_queue                                                |                                                     soc_event_queue__82 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[82].u_soc_event_queue                                                |                                                     soc_event_queue__83 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[83].u_soc_event_queue                                                |                                                     soc_event_queue__84 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[84].u_soc_event_queue                                                |                                                     soc_event_queue__85 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[85].u_soc_event_queue                                                |                                                     soc_event_queue__86 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[86].u_soc_event_queue                                                |                                                     soc_event_queue__87 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[87].u_soc_event_queue                                                |                                                     soc_event_queue__88 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[88].u_soc_event_queue                                                |                                                     soc_event_queue__89 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[89].u_soc_event_queue                                                |                                                     soc_event_queue__90 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[8].u_soc_event_queue                                                 |                                                      soc_event_queue__9 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[90].u_soc_event_queue                                                |                                                     soc_event_queue__91 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[91].u_soc_event_queue                                                |                                                     soc_event_queue__92 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[92].u_soc_event_queue                                                |                                                     soc_event_queue__93 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[93].u_soc_event_queue                                                |                                                     soc_event_queue__94 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[94].u_soc_event_queue                                                |                                                     soc_event_queue__95 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[95].u_soc_event_queue                                                |                                                     soc_event_queue__96 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[96].u_soc_event_queue                                                |                                                     soc_event_queue__97 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[97].u_soc_event_queue                                                |                                                     soc_event_queue__98 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[98].u_soc_event_queue                                                |                                                     soc_event_queue__99 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[99].u_soc_event_queue                                                |                                                    soc_event_queue__100 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             genblk1[9].u_soc_event_queue                                                 |                                                     soc_event_queue__10 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u_arbiter                                                                    |                                                       soc_event_arbiter |       1767 |       1767 |       0 |    0 |   169 |      0 |      0 |          0 |
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


