// Seed: 4018013562
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  wire id_3;
  assign module_1.type_8 = 0;
  id_4(
      .id_0(1), .id_1(id_1)
  );
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  wire id_4
);
  wor id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_6 = 1 < 1'b0;
  assign id_1 = {1, id_3};
  xnor primCall (id_0, id_6, id_4, id_2, id_3);
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wor id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_3
  );
endmodule
