library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use work.components_all.all;

entity MDR is port(
MDMux_read, MDR_enable, clr, clk: in std_logic;
MDR_in1, MDR_in2: in std_logic_vector(31 downto 0); --1 is from bus, 2 is from memory 
MDR_out: out std_logic_vector(31 downto 0)
);
end entity MDR;

architecture behav of MDR is 
signal MDMux_out: std_logic_vector(31 downto 0);
begin 
MDMux_out <= MDR_in1 when MDMus_read = '0' else 
				 MDR_in2;
The_MDR: register32bit port map(MDMux_out, MDR_enable, clr, clk, MDR_out);

end architecture behav;