Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Reading design: ramcontroler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ramcontroler.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ramcontroler"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ramcontroler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\PulsoAImpulso.v" into library work
Parsing module <pulsoAImpulso>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\comp.v" into library work
Parsing module <comp>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\ramcontroler.v" into library work
Parsing module <ramcontroler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ramcontroler>.

Elaborating module <comp>.
WARNING:HDLCompiler:91 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\comp.v" Line 8: Signal <inant> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <counter(N=8)>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\counter.v" Line 12: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\ramcontroler.v" Line 22: Size mismatch in connection of port <inc>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <counter(N=12)>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\counter.v" Line 12: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\ramcontroler.v" Line 25: Size mismatch in connection of port <load>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\ramcontroler.v" Line 26: Size mismatch in connection of port <d>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <pulsoAImpulso>.
WARNING:HDLCompiler:1127 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\PulsoAImpulso.v" Line 11: Assignment to valorNuevo ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Fernando\Desktop\SimulacionesX\memoriaLaser\ramcontroler.v" Line 34: Size mismatch in connection of port <d>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <ram(DWIDTH=8,AWIDTH=12,WORDS=4096)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ramcontroler>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/memorialaser/ramcontroler.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <ramcontroler> synthesized.

Synthesizing Unit <comp>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/memorialaser/comp.v".
    Found 8-bit comparator equal for signal <count1> created at line 8
    Summary:
	inferred   1 Comparator(s).
Unit <comp> synthesized.

Synthesizing Unit <counter_1>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/memorialaser/counter.v".
        N = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <counter_1> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/memorialaser/counter.v".
        N = 12
    Found 12-bit register for signal <q>.
    Found 12-bit adder for signal <q[11]_GND_4_o_add_0_OUT> created at line 12.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_2> synthesized.

Synthesizing Unit <pulsoAImpulso>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/memorialaser/pulsoaimpulso.v".
    Found 1-bit register for signal <valorAntiguo>.
    Found 1-bit register for signal <impulso>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pulsoAImpulso> synthesized.

Synthesizing Unit <ram>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/memorialaser/ram.v".
        DWIDTH = 8
        AWIDTH = 12
        WORDS = 4096
    Found 4096x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x8-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Registers                                            : 8
 1-bit register                                        : 4
 12-bit register                                       : 2
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_2>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <load>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <d>             |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x8-bit single-port block RAM                      : 1
# Counters                                             : 2
 12-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ramcontroler> ...

Optimizing unit <counter_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ramcontroler, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ramcontroler.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 94
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 12
#      LUT2                        : 4
#      LUT3                        : 25
#      LUT6                        : 3
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 36
#      FD_1                        : 4
#      FDCE                        : 32
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 12
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  18224     0%  
 Number of Slice LUTs:                   46  out of   9112     0%  
    Number used as Logic:                46  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      17  out of     53    32%  
   Number with an unused LUT:             7  out of     53    13%  
   Number of fully used LUT-FF pairs:    29  out of     53    54%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.680ns (Maximum Frequency: 176.063MHz)
   Minimum input arrival time before clock: 5.619ns
   Maximum output required time after clock: 5.000ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.680ns (frequency: 176.063MHz)
  Total number of paths / destination ports: 544 / 90
-------------------------------------------------------------------------
Delay:               2.840ns (Levels of Logic = 1)
  Source:            pu0/impulso (FF)
  Destination:       ct0/q_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: pu0/impulso to ct0/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            14   0.447   0.958  pu0/impulso (pu0/impulso)
     LUT2:I1->O           12   0.205   0.908  ct0/_n0015_inv1 (ct0/_n0015_inv)
     FDCE:CE                   0.322          ct0/q_0
    ----------------------------------------
    Total                      2.840ns (0.974ns logic, 1.866ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 328 / 104
-------------------------------------------------------------------------
Offset:              5.619ns (Levels of Logic = 4)
  Source:            in<2> (PAD)
  Destination:       pc0/q_0 (FF)
  Destination Clock: clk rising

  Data Path: in<2> to pc0/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  in_2_IBUF (in_2_IBUF)
     LUT6:I0->O            1   0.203   0.684  count182 (count181)
     LUT6:I4->O           10   0.203   0.857  count183 (count1)
     LUT2:I1->O           12   0.205   0.908  count1 (count)
     FDCE:CE                   0.322          pc0/q_0
    ----------------------------------------
    Total                      5.619ns (2.155ns logic, 3.464ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 1)
  Source:            ram0/Mram_mem2 (RAM)
  Destination:       out<7> (PAD)
  Source Clock:      clk rising

  Data Path: ram0/Mram_mem2 to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA3    1   1.850   0.579  ram0/Mram_mem2 (out_7_OBUF)
     OBUF:I->O                 2.571          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                      5.000ns (4.421ns logic, 0.579ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.638|    2.840|    1.436|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.27 secs
 
--> 

Total memory usage is 177148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

