read_verilog ../top.v
proc
write_edif result.out
