$date
	Sun Feb 20 19:53:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module DUT $end
$var wire 1 ! F $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " c $end
$var wire 1 # d $end
$var wire 1 & inv_a $end
$var wire 1 ' inv_c $end
$var wire 1 ( inv_d $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#1250
0(
1#
#2500
1(
0'
0#
1"
#3750
1!
0(
1)
1#
#5000
0!
1(
1'
0)
0#
0"
1%
#6250
1!
0(
1*
1#
#7500
1+
1!
1(
0*
0'
0#
1"
#8750
0+
0(
1)
1#
#10000
1,
1!
1(
1'
0)
0&
0#
0"
0%
1$
#11250
0!
0,
0(
1#
#12500
1(
0'
0#
1"
#13750
0(
1#
#15000
1!
1,
1(
1'
0#
0"
1%
#16250
0,
0(
1*
1#
#17500
1+
1!
1(
0*
0'
0#
1"
#18750
0!
0+
0(
1#
#20000
1(
1'
1&
0#
0"
0%
0$
