---
layout: post
title: "CPU Registers"
date: 2026-01-28 00:00:00 +0900
author: kang
categories: [Computer Structure, Components]
tags: [Computer Structure, Components, CPU, Registers]
pin: false
math: true
mermaid: true

---

# ðŸ§  CPU Registers â€” Types, Roles, and Addressing Modes (Developer Guide)

> A practical overview of **CPU registers**, what they store, and how they support **instruction execution, memory access, and addressing**.

---

# 1ï¸âƒ£ What Is a Register?

A **register** is a **small, ultra-fast storage location inside the CPU**.

Registers store:
- Instructions
- Memory addresses
- Operands (data)
- Execution state

ðŸ“Œ Registers are **much faster than cache or RAM** and are essential for performance.

---

# 2ï¸âƒ£ Core CPU Registers

## ðŸŸ¦ Program Counter (PC)
> Holds the **address of the next instruction to fetch**.

- Automatically updated after each instruction
- Changed by jumps, calls, interrupts

---

## ðŸŸ¦ Memory Address Register (MAR)
> Stores the **memory address being accessed**.

Used when:
- Reading from memory
- Writing to memory

---

## ðŸŸ¦ Memory Buffer Register (MBR / MDR)
> Stores **data being transferred** between CPU and memory.

- Can hold instructions or data
- Temporary transfer buffer

---

## ðŸŸ¦ Instruction Register (IR)
> Holds the **current instruction being decoded or executed**.

---

## ðŸŸ¦ Flag Register (Status Register)
> Stores **execution state and arithmetic results**.

Common flags:
- Zero (Z)
- Carry (C)
- Overflow (V)
- Sign (S)
- Parity (P)
- Interrupt Enable
- Privilege Mode

---

## ðŸŸ¦ General-Purpose Registers (GPRs)
> Used to store **temporary values and operands**.

Examples:
- x86: `RAX`, `RBX`, `RCX`, `RDX`
- ARM: `X0â€“X30`

---

## ðŸŸ¦ Stack Pointer (SP)
> Points to the **top of the stack**.

Used for:
- Function calls
- Local variables
- Return addresses

### Stack Addressing Mode
The stack pointer enables **stack-based addressing**:
```
PUSH value â†’ SP moves
POP value â†’ SP moves
```

---

## ðŸŸ¦ Base Register (BR)
> Stores a **base address used for effective address calculation**.

Used to access:
- Arrays
- Structures
- Memory segments

---

# 3ï¸âƒ£ Addressing Modes Using Registers

Addressing modes determine **how effective memory addresses are calculated**.

---

## ðŸ”¹ Displacement Addressing
```
Effective Address = Register + Offset
```
Used for structured data and arrays.

---

## ðŸ”¹ Relative Addressing
```
Effective Address = PC + Offset
```
Used for:
- Branches
- Loops
- Position-independent code

---

## ðŸ”¹ Base Register Addressing
```
Effective Address = Base Register + Offset
```
Used in:
- Stack frames
- Dynamic memory access

---

## ðŸ”¹ Stack Addressing
```
Effective Address = SP + Offset
```
Used for:
- Function calls
- Temporary storage

---

# 4ï¸âƒ£ Why Registers Matter for Performance

âœ” Reduce memory access  
âœ” Speed up arithmetic operations  
âœ” Enable fast function calls  
âœ” Support efficient addressing  

> **More register usage = fewer RAM accesses = faster execution**

---

# 5ï¸âƒ£ Registers in Real CPU Architectures

### x86-64
- `RAX`, `RBX`, `RCX`, `RDX`
- `RSP` (Stack Pointer)
- `RIP` (Program Counter)
- `RFLAGS`

### ARM64
- `X0â€“X30`
- `SP`, `PC`, `PSTATE`

---

# 6ï¸âƒ£ Developer Takeaways

âœ” Registers are the fastest storage in the CPU  
âœ” PC controls execution flow  
âœ” SP manages function call stacks  
âœ” Base registers enable flexible memory access  
âœ” Effective addressing reduces instruction complexity  

---

# ðŸ§© One-Line Mental Model

> **Registers are the CPUâ€™s working memory for executing instructions efficiently.**
