ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 02, 2024 at 21:39:28 CST
ncverilog
	/home/YuChengWang/STAR/sim/softmax_SASA.sv
	/home/YuChengWang/STAR/src/SASA.sv
	/home/YuChengWang/STAR/src/def.sv
	+incdir+/home/YuChengWang/STAR/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="SASA.fsdb"
Recompiling... reason: file '../src/MVU.sv' is newer than expected.
	expected: Tue Jul  2 21:27:05 2024
	actual:   Tue Jul  2 21:39:16 2024
file: /home/YuChengWang/STAR/src/SASA.sv
	module worklib.MVU:sv
		errors: 0, warnings: 0
	module worklib.SASA:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
                  .MatchVector(MatchVector),
                                         |
ncelab: *W,CUVMPW (../sim/softmax_SASA.sv,42|41): port sizes differ in port connection (257/256).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MVU:sv <0x4be07e05>
			streams:   6, words: 88338
		worklib.SASA:sv <0x2af04def>
			streams:  20, words: 20889
		worklib.softmax_SASA:sv <0x079d962b>
			streams:  20, words: 18234
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       4
		Registers:               39      39
		Scalar wires:            11       -
		Vectored wires:          11       -
		Always blocks:            8       8
		Initial blocks:           9       9
		Cont. assignments:        7      10
		Pseudo assignments:       9       9
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.softmax_SASA:sv
Loading snapshot worklib.softmax_SASA:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SASA.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
==> The input size is :          64
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 1310 NS + 0
../sim/softmax_SASA.sv:136       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 02, 2024 at 21:42:00 CST  (total: 00:02:32)
