0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/DDS_MULT_ADDER/hdl/DDS_MULT_ADDER_wrapper.vhd,1731852145,vhdl,,,,dds_mult_adder_wrapper,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/hdl/FULL_QAM_TX_wrapper.vhd,1731860251,vhdl,,,,full_qam_tx_wrapper,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_0_0/CLOCKS_inst_0_clk_wiz_0_0.v,1731852002,verilog,,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_1_0/CLOCKS_inst_0_clk_wiz_1_0_clk_wiz.v,,CLOCKS_inst_0_clk_wiz_0_0,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_0_0/CLOCKS_inst_0_clk_wiz_0_0_clk_wiz.v,1731860251,verilog,,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_0_0/CLOCKS_inst_0_clk_wiz_0_0.v,,CLOCKS_inst_0_clk_wiz_0_0_clk_wiz,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_1_0/CLOCKS_inst_0_clk_wiz_1_0.v,1731852003,verilog,,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_fifo_generator_0_0/sim/XADC_FIFO_inst_0_fifo_generator_0_0.v,,CLOCKS_inst_0_clk_wiz_1_0,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_1_0/CLOCKS_inst_0_clk_wiz_1_0_clk_wiz.v,1731852003,verilog,,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_clk_wiz_1_0/CLOCKS_inst_0_clk_wiz_1_0.v,,CLOCKS_inst_0_clk_wiz_1_0_clk_wiz,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/ip/CLOCKS_inst_0_locked_checker_0_0/sim/CLOCKS_inst_0_locked_checker_0_0.vhd,1731860252,vhdl,,,,clocks_inst_0_locked_checker_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/CLOCKS_inst_0/sim/CLOCKS_inst_0.vhd,1731860251,vhdl,,,,clocks_inst_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_DDS_splitter_0_0/sim/DDS_MULT_ADDER_DDS_splitter_0_0.vhd,1731852146,vhdl,,,,dds_mult_adder_dds_splitter_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_QAM_mapper_0_0/sim/DDS_MULT_ADDER_QAM_mapper_0_0.vhd,1731852146,vhdl,,,,dds_mult_adder_qam_mapper_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_arst_sinc_0_0/sim/DDS_MULT_ADDER_arst_sinc_0_0.vhd,1731852146,vhdl,,,,dds_mult_adder_arst_sinc_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_c_addsub_0_0/sim/DDS_MULT_ADDER_c_addsub_0_0.vhd,1731852146,vhdl,,,,dds_mult_adder_c_addsub_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_dds_compiler_0_0/sim/DDS_MULT_ADDER_dds_compiler_0_0.vhd,1731852145,vhdl,,,,dds_mult_adder_dds_compiler_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_fir_compiler_0_0/sim/DDS_MULT_ADDER_fir_compiler_0_0.vhd,1731852146,vhdl,,,,dds_mult_adder_fir_compiler_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_fir_compiler_0_1/sim/DDS_MULT_ADDER_fir_compiler_0_1.vhd,1731852146,vhdl,,,,dds_mult_adder_fir_compiler_0_1,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_mult_gen_0_0/sim/DDS_MULT_ADDER_mult_gen_0_0.vhd,1731852146,vhdl,,,,dds_mult_adder_mult_gen_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/ip/DDS_MULT_ADDER_mult_gen_0_1/sim/DDS_MULT_ADDER_mult_gen_0_1.vhd,1731852146,vhdl,,,,dds_mult_adder_mult_gen_0_1,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER/sim/DDS_MULT_ADDER.vhd,1731852145,vhdl,,,,dds_mult_adder,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_DDS_splitter_0/sim/DDS_MULT_ADDER_inst_0_DDS_splitter_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_dds_splitter_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_I_RRC_0/sim/DDS_MULT_ADDER_inst_0_I_RRC_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_i_rrc_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_I_mult_0/sim/DDS_MULT_ADDER_inst_0_I_mult_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_i_mult_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_QAM_mapper_0_0/sim/DDS_MULT_ADDER_inst_0_QAM_mapper_0_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_qam_mapper_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_Q_RRC_0/sim/DDS_MULT_ADDER_inst_0_Q_RRC_0.vhd,1731860252,vhdl,,,,dds_mult_adder_inst_0_q_rrc_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_Q_mult_0/sim/DDS_MULT_ADDER_inst_0_Q_mult_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_q_mult_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_arst_sinc_0_0/sim/DDS_MULT_ADDER_inst_0_arst_sinc_0_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_arst_sinc_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_c_addsub_0_0/sim/DDS_MULT_ADDER_inst_0_c_addsub_0_0.vhd,1731860253,vhdl,,,,dds_mult_adder_inst_0_c_addsub_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/ip/DDS_MULT_ADDER_inst_0_dds_compiler_0_0/sim/DDS_MULT_ADDER_inst_0_dds_compiler_0_0.vhd,1731860252,vhdl,,,,dds_mult_adder_inst_0_dds_compiler_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/DDS_MULT_ADDER_inst_0/sim/DDS_MULT_ADDER_inst_0.vhd,1731860252,vhdl,,,,dds_mult_adder_inst_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/FULL_QAM_TX/sim/FULL_QAM_TX.vhd,1731860251,vhdl,,,,full_qam_tx,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_Contador_26_0_0/sim/XADC_FIFO_inst_0_Contador_26_0_0.vhd,1731860254,vhdl,,,,xadc_fifo_inst_0_contador_26_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_Contador_26_0_0/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,1731860262,vhdl,C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,,,design_1_xadc_wiz_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_Contador_52_0_0/sim/XADC_FIFO_inst_0_Contador_52_0_0.vhd,1731860262,vhdl,,,,xadc_fifo_inst_0_contador_52_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0/sim/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0.vhd,1731860265,vhdl,,,,xadc_fifo_inst_0_fsm_fifo_entregable_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_FSM_FIFO_Entregable_0_0/src/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,1731852013,vhdl,,,,,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_fifo_generator_0_0/sim/XADC_FIFO_inst_0_fifo_generator_0_0.v,1731852016,verilog,,,,XADC_FIFO_inst_0_fifo_generator_0_0,,,../../../../project_XADC_v2018_4.gen/sources_1/bd/FULL_QAM_TX/bd/CLOCKS_inst_0/ipshared/62b6,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ip/XADC_FIFO_inst_0_xadc_wiz_0_0/XADC_FIFO_inst_0_xadc_wiz_0_0.vhd,1731860272,vhdl,,,,xadc_fifo_inst_0_xadc_wiz_0_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ipshared/0ffb/src/FSM_FIFO_Entregable.vhd,1731860265,vhdl,,,,fsm_fifo_entregable,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ipshared/cbd3/src/Contador_26.vhd,1731860254,vhdl,,,,contador_26,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/ipshared/db9d/src/Contador_52.vhd,1731860262,vhdl,,,,contador_52,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/bd/XADC_FIFO_inst_0/sim/XADC_FIFO_inst_0.vhd,1731860253,vhdl,,,,xadc_fifo_inst_0,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/FULL_QAM_TX_tb.vhd,1731860235,vhdl,,,,full_qam_tx_tb,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sim_1/new/prueba_DDS_tb.vhd,1731805201,vhdl,,,,prueba_dds_tb,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/DDS_splitter.vhd,1731805201,vhdl,,,,dds_splitter,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/QAM_mapper.vhd,1731805201,vhdl,,,,qam_mapper,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/arst_sync.vhd,1731851091,vhdl,,,,arst_sinc,,,,,,,,
C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/locked_checker.vhd,1731841365,vhdl,,,,locked_checker,,,,,,,,
