-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Fri Feb 14 22:48:11 2025

FUNCTION CONTROL_PATH (i_clock, i_enable, i_async_reset, A_eq_B, A_gt_B, Valid, Matched, isAdd, normalized, ShiftRMAN)
	RETURNS (S0_out, S1_out, S2_out, S3_out, S4_out, S5_out, S6_out, S7_out, S8_out, S9_out, S10_out, S11_out, rst, count1, sel1, sel2, sel3, sel4, sel5, load1, load2, load3, load4, loadALU, shiftL, shiftR1, shiftR2, INC, DEC, Round, EXCEPTION);
