Array'd logic objects, such as arrayed ``logic`` in Verilog and ``std_logic_vector`` in VHDL, are now mapped to the :class:`.LogicArrayObject` type.
