Timing Analyzer report for FSM
Mon May 10 02:45:33 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FSM                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; FSM.out.sdc   ; OK     ; Mon May 10 02:45:25 2021 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 37.58 MHz ; 37.58 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 65.58 MHz ; 65.58 MHz       ; CLOCK_50                                             ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.690 ; 0.000         ;
; CLOCK_50                                             ; 4.752 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.357 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.569 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.673  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.753 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                 ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node  ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.690 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.746      ;
; 4.704 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.732      ;
; 4.706 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.730      ;
; 4.715 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.721      ;
; 4.715 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.721      ;
; 4.879 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.557      ;
; 4.893 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.543      ;
; 4.895 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.541      ;
; 4.904 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.532      ;
; 4.904 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.532      ;
; 4.929 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.507      ;
; 4.956 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.480      ;
; 4.970 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.466      ;
; 4.972 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.464      ;
; 4.981 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.455      ;
; 4.981 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.455      ;
; 5.043 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.402      ;
; 5.057 ; module_display1:vga_module|display_unit:D1|up[18] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.388      ;
; 5.059 ; module_display1:vga_module|display_unit:D1|up[18] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.386      ;
; 5.068 ; module_display1:vga_module|display_unit:D1|up[18] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.377      ;
; 5.068 ; module_display1:vga_module|display_unit:D1|up[18] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.377      ;
; 5.109 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.336      ;
; 5.111 ; module_display1:vga_module|display_unit:D1|up[31] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.334      ;
; 5.118 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.318      ;
; 5.123 ; module_display1:vga_module|display_unit:D1|up[22] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.322      ;
; 5.125 ; module_display1:vga_module|display_unit:D1|up[31] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.320      ;
; 5.125 ; module_display1:vga_module|display_unit:D1|up[22] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.320      ;
; 5.127 ; module_display1:vga_module|display_unit:D1|up[31] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.318      ;
; 5.134 ; module_display1:vga_module|display_unit:D1|up[22] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.311      ;
; 5.134 ; module_display1:vga_module|display_unit:D1|up[22] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.311      ;
; 5.136 ; module_display1:vga_module|display_unit:D1|up[31] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.309      ;
; 5.136 ; module_display1:vga_module|display_unit:D1|up[31] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.309      ;
; 5.137 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.299      ;
; 5.147 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.289      ;
; 5.151 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.285      ;
; 5.153 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.283      ;
; 5.162 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.274      ;
; 5.162 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.274      ;
; 5.195 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.241      ;
; 5.201 ; module_display1:vga_module|display_unit:D1|up[5]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.235      ;
; 5.215 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.221      ;
; 5.216 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.220      ;
; 5.217 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.219      ;
; 5.226 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.210      ;
; 5.226 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.210      ;
; 5.231 ; module_display1:vga_module|display_unit:D1|up[4]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.205      ;
; 5.245 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.191      ;
; 5.247 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.189      ;
; 5.256 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.180      ;
; 5.256 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.180      ;
; 5.282 ; module_display1:vga_module|display_unit:D1|up[18] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.163      ;
; 5.336 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.100      ;
; 5.348 ; module_display1:vga_module|display_unit:D1|up[22] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.097      ;
; 5.350 ; module_display1:vga_module|display_unit:D1|up[31] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.095      ;
; 5.376 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.060      ;
; 5.400 ; module_display1:vga_module|display_unit:D1|up[23] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.045      ;
; 5.405 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.031      ;
; 5.413 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.023      ;
; 5.414 ; module_display1:vga_module|display_unit:D1|up[23] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.031      ;
; 5.416 ; module_display1:vga_module|display_unit:D1|up[0]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.020      ;
; 5.416 ; module_display1:vga_module|display_unit:D1|up[23] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.029      ;
; 5.425 ; module_display1:vga_module|display_unit:D1|up[23] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.020      ;
; 5.425 ; module_display1:vga_module|display_unit:D1|up[23] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 8.020      ;
; 5.430 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.006      ;
; 5.432 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 8.004      ;
; 5.440 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.996      ;
; 5.441 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.995      ;
; 5.441 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.995      ;
; 5.470 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.966      ;
; 5.482 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.954      ;
; 5.500 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.945      ;
; 5.565 ; module_display1:vga_module|display_unit:D1|up[2]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.871      ;
; 5.566 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.879      ;
; 5.568 ; module_display1:vga_module|display_unit:D1|up[31] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.877      ;
; 5.569 ; module_display1:vga_module|display_unit:D1|up[18] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.876      ;
; 5.579 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.857      ;
; 5.581 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.855      ;
; 5.590 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.846      ;
; 5.590 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.846      ;
; 5.594 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.842      ;
; 5.635 ; module_display1:vga_module|display_unit:D1|up[22] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.810      ;
; 5.637 ; module_display1:vga_module|display_unit:D1|up[31] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.808      ;
; 5.639 ; module_display1:vga_module|display_unit:D1|up[23] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.806      ;
; 5.653 ; module_display1:vga_module|display_unit:D1|up[29] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.792      ;
; 5.655 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.781      ;
; 5.658 ; module_display1:vga_module|display_unit:D1|up[5]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.778      ;
; 5.659 ; module_display1:vga_module|display_unit:D1|up[26] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.786      ;
; 5.663 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.773      ;
; 5.667 ; module_display1:vga_module|display_unit:D1|up[29] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.778      ;
; 5.669 ; module_display1:vga_module|display_unit:D1|up[29] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.776      ;
; 5.673 ; module_display1:vga_module|display_unit:D1|up[26] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.772      ;
; 5.675 ; module_display1:vga_module|display_unit:D1|up[26] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.770      ;
; 5.678 ; module_display1:vga_module|display_unit:D1|up[29] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.767      ;
; 5.678 ; module_display1:vga_module|display_unit:D1|up[29] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.767      ;
; 5.684 ; module_display1:vga_module|display_unit:D1|up[26] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.761      ;
; 5.684 ; module_display1:vga_module|display_unit:D1|up[26] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.761      ;
; 5.688 ; module_display1:vga_module|display_unit:D1|up[4]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.748      ;
; 5.725 ; module_display1:vga_module|display_unit:D1|up[27] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.720      ;
; 5.727 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.564     ; 7.709      ;
; 5.739 ; module_display1:vga_module|display_unit:D1|up[27] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -5.555     ; 7.706      ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.752 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 15.181     ;
; 4.752 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.187     ;
; 4.768 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.171     ;
; 4.777 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 15.152     ;
; 4.777 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.158     ;
; 4.793 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.142     ;
; 4.811 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.134     ;
; 4.811 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 15.140     ;
; 4.812 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.133     ;
; 4.812 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 15.139     ;
; 4.821 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 15.112     ;
; 4.821 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.118     ;
; 4.824 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 15.109     ;
; 4.824 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.115     ;
; 4.827 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 15.124     ;
; 4.828 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 15.123     ;
; 4.829 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 15.109     ;
; 4.837 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.102     ;
; 4.840 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.099     ;
; 4.854 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 15.080     ;
; 4.858 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.088     ;
; 4.871 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.068     ;
; 4.871 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.074     ;
; 4.875 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.064     ;
; 4.875 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.064     ;
; 4.875 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.070     ;
; 4.875 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.070     ;
; 4.876 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 15.037     ;
; 4.879 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.060     ;
; 4.879 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.066     ;
; 4.882 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 15.055     ;
; 4.883 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 15.059     ;
; 4.887 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.058     ;
; 4.888 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 15.062     ;
; 4.889 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 15.061     ;
; 4.891 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.054     ;
; 4.891 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.054     ;
; 4.895 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.050     ;
; 4.896 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 15.033     ;
; 4.896 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.039     ;
; 4.898 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 15.040     ;
; 4.900 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 15.029     ;
; 4.900 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.035     ;
; 4.901 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 15.008     ;
; 4.901 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 15.037     ;
; 4.912 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.023     ;
; 4.916 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 15.017     ;
; 4.916 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 15.019     ;
; 4.916 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.023     ;
; 4.917 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 15.041     ;
; 4.918 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 15.040     ;
; 4.927 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.019     ;
; 4.930 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 15.016     ;
; 4.932 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.998     ;
; 4.932 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.007     ;
; 4.932 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 15.004     ;
; 4.935 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 14.990     ;
; 4.936 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 14.989     ;
; 4.936 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 15.007     ;
; 4.936 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 14.990     ;
; 4.936 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 14.998     ;
; 4.936 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 15.013     ;
; 4.936 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.996     ;
; 4.940 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 15.002     ;
; 4.941 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 14.985     ;
; 4.941 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.991     ;
; 4.942 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 14.988     ;
; 4.942 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 14.994     ;
; 4.945 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 14.968     ;
; 4.948 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 14.965     ;
; 4.948 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.996     ;
; 4.948 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.989     ;
; 4.948 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 14.988     ;
; 4.951 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.986     ;
; 4.952 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.992     ;
; 4.952 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.992     ;
; 4.952 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 14.997     ;
; 4.952 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.980     ;
; 4.954 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.983     ;
; 4.956 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 14.988     ;
; 4.957 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 14.975     ;
; 4.958 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.979     ;
; 4.958 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 14.978     ;
; 4.968 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.973     ;
; 4.968 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 14.979     ;
; 4.969 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.972     ;
; 4.969 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 14.978     ;
; 4.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.969     ;
; 4.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.969     ;
; 4.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 14.975     ;
; 4.972 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 14.975     ;
; 4.973 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 14.961     ;
; 4.975 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 14.963     ;
; 4.977 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 14.975     ;
; 4.977 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 14.957     ;
; 4.981 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 14.952     ;
; 4.981 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 14.971     ;
; 4.981 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 14.971     ;
; 4.981 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 14.958     ;
; 4.984 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 14.945     ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; module_display1:vga_module|display_unit:D1|up[4]                                  ; module_display1:vga_module|display_unit:D1|up[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[7]                                  ; module_display1:vga_module|display_unit:D1|up[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[6]                                  ; module_display1:vga_module|display_unit:D1|up[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[5]                                  ; module_display1:vga_module|display_unit:D1|up[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[3]                                  ; module_display1:vga_module|display_unit:D1|up[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[1]                                  ; module_display1:vga_module|display_unit:D1|up[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[2]                                  ; module_display1:vga_module|display_unit:D1|up[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; module_display1:vga_module|display_unit:D1|up[0]                                  ; module_display1:vga_module|display_unit:D1|up[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[8]                                  ; module_display1:vga_module|display_unit:D1|up[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[9]                                  ; module_display1:vga_module|display_unit:D1|up[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; present_state.COMPUTE                                                             ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.375 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.595      ;
; 0.393 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.622      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.623      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.623      ;
; 0.404 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.623      ;
; 0.404 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.623      ;
; 0.407 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.625      ;
; 0.412 ; present_state.START                                                               ; present_state.INIT                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.630      ;
; 0.435 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.654      ;
; 0.444 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.663      ;
; 0.446 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.664      ;
; 0.447 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.666      ;
; 0.448 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.666      ;
; 0.499 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.717      ;
; 0.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.720      ;
; 0.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.721      ;
; 0.506 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[1]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.725      ;
; 0.506 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.725      ;
; 0.507 ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.725      ;
; 0.517 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.737      ;
; 0.573 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.577 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.797      ;
; 0.580 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[2]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.584 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.804      ;
; 0.586 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.806      ;
; 0.590 ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.808      ;
; 0.591 ; present_state.INIT                                                                ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.811      ;
; 0.592 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.811      ;
; 0.622 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[6]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.841      ;
; 0.623 ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.841      ;
; 0.625 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.844      ;
; 0.632 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[25][1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.851      ;
; 0.634 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.852      ;
; 0.635 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.853      ;
; 0.653 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.871      ;
; 0.658 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[17][1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.878      ;
; 0.694 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.914      ;
; 0.695 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.915      ;
; 0.750 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.968      ;
; 0.762 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 0.985      ;
; 0.777 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.000      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.569 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.575 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.577 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.581 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.585 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.803      ;
; 0.591 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.721 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.939      ;
; 0.843 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.061      ;
; 0.851 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.856 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.074      ;
; 0.858 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.076      ;
; 0.858 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.076      ;
; 0.859 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.863 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.865 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.867 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.869 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.871 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.899 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.117      ;
; 0.940 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.158      ;
; 0.940 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.158      ;
; 0.940 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.158      ;
; 0.953 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.171      ;
; 0.955 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.963 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.969 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.187      ;
; 0.970 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.188      ;
; 0.972 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.190      ;
; 0.977 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.977 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.979 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.197      ;
; 0.981 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.983 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.201      ;
; 0.991 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.209      ;
; 0.993 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.211      ;
; 1.073 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.074 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.292      ;
; 1.076 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.294      ;
; 1.081 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.299      ;
; 1.081 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.299      ;
; 1.082 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.300      ;
; 1.082 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.300      ;
; 1.083 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.301      ;
; 1.084 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.302      ;
; 1.084 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.302      ;
; 1.087 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.305      ;
; 1.089 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.307      ;
; 1.091 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.309      ;
; 1.103 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.321      ;
; 1.105 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.323      ;
; 1.149 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.367      ;
; 1.152 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.370      ;
; 1.154 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.372      ;
; 1.163 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.381      ;
; 1.186 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.404      ;
; 1.188 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.406      ;
; 1.194 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.412      ;
; 1.217 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.435      ;
; 1.228 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.446      ;
; 1.273 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.491      ;
; 1.327 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.545      ;
; 1.401 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.619      ;
; 1.402 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.620      ;
; 1.403 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.621      ;
; 1.427 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.647      ;
; 1.429 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.649      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.480 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.700      ;
; 1.493 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.711      ;
; 1.501 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.748      ;
; 1.519 ; module_display1:vga_module|vga_controller:V1|k[1]     ; module_display1:vga_module|vga_controller:V1|k[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.739      ;
; 1.524 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.744      ;
; 1.529 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.747      ;
; 1.541 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.761      ;
; 1.552 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.801      ;
; 1.554 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.772      ;
; 1.562 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.780      ;
; 1.595 ; module_display1:vga_module|vga_controller:V1|k[14]    ; module_display1:vga_module|vga_controller:V1|k[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.604 ; module_display1:vga_module|vga_controller:V1|k[1]     ; module_display1:vga_module|vga_controller:V1|k[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.823      ;
; 1.616 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.863      ;
; 1.616 ; module_display1:vga_module|vga_controller:V1|k[0]     ; module_display1:vga_module|vga_controller:V1|k[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.836      ;
; 1.622 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.842      ;
; 1.624 ; module_display1:vga_module|vga_controller:V1|k[11]    ; module_display1:vga_module|vga_controller:V1|k[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.843      ;
; 1.634 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.852      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 41.78 MHz ; 41.78 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 73.23 MHz ; 73.23 MHz       ; CLOCK_50                                             ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.297 ; 0.000         ;
; CLOCK_50                                             ; 6.345 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.311 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.509 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.697  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.747 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                  ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node  ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; 6.297 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.792      ;
; 6.299 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.790      ;
; 6.306 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.783      ;
; 6.306 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.783      ;
; 6.315 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.774      ;
; 6.451 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.638      ;
; 6.453 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.636      ;
; 6.460 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.629      ;
; 6.460 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.629      ;
; 6.469 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.620      ;
; 6.470 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.619      ;
; 6.530 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.559      ;
; 6.532 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.557      ;
; 6.539 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.550      ;
; 6.539 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.550      ;
; 6.548 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.541      ;
; 6.622 ; module_display1:vga_module|display_unit:D1|up[18] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.476      ;
; 6.624 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.465      ;
; 6.630 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.468      ;
; 6.641 ; module_display1:vga_module|display_unit:D1|up[18] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.457      ;
; 6.641 ; module_display1:vga_module|display_unit:D1|up[18] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.457      ;
; 6.644 ; module_display1:vga_module|display_unit:D1|up[18] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.454      ;
; 6.671 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.418      ;
; 6.676 ; module_display1:vga_module|display_unit:D1|up[22] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.422      ;
; 6.678 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.411      ;
; 6.680 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.409      ;
; 6.684 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.414      ;
; 6.687 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.402      ;
; 6.687 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.402      ;
; 6.695 ; module_display1:vga_module|display_unit:D1|up[22] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.403      ;
; 6.695 ; module_display1:vga_module|display_unit:D1|up[22] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.403      ;
; 6.696 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.393      ;
; 6.698 ; module_display1:vga_module|display_unit:D1|up[22] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.400      ;
; 6.699 ; module_display1:vga_module|display_unit:D1|up[31] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.400      ;
; 6.703 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.386      ;
; 6.707 ; module_display1:vga_module|display_unit:D1|up[31] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.392      ;
; 6.716 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.373      ;
; 6.718 ; module_display1:vga_module|display_unit:D1|up[5]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.371      ;
; 6.718 ; module_display1:vga_module|display_unit:D1|up[31] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.381      ;
; 6.718 ; module_display1:vga_module|display_unit:D1|up[31] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.381      ;
; 6.721 ; module_display1:vga_module|display_unit:D1|up[31] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.378      ;
; 6.725 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.364      ;
; 6.725 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.364      ;
; 6.734 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.355      ;
; 6.736 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.353      ;
; 6.744 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.345      ;
; 6.746 ; module_display1:vga_module|display_unit:D1|up[4]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.343      ;
; 6.753 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.336      ;
; 6.753 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.336      ;
; 6.762 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.327      ;
; 6.805 ; module_display1:vga_module|display_unit:D1|up[18] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.293      ;
; 6.825 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.264      ;
; 6.851 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.238      ;
; 6.859 ; module_display1:vga_module|display_unit:D1|up[22] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.239      ;
; 6.882 ; module_display1:vga_module|display_unit:D1|up[31] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.217      ;
; 6.889 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.200      ;
; 6.890 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.199      ;
; 6.904 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.185      ;
; 6.917 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.172      ;
; 6.942 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.147      ;
; 6.944 ; module_display1:vga_module|display_unit:D1|up[0]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.145      ;
; 6.951 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.138      ;
; 6.951 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.138      ;
; 6.954 ; module_display1:vga_module|display_unit:D1|up[23] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.145      ;
; 6.960 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.129      ;
; 6.962 ; module_display1:vga_module|display_unit:D1|up[23] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.137      ;
; 6.969 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.120      ;
; 6.973 ; module_display1:vga_module|display_unit:D1|up[23] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.126      ;
; 6.973 ; module_display1:vga_module|display_unit:D1|up[23] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.126      ;
; 6.976 ; module_display1:vga_module|display_unit:D1|up[23] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.123      ;
; 7.006 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.092      ;
; 7.044 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.045      ;
; 7.046 ; module_display1:vga_module|display_unit:D1|up[2]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.043      ;
; 7.052 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.037      ;
; 7.053 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.036      ;
; 7.053 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.036      ;
; 7.060 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.038      ;
; 7.062 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 7.027      ;
; 7.071 ; module_display1:vga_module|display_unit:D1|up[18] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 7.027      ;
; 7.083 ; module_display1:vga_module|display_unit:D1|up[31] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 7.016      ;
; 7.090 ; module_display1:vga_module|display_unit:D1|up[5]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.999      ;
; 7.115 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.974      ;
; 7.117 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.972      ;
; 7.118 ; module_display1:vga_module|display_unit:D1|up[4]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.971      ;
; 7.125 ; module_display1:vga_module|display_unit:D1|up[22] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.973      ;
; 7.137 ; module_display1:vga_module|display_unit:D1|up[23] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 6.962      ;
; 7.148 ; module_display1:vga_module|display_unit:D1|up[31] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.901     ; 6.951      ;
; 7.155 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.934      ;
; 7.168 ; module_display1:vga_module|display_unit:D1|up[26] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.930      ;
; 7.172 ; module_display1:vga_module|display_unit:D1|up[29] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.926      ;
; 7.176 ; module_display1:vga_module|display_unit:D1|up[26] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.922      ;
; 7.180 ; module_display1:vga_module|display_unit:D1|up[29] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.918      ;
; 7.183 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.906      ;
; 7.190 ; module_display1:vga_module|display_unit:D1|up[26] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.908      ;
; 7.194 ; module_display1:vga_module|display_unit:D1|up[29] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.904      ;
; 7.195 ; module_display1:vga_module|display_unit:D1|up[26] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.903      ;
; 7.195 ; module_display1:vga_module|display_unit:D1|up[26] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.903      ;
; 7.199 ; module_display1:vga_module|display_unit:D1|up[29] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.899      ;
; 7.199 ; module_display1:vga_module|display_unit:D1|up[29] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.902     ; 6.899      ;
; 7.217 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -4.911     ; 6.872      ;
+-------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.345 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.600     ;
; 6.362 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.578     ;
; 6.384 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.561     ;
; 6.388 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.553     ;
; 6.405 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.531     ;
; 6.408 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.537     ;
; 6.411 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.534     ;
; 6.415 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 13.531     ;
; 6.425 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.515     ;
; 6.427 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.514     ;
; 6.428 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.495     ;
; 6.428 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.512     ;
; 6.444 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 13.511     ;
; 6.446 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 13.509     ;
; 6.446 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 13.507     ;
; 6.447 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.498     ;
; 6.450 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.495     ;
; 6.458 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.484     ;
; 6.461 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.489     ;
; 6.463 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.487     ;
; 6.471 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.448     ;
; 6.478 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 13.468     ;
; 6.481 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 13.465     ;
; 6.483 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 13.472     ;
; 6.485 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.460     ;
; 6.485 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 13.470     ;
; 6.488 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.462     ;
; 6.489 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 13.460     ;
; 6.491 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.432     ;
; 6.491 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.459     ;
; 6.492 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.458     ;
; 6.494 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.429     ;
; 6.495 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.455     ;
; 6.499 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.442     ;
; 6.502 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.438     ;
; 6.503 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 13.451     ;
; 6.504 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.437     ;
; 6.505 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.440     ;
; 6.508 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.437     ;
; 6.509 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 13.444     ;
; 6.509 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.436     ;
; 6.512 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.426     ;
; 6.512 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 13.441     ;
; 6.512 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.433     ;
; 6.514 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 13.442     ;
; 6.515 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.423     ;
; 6.516 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 13.440     ;
; 6.516 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.420     ;
; 6.517 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.425     ;
; 6.520 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 13.429     ;
; 6.521 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 13.415     ;
; 6.524 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.421     ;
; 6.525 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.417     ;
; 6.527 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.406     ;
; 6.527 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.423     ;
; 6.529 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.404     ;
; 6.529 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.404     ;
; 6.530 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.420     ;
; 6.531 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.419     ;
; 6.532 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 13.401     ;
; 6.534 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.416     ;
; 6.534 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 13.403     ;
; 6.538 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.403     ;
; 6.542 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 13.412     ;
; 6.542 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 13.395     ;
; 6.543 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.398     ;
; 6.544 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.401     ;
; 6.545 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.418     ;
; 6.547 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.416     ;
; 6.551 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.390     ;
; 6.551 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.387     ;
; 6.554 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 13.384     ;
; 6.555 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 13.391     ;
; 6.556 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.386     ;
; 6.558 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 13.393     ;
; 6.561 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 13.390     ;
; 6.561 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 13.379     ;
; 6.562 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 13.389     ;
; 6.562 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 13.382     ;
; 6.564 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.378     ;
; 6.565 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 13.386     ;
; 6.566 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 13.386     ;
; 6.567 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 13.385     ;
; 6.568 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 13.355     ;
; 6.569 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.373     ;
; 6.570 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 13.371     ;
; 6.570 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 13.382     ;
; 6.570 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 13.382     ;
; 6.570 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 13.380     ;
; 6.571 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.357     ;
; 6.573 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 13.382     ;
; 6.574 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.354     ;
; 6.574 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 13.368     ;
; 6.575 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.353     ;
; 6.578 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.350     ;
; 6.581 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 13.365     ;
; 6.582 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 13.337     ;
; 6.582 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.357     ;
; 6.583 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 13.364     ;
; 6.583 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.362     ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; module_display1:vga_module|display_unit:D1|up[4]                                  ; module_display1:vga_module|display_unit:D1|up[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[7]                                  ; module_display1:vga_module|display_unit:D1|up[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[6]                                  ; module_display1:vga_module|display_unit:D1|up[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[5]                                  ; module_display1:vga_module|display_unit:D1|up[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[3]                                  ; module_display1:vga_module|display_unit:D1|up[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[1]                                  ; module_display1:vga_module|display_unit:D1|up[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[2]                                  ; module_display1:vga_module|display_unit:D1|up[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; module_display1:vga_module|display_unit:D1|up[0]                                  ; module_display1:vga_module|display_unit:D1|up[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[8]                                  ; module_display1:vga_module|display_unit:D1|up[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[9]                                  ; module_display1:vga_module|display_unit:D1|up[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; present_state.COMPUTE                                                             ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.339 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.356 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.556      ;
; 0.361 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.564      ;
; 0.365 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.563      ;
; 0.365 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.563      ;
; 0.366 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.564      ;
; 0.366 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.565      ;
; 0.366 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.564      ;
; 0.367 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.367 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.367 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.367 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.368 ; present_state.START                                                               ; present_state.INIT                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.566      ;
; 0.369 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.567      ;
; 0.387 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.585      ;
; 0.391 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.590      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.599      ;
; 0.403 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.601      ;
; 0.405 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.603      ;
; 0.450 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.648      ;
; 0.452 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.651      ;
; 0.453 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.652      ;
; 0.453 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.652      ;
; 0.456 ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.654      ;
; 0.456 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[1]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.654      ;
; 0.468 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.667      ;
; 0.515 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.521 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[2]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.720      ;
; 0.523 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.526 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.725      ;
; 0.528 ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.726      ;
; 0.531 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; present_state.INIT                                                                ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.731      ;
; 0.559 ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.757      ;
; 0.560 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.759      ;
; 0.560 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[6]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.758      ;
; 0.565 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.764      ;
; 0.568 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[25][1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.767      ;
; 0.578 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.777      ;
; 0.584 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.783      ;
; 0.604 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[17][1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.804      ;
; 0.631 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.830      ;
; 0.633 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.832      ;
; 0.676 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.875      ;
; 0.704 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.907      ;
; 0.708 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[5]           ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.906      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.509 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.510 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.708      ;
; 0.511 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.526 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.529 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.727      ;
; 0.650 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.848      ;
; 0.754 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.760 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.766 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.770 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.773 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.777 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.823 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.022      ;
; 0.844 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.042      ;
; 0.849 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.851 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.049      ;
; 0.857 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.858 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.056      ;
; 0.859 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.863 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.866 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.064      ;
; 0.866 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.064      ;
; 0.869 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.870 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.873 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.884 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.082      ;
; 0.891 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.089      ;
; 0.946 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.144      ;
; 0.947 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.954 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.152      ;
; 0.958 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.156      ;
; 0.959 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.157      ;
; 0.962 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.160      ;
; 0.966 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 0.968 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.969 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.167      ;
; 0.969 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.167      ;
; 0.970 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.168      ;
; 0.970 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.168      ;
; 0.971 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.169      ;
; 0.980 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.178      ;
; 0.987 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.185      ;
; 1.039 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.237      ;
; 1.041 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.239      ;
; 1.043 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.241      ;
; 1.043 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.241      ;
; 1.050 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.248      ;
; 1.051 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.249      ;
; 1.055 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.252      ;
; 1.083 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.281      ;
; 1.114 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.313      ;
; 1.123 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.320      ;
; 1.172 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.370      ;
; 1.275 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.474      ;
; 1.276 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.475      ;
; 1.277 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.476      ;
; 1.286 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.485      ;
; 1.303 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.502      ;
; 1.326 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.525      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.329 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.528      ;
; 1.362 ; module_display1:vga_module|vga_controller:V1|k[1]     ; module_display1:vga_module|vga_controller:V1|k[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.561      ;
; 1.369 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.593      ;
; 1.378 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.577      ;
; 1.395 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.594      ;
; 1.399 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.598      ;
; 1.399 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.598      ;
; 1.399 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.625      ;
; 1.399 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.598      ;
; 1.445 ; module_display1:vga_module|vga_controller:V1|k[14]    ; module_display1:vga_module|vga_controller:V1|k[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.446 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.670      ;
; 1.448 ; module_display1:vga_module|vga_controller:V1|k[0]     ; module_display1:vga_module|vga_controller:V1|k[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.647      ;
; 1.451 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.650      ;
; 1.454 ; module_display1:vga_module|vga_controller:V1|k[1]     ; module_display1:vga_module|vga_controller:V1|k[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.652      ;
; 1.471 ; module_display1:vga_module|vga_controller:V1|k[11]    ; module_display1:vga_module|vga_controller:V1|k[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.669      ;
; 1.474 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.673      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.438 ; 0.000         ;
; CLOCK_50                                             ; 10.474 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 9.439  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.783 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+--------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node  ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+
; 10.438 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.229      ;
; 10.446 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.221      ;
; 10.448 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.219      ;
; 10.448 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.219      ;
; 10.452 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.215      ;
; 10.534 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.133      ;
; 10.542 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.125      ;
; 10.544 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.123      ;
; 10.544 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.123      ;
; 10.548 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.119      ;
; 10.591 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.076      ;
; 10.597 ; module_display1:vga_module|display_unit:D1|up[3]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.070      ;
; 10.599 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.068      ;
; 10.601 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.066      ;
; 10.601 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.066      ;
; 10.605 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 5.062      ;
; 10.679 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.988      ;
; 10.687 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.980      ;
; 10.689 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.978      ;
; 10.689 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.978      ;
; 10.693 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.974      ;
; 10.693 ; module_display1:vga_module|display_unit:D1|up[7]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.974      ;
; 10.703 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.970      ;
; 10.711 ; module_display1:vga_module|display_unit:D1|up[18] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.962      ;
; 10.713 ; module_display1:vga_module|display_unit:D1|up[18] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.960      ;
; 10.713 ; module_display1:vga_module|display_unit:D1|up[18] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.960      ;
; 10.717 ; module_display1:vga_module|display_unit:D1|up[18] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.956      ;
; 10.725 ; module_display1:vga_module|display_unit:D1|up[31] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.948      ;
; 10.728 ; module_display1:vga_module|display_unit:D1|up[5]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.939      ;
; 10.730 ; module_display1:vga_module|display_unit:D1|up[3]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.937      ;
; 10.733 ; module_display1:vga_module|display_unit:D1|up[31] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.940      ;
; 10.735 ; module_display1:vga_module|display_unit:D1|up[31] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.938      ;
; 10.735 ; module_display1:vga_module|display_unit:D1|up[31] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.938      ;
; 10.736 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.931      ;
; 10.738 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.929      ;
; 10.738 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.929      ;
; 10.739 ; module_display1:vga_module|display_unit:D1|up[31] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.934      ;
; 10.742 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.925      ;
; 10.747 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.926      ;
; 10.750 ; module_display1:vga_module|display_unit:D1|up[1]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.917      ;
; 10.752 ; module_display1:vga_module|display_unit:D1|up[4]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.915      ;
; 10.755 ; module_display1:vga_module|display_unit:D1|up[22] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.918      ;
; 10.757 ; module_display1:vga_module|display_unit:D1|up[22] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.916      ;
; 10.757 ; module_display1:vga_module|display_unit:D1|up[22] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.916      ;
; 10.760 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.907      ;
; 10.761 ; module_display1:vga_module|display_unit:D1|up[22] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.912      ;
; 10.762 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.905      ;
; 10.762 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.905      ;
; 10.766 ; module_display1:vga_module|display_unit:D1|up[4]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.901      ;
; 10.784 ; module_display1:vga_module|display_unit:D1|up[3]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.883      ;
; 10.826 ; module_display1:vga_module|display_unit:D1|up[7]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.841      ;
; 10.838 ; module_display1:vga_module|display_unit:D1|up[6]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.829      ;
; 10.840 ; module_display1:vga_module|display_unit:D1|up[0]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.827      ;
; 10.848 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.819      ;
; 10.850 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.817      ;
; 10.850 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.817      ;
; 10.854 ; module_display1:vga_module|display_unit:D1|up[0]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.813      ;
; 10.862 ; module_display1:vga_module|display_unit:D1|up[18] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.811      ;
; 10.880 ; module_display1:vga_module|display_unit:D1|up[7]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.787      ;
; 10.883 ; module_display1:vga_module|display_unit:D1|up[1]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.784      ;
; 10.884 ; module_display1:vga_module|display_unit:D1|up[31] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.789      ;
; 10.887 ; module_display1:vga_module|display_unit:D1|up[5]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.780      ;
; 10.896 ; module_display1:vga_module|display_unit:D1|up[23] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.777      ;
; 10.904 ; module_display1:vga_module|display_unit:D1|up[23] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.769      ;
; 10.906 ; module_display1:vga_module|display_unit:D1|up[23] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.767      ;
; 10.906 ; module_display1:vga_module|display_unit:D1|up[23] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.767      ;
; 10.906 ; module_display1:vga_module|display_unit:D1|up[22] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.767      ;
; 10.910 ; module_display1:vga_module|display_unit:D1|up[23] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.763      ;
; 10.911 ; module_display1:vga_module|display_unit:D1|up[4]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.756      ;
; 10.937 ; module_display1:vga_module|display_unit:D1|up[1]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.730      ;
; 10.946 ; module_display1:vga_module|display_unit:D1|up[2]  ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.721      ;
; 10.954 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.713      ;
; 10.956 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.711      ;
; 10.956 ; module_display1:vga_module|display_unit:D1|up[2]  ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.711      ;
; 10.960 ; module_display1:vga_module|display_unit:D1|up[2]  ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.707      ;
; 10.971 ; module_display1:vga_module|display_unit:D1|up[6]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.696      ;
; 10.995 ; module_display1:vga_module|display_unit:D1|up[18] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.678      ;
; 10.999 ; module_display1:vga_module|display_unit:D1|up[0]  ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.668      ;
; 11.017 ; module_display1:vga_module|display_unit:D1|up[31] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.656      ;
; 11.020 ; module_display1:vga_module|display_unit:D1|up[5]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.647      ;
; 11.025 ; module_display1:vga_module|display_unit:D1|up[6]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.642      ;
; 11.037 ; module_display1:vga_module|display_unit:D1|up[29] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.636      ;
; 11.039 ; module_display1:vga_module|display_unit:D1|up[22] ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.634      ;
; 11.044 ; module_display1:vga_module|display_unit:D1|up[4]  ; blue[0]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.623      ;
; 11.045 ; module_display1:vga_module|display_unit:D1|up[29] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.628      ;
; 11.047 ; module_display1:vga_module|display_unit:D1|up[29] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.626      ;
; 11.047 ; module_display1:vga_module|display_unit:D1|up[29] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.626      ;
; 11.049 ; module_display1:vga_module|display_unit:D1|up[26] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.624      ;
; 11.049 ; module_display1:vga_module|display_unit:D1|up[18] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.624      ;
; 11.051 ; module_display1:vga_module|display_unit:D1|up[29] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.622      ;
; 11.055 ; module_display1:vga_module|display_unit:D1|up[23] ; green[1] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.618      ;
; 11.057 ; module_display1:vga_module|display_unit:D1|up[26] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.616      ;
; 11.059 ; module_display1:vga_module|display_unit:D1|up[26] ; green[0] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.614      ;
; 11.059 ; module_display1:vga_module|display_unit:D1|up[26] ; green[2] ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.614      ;
; 11.063 ; module_display1:vga_module|display_unit:D1|up[26] ; red[2]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.610      ;
; 11.071 ; module_display1:vga_module|display_unit:D1|up[31] ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.602      ;
; 11.074 ; module_display1:vga_module|display_unit:D1|up[5]  ; red[0]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.333     ; 4.593      ;
; 11.083 ; module_display1:vga_module|display_unit:D1|up[16] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.590      ;
; 11.091 ; module_display1:vga_module|display_unit:D1|up[16] ; red[1]   ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.582      ;
; 11.092 ; module_display1:vga_module|display_unit:D1|up[27] ; blue[1]  ; CLOCK_50     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.327     ; 4.581      ;
+--------+---------------------------------------------------+----------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.474 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 9.707      ;
; 10.533 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 9.648      ;
; 10.548 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 9.633      ;
; 10.556 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 9.625      ;
; 10.652 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 9.529      ;
; 10.663 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.520      ;
; 10.699 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 9.489      ;
; 10.722 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.461      ;
; 10.737 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.446      ;
; 10.745 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.438      ;
; 10.747 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.436      ;
; 10.758 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 9.430      ;
; 10.773 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 9.415      ;
; 10.781 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 9.407      ;
; 10.806 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.377      ;
; 10.821 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.362      ;
; 10.829 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.354      ;
; 10.841 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.342      ;
; 10.877 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 9.311      ;
; 10.925 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.196      ; 9.258      ;
; 11.050 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.199      ; 9.136      ;
; 11.109 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.199      ; 9.077      ;
; 11.124 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.199      ; 9.062      ;
; 11.132 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.199      ; 9.054      ;
; 11.149 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 9.039      ;
; 11.183 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 8.998      ;
; 11.208 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 8.980      ;
; 11.209 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.202      ; 8.980      ;
; 11.223 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 8.965      ;
; 11.224 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.195      ; 8.958      ;
; 11.228 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.199      ; 8.958      ;
; 11.231 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 8.957      ;
; 11.242 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 8.939      ;
; 11.257 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 8.924      ;
; 11.265 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 8.916      ;
; 11.268 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.202      ; 8.921      ;
; 11.283 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.195      ; 8.899      ;
; 11.283 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.202      ; 8.906      ;
; 11.291 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.202      ; 8.898      ;
; 11.298 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.195      ; 8.884      ;
; 11.306 ; SW[0]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.195      ; 8.876      ;
; 11.325 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 8.636      ;
; 11.327 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 8.634      ;
; 11.327 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|predecessor_out[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.201      ; 8.861      ;
; 11.332 ; SW[1]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.200      ; 8.855      ;
; 11.340 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.616      ;
; 11.342 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.614      ;
; 11.346 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.606      ;
; 11.350 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.605      ;
; 11.351 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 8.608      ;
; 11.353 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 8.606      ;
; 11.357 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 8.604      ;
; 11.359 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 8.602      ;
; 11.361 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 8.586      ;
; 11.361 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.194      ; 8.820      ;
; 11.364 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.593      ;
; 11.365 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.585      ;
; 11.366 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.591      ;
; 11.369 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.588      ;
; 11.369 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.591      ;
; 11.370 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.587      ;
; 11.371 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.589      ;
; 11.372 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.578      ;
; 11.376 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 8.577      ;
; 11.378 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.574      ;
; 11.379 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.576      ;
; 11.379 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.573      ;
; 11.381 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.574      ;
; 11.381 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.571      ;
; 11.382 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.573      ;
; 11.384 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.568      ;
; 11.385 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 8.582      ;
; 11.385 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.567      ;
; 11.387 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 8.580      ;
; 11.387 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.202      ; 8.802      ;
; 11.390 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 8.561      ;
; 11.390 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.565      ;
; 11.391 ; SW[3]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.200      ; 8.796      ;
; 11.392 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.563      ;
; 11.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 8.560      ;
; 11.394 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.556      ;
; 11.395 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.560      ;
; 11.396 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 8.559      ;
; 11.396 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.561      ;
; 11.396 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.554      ;
; 11.398 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.559      ;
; 11.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.560      ;
; 11.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.552      ;
; 11.401 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.556      ;
; 11.402 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.555      ;
; 11.402 ; SW[4]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.195      ; 8.780      ;
; 11.404 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 8.548      ;
; 11.405 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 8.548      ;
; 11.406 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 8.552      ;
; 11.406 ; SW[2]                                                                   ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 1.200      ; 8.781      ;
; 11.407 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 8.546      ;
; 11.408 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.541      ;
; 11.408 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[1]  ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.548      ;
; 11.409 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 8.540      ;
; 11.410 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 8.551      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; module_display1:vga_module|display_unit:D1|up[4]                                  ; module_display1:vga_module|display_unit:D1|up[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[7]                                  ; module_display1:vga_module|display_unit:D1|up[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[6]                                  ; module_display1:vga_module|display_unit:D1|up[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[5]                                  ; module_display1:vga_module|display_unit:D1|up[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[3]                                  ; module_display1:vga_module|display_unit:D1|up[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[1]                                  ; module_display1:vga_module|display_unit:D1|up[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[2]                                  ; module_display1:vga_module|display_unit:D1|up[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; module_display1:vga_module|display_unit:D1|up[0]                                  ; module_display1:vga_module|display_unit:D1|up[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; module_display1:vga_module|display_unit:D1|up[24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; module_display1:vga_module|display_unit:D1|up[20]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; module_display1:vga_module|display_unit:D1|up[16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; module_display1:vga_module|display_unit:D1|up[28]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; module_display1:vga_module|display_unit:D1|up[27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; module_display1:vga_module|display_unit:D1|up[23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; module_display1:vga_module|display_unit:D1|up[31]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; module_display1:vga_module|display_unit:D1|up[19]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; module_display1:vga_module|display_unit:D1|up[26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; module_display1:vga_module|display_unit:D1|up[22]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; module_display1:vga_module|display_unit:D1|up[18]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; module_display1:vga_module|display_unit:D1|up[30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; module_display1:vga_module|display_unit:D1|up[25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; module_display1:vga_module|display_unit:D1|up[21]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; module_display1:vga_module|display_unit:D1|up[29]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; module_display1:vga_module|display_unit:D1|up[17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[8]                                  ; module_display1:vga_module|display_unit:D1|up[8]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; module_display1:vga_module|display_unit:D1|up[11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[9]                                  ; module_display1:vga_module|display_unit:D1|up[9]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; module_display1:vga_module|display_unit:D1|up[10]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; module_display1:vga_module|display_unit:D1|up[12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; module_display1:vga_module|display_unit:D1|up[15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; module_display1:vga_module|display_unit:D1|up[14]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; module_display1:vga_module|display_unit:D1|up[13]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; present_state.RECURSION                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; present_state.COMPUTE                                                             ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; present_state.START                                                               ; present_state.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|done               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.204 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.329      ;
; 0.212 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[14]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.332      ;
; 0.213 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[22]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[12]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[13]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.334      ;
; 0.216 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.335      ;
; 0.221 ; present_state.START                                                               ; present_state.INIT                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.341      ;
; 0.234 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.354      ;
; 0.237 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.357      ;
; 0.238 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.358      ;
; 0.239 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.359      ;
; 0.240 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.360      ;
; 0.264 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[19]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[20]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; present_state.RECURSION                                                           ; present_state.VGA_DISP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[21]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[1]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.391      ;
; 0.278 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.398      ;
; 0.306 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; present_state.DEST_READ                                                           ; present_state.RECURSION                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[2]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.316 ; present_state.COMPUTE                                                             ; present_state.DEST_INP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[17]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; present_state.INIT                                                                ; present_state.COMPUTE                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[16]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[18]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[25]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.439      ;
; 0.333 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; present_state.DEST_INP                                                            ; present_state.DEST_READ                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[6]            ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.455      ;
; 0.341 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[25][1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[23]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.462      ;
; 0.344 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.464      ;
; 0.346 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[13]           ; pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[17][1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.467      ;
; 0.351 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[2] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.471      ;
; 0.362 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.482      ;
; 0.362 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.482      ;
; 0.397 ; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[3] ; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.517      ;
; 0.400 ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[15]           ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.523      ;
; 0.411 ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[5]           ; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.531      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.304 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.313 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.381 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.453 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.457 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.460 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.481 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.505 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.516 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.635      ;
; 0.519 ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.523 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.528 ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.579 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.582 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.589 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.592 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.594 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.596 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.601 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.604 ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.616 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.736      ;
; 0.620 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.740      ;
; 0.624 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.744      ;
; 0.624 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.744      ;
; 0.649 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.655 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.774      ;
; 0.657 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.658 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.777      ;
; 0.665 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.785      ;
; 0.679 ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.799      ;
; 0.728 ; module_display1:vga_module|vga_controller:V1|hcs[0]   ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.753 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.873      ;
; 0.753 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.873      ;
; 0.755 ; module_display1:vga_module|vga_controller:V1|hcs[1]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.875      ;
; 0.772 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.893      ;
; 0.775 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.896      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800 ; module_display1:vga_module|vga_controller:V1|vsenable ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.810 ; module_display1:vga_module|vga_controller:V1|vcs[1]   ; module_display1:vga_module|vga_controller:V1|vid_on   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.811 ; module_display1:vga_module|vga_controller:V1|hcs[2]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.931      ;
; 0.812 ; module_display1:vga_module|vga_controller:V1|k[1]     ; module_display1:vga_module|vga_controller:V1|k[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.933      ;
; 0.813 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.934      ;
; 0.831 ; module_display1:vga_module|vga_controller:V1|hcs[7]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.951      ;
; 0.839 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|hcs[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.959      ;
; 0.841 ; module_display1:vga_module|vga_controller:V1|vcs[0]   ; module_display1:vga_module|vga_controller:V1|vcs[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.962      ;
; 0.858 ; module_display1:vga_module|vga_controller:V1|k[14]    ; module_display1:vga_module|vga_controller:V1|k[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.978      ;
; 0.862 ; module_display1:vga_module|vga_controller:V1|k[1]     ; module_display1:vga_module|vga_controller:V1|k[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.982      ;
; 0.864 ; module_display1:vga_module|vga_controller:V1|hcs[6]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.984      ;
; 0.866 ; module_display1:vga_module|vga_controller:V1|k[0]     ; module_display1:vga_module|vga_controller:V1|k[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.987      ;
; 0.869 ; module_display1:vga_module|vga_controller:V1|hcs[3]   ; module_display1:vga_module|vga_controller:V1|vsenable ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.989      ;
; 0.873 ; module_display1:vga_module|vga_controller:V1|k[11]    ; module_display1:vga_module|vga_controller:V1|k[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.993      ;
; 0.876 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.997      ;
; 0.879 ; module_display1:vga_module|vga_controller:V1|vcs[3]   ; module_display1:vga_module|vga_controller:V1|vcs[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.000      ;
; 0.883 ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; module_display1:vga_module|vga_controller:V1|hcs[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.003      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.690 ; 0.186 ; N/A      ; N/A     ; 9.439               ;
;  CLOCK_50                                             ; 4.752 ; 0.186 ; N/A      ; N/A     ; 9.439               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.690 ; 0.304 ; N/A      ; N/A     ; 19.747              ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 149374331 ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 264       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 726928    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 149374331 ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 264       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 726928    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 10 02:45:22 2021
Info: Command: quartus_sta FSM -c FSM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'FSM.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.690               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.752               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLOCK_50 
    Info (332119):     0.569               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.673               0.000 CLOCK_50 
    Info (332119):    19.753               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.297               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.345               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLOCK_50 
    Info (332119):     0.509               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.697               0.000 CLOCK_50 
    Info (332119):    19.747               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.438               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.474               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.304               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.439               0.000 CLOCK_50 
    Info (332119):    19.783               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Mon May 10 02:45:33 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


