// Seed: 3726407141
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  assign id_2[1'h0] = 1;
  logic id_3 = 1;
  logic id_4 = id_4;
  assign id_4 = 1;
  assign id_4 = 0;
endmodule
