# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/NandGate.sv ../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv ../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv ../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv ../primary-sources/verification/layers-NandGate-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      3588  2120516  1747872579   124791374  1747872579   124791374 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/../generated-sources/testbench.sv"
S       331  2120459  1747872579   112791262  1747872579   101791159 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/../primary-sources/NandGate.sv"
S       260  2120474  1747872579   114791280  1747872579   101791159 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv"
S       260  2120464  1747872579   114791280  1747872579   101791159 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv"
S       257  2120470  1747872579   114791280  1747872579   101791159 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv"
S       181  2120465  1747872579   114791280  1747872579   101791159 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/../primary-sources/verification/layers-NandGate-Verification.sv"
S       181  2120465  1747872579   114791280  1747872579   101791159 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/test-1/primary-sources/verification/layers-NandGate-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2120547  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench.cpp"
T      3882  2120545  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench.h"
T      2238  2120662  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench.mk"
T      4590  2120543  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      3817  2120541  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench__Dpi.h"
T      8347  2120550  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      4603  2120537  1747872579   262792667  1747872579   262792667 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      2526  2120540  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench__Syms.h"
T      1203  2120555  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench___024root.h"
T      4919  2120656  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      4893  2120582  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T      8157  2120559  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2200  2120581  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2120556  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2120551  1747872579   263792676  1747872579   263792676 "verilated-sources/VsvsimTestbench__pch.h"
T      2072  2120664  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2120657  1747872579   264792686  1747872579   264792686 "verilated-sources/VsvsimTestbench_classes.mk"
