
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001231                       # Number of seconds simulated
sim_ticks                                  1231036959                       # Number of ticks simulated
final_tick                               398814760104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169455                       # Simulator instruction rate (inst/s)
host_op_rate                                   232073                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37408                       # Simulator tick rate (ticks/s)
host_mem_usage                               67389136                       # Number of bytes of host memory used
host_seconds                                 32908.02                       # Real time elapsed on the host
sim_insts                                  5576415669                       # Number of instructions simulated
sim_ops                                    7637049931                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         7552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        24960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        24576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        69376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        24448                       # Number of bytes read from this memory
system.physmem.bytes_read::total               281344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           59                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          195                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2198                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             899                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  899                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55523922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20275589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2183525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6134666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20275589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2703412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19963657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1351706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     56355741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1455683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13101150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2599435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19859680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               228542285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2183525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2703412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1351706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1455683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2599435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17052291                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          93475666                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               93475666                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          93475666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55523922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20275589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2183525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6134666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20275589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2703412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19963657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1351706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     56355741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1455683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13101150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2599435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19859680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              322017952                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83228                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78736                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2003024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1222091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          68228                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121664                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124954                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2170389     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13173      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20970      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31902      1.32%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13060      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15434      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16155      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11449      0.47%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128542      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2421074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.069941                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.413970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       148483                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         45372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1481847                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         45372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1982021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          51285                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80422                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1478862                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          798                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2585                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         8164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2061                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2023978                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6892640                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6892640                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          354980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       149641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4145                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15891                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1474137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1376702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       224281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       518077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255243                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1834444     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       238192      9.84%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131566      5.43%     91.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86079      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78722      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24260      1.00%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17735      0.73%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6065      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4011      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2421074                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            393     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1391     41.41%     53.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1575     46.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1133559     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25342      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136485      9.91%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81163      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1376702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.466342                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5180128                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1698813                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1380061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        31538                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         45372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          38744                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1474460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       149641                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          171                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25300                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1356424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              210025                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183853                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.459473                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351327                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           799812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2028705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.457747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394248                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       256184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22147                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.513250                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1881456     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235314      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97835      4.12%     93.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50019      2.11%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37196      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21427      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13090      0.55%     98.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11090      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28275      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2375702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28275                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3822941                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2996424                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 531054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.952122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.952122                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.338739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.338739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6156900                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1847043                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1403873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          218638                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       193797                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19458                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       142925                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          136075                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           13485                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          614                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2274590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1241984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             218638                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       149560                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               274980                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63725                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51516                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139445                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2645234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.529510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.783342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2370254     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           40457      1.53%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21857      0.83%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           39851      1.51%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13146      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36871      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6061      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10246      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          106491      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2645234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074061                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.420708                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2257082                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        69886                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           274207                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          333                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         43723                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        21444                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1395525                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1733                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         43723                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2259489                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          42636                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        20395                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           271888                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7100                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1392372                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1235                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5054                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1832854                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6321362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6321362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1448288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          384546                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            18961                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       245595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        41929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          259                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9309                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1382493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1281057                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1321                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       273455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       581620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2645234                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.484289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.103614                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2086650     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       177696      6.72%     85.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       182924      6.92%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       106721      4.03%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        57922      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15381      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17163      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          437      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          340      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2645234                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2343     58.46%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           924     23.05%     81.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          741     18.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1007868     78.67%     78.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        10292      0.80%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       221585     17.30%     96.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        41220      3.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1281057                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433944                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               4008                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003129                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5212677                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1656162                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1245269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1285065                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1073                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        54720                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1700                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         43723                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          35731                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          915                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1382694                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       245595                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        41929                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11844                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20600                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1262250                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       217786                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18807                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              258976                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          190613                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             41190                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427573                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1245911                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1245269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           752438                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1666220                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.421821                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.451584                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       978437                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1106186                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       276548                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19138                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2601511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.425209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.288642                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2186658     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       164790      6.33%     90.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       103727      3.99%     94.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        33388      1.28%     95.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        53986      2.08%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        11111      0.43%     98.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7077      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6375      0.25%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        34399      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2601511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       978437                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1106186                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                231099                       # Number of memory references committed
system.switch_cpus1.commit.loads               190870                       # Number of loads committed
system.switch_cpus1.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            169251                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           968207                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        34399                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3949833                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2809241                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 306894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             978437                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1106186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       978437                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      3.017188                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.017188                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.331434                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.331434                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5855877                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1630013                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1468508                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          266772                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       222062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25647                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       102137                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           95241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           28368                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1175                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2311971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1463000                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             266772                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123609                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               304004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          72147                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         92606                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           144884                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2754839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.653031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2450835     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           18398      0.67%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           23274      0.84%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37131      1.35%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15183      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20047      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           23572      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10935      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          155464      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2754839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.495575                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2298506                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       107587                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           302545                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          155                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         46042                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        40482                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1787400                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         46042                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2301265                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           6282                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94451                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           299924                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6871                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1775716                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           876                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2481235                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8253473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8253473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      2048652                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          432560                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          422                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25267                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       167405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        86150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1037                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        19402                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1732212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1653316                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2017                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       226593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       472787                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2754839                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.600150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.322965                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2055720     74.62%     74.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       317760     11.53%     86.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130795      4.75%     90.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        73016      2.65%     93.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        99086      3.60%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30871      1.12%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        30215      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        16079      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1297      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2754839                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11543     79.10%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1574     10.79%     89.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1476     10.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1392728     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22439      1.36%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          202      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       152164      9.20%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        85783      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1653316                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560042                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14593                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      6078081                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1959249                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1608061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1667909                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1206                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        34288                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1670                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         46042                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4753                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          566                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1732636                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       167405                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        86150                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29261                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1623059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       149083                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        30257                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              234839                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          229096                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             85756                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549793                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1608103                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1608061                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           963362                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2588180                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544712                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372216                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1191800                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1468464                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       264157                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25659                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2708797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.361426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2086549     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       315843     11.66%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       114355      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        57041      2.11%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        51978      1.92%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21988      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21577      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10254      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29212      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2708797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1191800                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1468464                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                217589                       # Number of memory references committed
system.switch_cpus2.commit.loads               133115                       # Number of loads committed
system.switch_cpus2.commit.membars                204                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            212938                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1321988                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        30309                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29212                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4412193                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3511315                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 197289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1191800                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1468464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1191800                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.477033                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.477033                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.403709                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.403709                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7300315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2249155                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1651705                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          218553                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       193684                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        19454                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       142594                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          135822                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           13477                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          598                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2271343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1241009                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             218553                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       149299                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               274762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63723                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         48020                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139304                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        18880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2638276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.530555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.785130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2363514     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           40442      1.53%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           21869      0.83%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           39806      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13063      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           36808      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6029      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10273      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          106472      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2638276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074032                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.420378                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2253898                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        66335                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           273986                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          330                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         43724                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        21473                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1394509                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1733                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         43724                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2256309                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          40144                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        19401                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           271660                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7035                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1391358                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1234                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4985                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1831634                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6316773                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6316773                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1447307                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          384301                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            18914                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       245342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        41909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          247                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9302                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1381597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1280247                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1373                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       273234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       581753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2638276                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.485259                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.104773                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2080286     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       177355      6.72%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       182740      6.93%     92.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       106593      4.04%     96.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        57919      2.20%     98.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15464      0.59%     99.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17139      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          437      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          343      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2638276                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2363     58.26%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           944     23.27%     81.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          749     18.47%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1007173     78.67%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        10303      0.80%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       221447     17.30%     96.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        41232      3.22%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1280247                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.433669                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               4056                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003168                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5204198                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1655044                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1244542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1284303                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1111                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        54710                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1680                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         43724                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          33327                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          894                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1381798                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       245342                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        41909                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        20599                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1261546                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       217554                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18700                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              258754                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          190530                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             41200                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.427334                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1245197                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1244542                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           751936                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1665567                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.421575                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.451459                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       977607                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1105356                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       276482                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19132                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2594552                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.426030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.289795                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2180036     84.02%     84.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       164650      6.35%     90.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       103627      3.99%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        33357      1.29%     95.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        53980      2.08%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        11091      0.43%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7068      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         6346      0.24%     98.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        34397      1.33%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2594552                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       977607                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1105356                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                230855                       # Number of memory references committed
system.switch_cpus3.commit.loads               190626                       # Number of loads committed
system.switch_cpus3.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            169106                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           967522                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14300                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        34397                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3941980                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2807452                       # The number of ROB writes
system.switch_cpus3.timesIdled                  52379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 313852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             977607                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1105356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       977607                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.019749                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.019749                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.331153                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.331153                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5852079                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1629132                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1467287                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          219010                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       194062                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19423                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       142371                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          136228                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           13460                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          618                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2275822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1243218                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             219010                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       149688                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63586                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         56754                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           139516                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2651854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.528596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.781896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2376621     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           40556      1.53%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           21858      0.82%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           39888      1.50%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13108      0.49%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           36913      1.39%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6019      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10416      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          106475      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2651854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074187                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2258230                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        75207                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274434                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          359                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43621                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        21567                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1396536                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1725                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43621                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2260651                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          45295                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        23022                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272112                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7150                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1393291                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1289                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5073                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1833506                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6324571                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6324571                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1449799                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          383681                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            19069                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       245877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        41952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          382                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9321                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1383508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1282365                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1433                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       273150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       580082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2651854                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.483573                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.102726                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2092701     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       177621      6.70%     85.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       183391      6.92%     92.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       106932      4.03%     96.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        57888      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        15412      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17148      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          422      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          339      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2651854                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2385     58.77%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           932     22.97%     81.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          741     18.26%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1008791     78.67%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        10296      0.80%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       221925     17.31%     96.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        41261      3.22%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1282365                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434387                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               4058                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003164                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5222072                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1656873                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1246767                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1286423                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1174                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        54615                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1721                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43621                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          38279                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          917                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1383709                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          221                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       245877                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        41952                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        20570                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1263784                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       218132                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18578                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              259362                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          190997                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             41230                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428093                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1247410                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1246767                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           753209                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1667192                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.422328                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.451783                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       979716                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1107465                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       276282                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        19104                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2608233                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.424604                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.288283                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2193120     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       164793      6.32%     90.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       103850      3.98%     94.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        33321      1.28%     95.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        54166      2.08%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10999      0.42%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7092      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6338      0.24%     98.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        34554      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2608233                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       979716                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1107465                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                231486                       # Number of memory references committed
system.switch_cpus4.commit.loads               191255                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            169456                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           969283                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14301                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        34554                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3957413                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2811165                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 300274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             979716                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1107465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       979716                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      3.013249                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                3.013249                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.331868                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.331868                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5862805                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1631513                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1470079                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          206986                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       168788                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21861                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83969                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78878                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20640                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          937                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2006524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1223886                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             206986                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        99518                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               251153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          68191                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        132285                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125273                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2435503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2184350     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13145      0.54%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21141      0.87%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31783      1.30%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13133      0.54%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15582      0.64%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           16387      0.67%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11659      0.48%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          128323      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2435503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.070114                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.414578                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1981044                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       158428                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           249405                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1413                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45212                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33604                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1483941                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1099                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45212                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1985960                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          57510                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        85565                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           246011                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15233                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1481075                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          691                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2635                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1186                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2027092                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6902936                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6902936                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1674181                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          352909                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          329                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          176                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            44256                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       149622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4089                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15964                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1476291                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1379072                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2208                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       223344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       516148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2435503                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.566237                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.252849                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1847861     75.87%     75.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       238505      9.79%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       131414      5.40%     91.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        87026      3.57%     94.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        78701      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        24372      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17398      0.71%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6199      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4027      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2435503                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            394     11.96%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1337     40.58%     52.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1564     47.47%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1135790     82.36%     82.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        25374      1.84%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       136519      9.90%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        81236      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1379072                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.467145                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3295                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002389                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5199150                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1700033                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1354278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1382367                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6355                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31182                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5362                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1092                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45212                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          46963                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1688                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1476619                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       149622                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82868                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          176                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25277                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1359338                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       129296                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19734                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              210380                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          184481                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             81084                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.460460                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1354373                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1354278                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           801556                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2031806                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.458746                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394504                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1002995                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1223031                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       254663                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22272                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2390291                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.511666                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.360115                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1894648     79.26%     79.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       235955      9.87%     89.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97877      4.09%     93.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        50447      2.11%     95.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        37324      1.56%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21463      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13065      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11116      0.47%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28396      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2390291                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1002995                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1223031                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                195945                       # Number of memory references committed
system.switch_cpus5.commit.loads               118439                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            169886                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1105672                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23841                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28396                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3839589                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3000613                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 516625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1002995                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1223031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1002995                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.943313                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.943313                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.339753                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.339753                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6169539                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1850957                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1405965                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          233839                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191609                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        24717                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        95352                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           89440                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23630                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1086                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2243645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1335138                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             233839                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       113070                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               292411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          70838                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        105259                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139692                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2686999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2394588     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           31245      1.16%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           36364      1.35%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           19934      0.74%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           22350      0.83%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12888      0.48%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8907      0.33%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           22824      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          137899      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2686999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079210                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452263                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2223722                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       125798                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           289731                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2436                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         45308                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        37924                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1629209                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2063                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         45308                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2227718                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          22844                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        92436                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           288184                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        10505                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1627310                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          2299                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2264489                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7574620                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7574620                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1903976                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          360505                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            30039                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       155500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        83830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1983                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17773                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1623226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1525388                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2063                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       219356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       511021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2686999                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.567692                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260169                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2044996     76.11%     76.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       258140      9.61%     85.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       138637      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        95883      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83944      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        42842      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        10646      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6825      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         5086      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2686999                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            379     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1525     45.01%     56.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1484     43.80%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1277888     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23812      1.56%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       140405      9.20%     94.55% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        83097      5.45%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1525388                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.516708                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3388                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002221                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5743226                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1843034                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1498334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1528776                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3874                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29514                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2320                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         45308                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          18056                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1286                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1623650                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       155500                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        83830                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27938                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1501342                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131673                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        24046                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              214735                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          209320                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             83062                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.508563                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1498429                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1498334                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           891516                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2335597                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.507544                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381708                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1117689                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1371293                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       252380                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        24709                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2641691                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.519097                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.337466                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2081581     78.80%     78.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       259954      9.84%     88.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       109029      4.13%     92.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        64787      2.45%     95.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45216      1.71%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        29319      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        15454      0.59%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        12071      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24280      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2641691                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1117689                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1371293                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                207493                       # Number of memory references committed
system.switch_cpus6.commit.loads               125984                       # Number of loads committed
system.switch_cpus6.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            196205                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1236368                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        27921                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24280                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4241084                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3292664                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 265129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1117689                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1371293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1117689                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.641279                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.641279                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.378605                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.378605                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6770662                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2082905                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1518665                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2952128                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          219339                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       194366                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        19524                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       142814                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          136371                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           13566                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          638                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2280134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1245694                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             219339                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       149937                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               275776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          64059                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         50210                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139855                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18955                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2650538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.530014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.784241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2374762     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           40664      1.53%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           21860      0.82%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           39908      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13193      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           36905      1.39%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6069      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10413      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          106764      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2650538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074299                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.421965                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2262729                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68482                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           274997                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          334                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         43993                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        21539                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1399646                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1725                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         43993                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2265164                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          39427                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        22220                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           272632                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7099                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1396367                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1243                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1837458                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6339225                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6339225                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1450177                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          387255                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            18993                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       246609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        41967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          403                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9323                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1386461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1284177                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1368                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       275688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       587201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2650538                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.484497                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.104404                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2091074     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       177745      6.71%     85.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       183095      6.91%     92.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       106979      4.04%     96.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        58101      2.19%     98.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        15478      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17296      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          425      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          345      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2650538                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2376     58.58%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           937     23.10%     81.68% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          743     18.32%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1010011     78.65%     78.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        10294      0.80%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     79.46% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.46% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.46% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.46% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       222497     17.33%     96.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        41283      3.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1284177                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.435000                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               4056                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003158                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5224316                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1662363                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1248180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1288233                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        55253                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1736                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         43993                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          32440                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          926                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1386663                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          219                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       246609                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        41967                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        20653                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1265397                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       218605                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18780                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              259858                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          191118                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             41253                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.428639                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1248873                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1248180                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           754121                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1669891                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.422807                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.451599                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       980036                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1107785                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       278912                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        19204                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2606545                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.425001                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.288337                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2191148     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       164914      6.33%     90.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       103927      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        33380      1.28%     95.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        54179      2.08%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        11076      0.42%     98.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7119      0.27%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         6349      0.24%     98.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        34453      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2606545                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       980036                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1107785                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                231580                       # Number of memory references committed
system.switch_cpus7.commit.loads               191349                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            169510                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           969549                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14301                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        34453                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3958776                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2817442                       # The number of ROB writes
system.switch_cpus7.timesIdled                  52670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 301590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             980036                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1107785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       980036                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      3.012265                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                3.012265                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.331976                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.331976                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5870650                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1633423                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1472855                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l20.replacements                           549                       # number of replacements
system.l20.tagsinuse                      4090.789193                       # Cycle average of tags in use
system.l20.total_refs                          317526                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4641                       # Sample count of references to valid blocks.
system.l20.avg_refs                         68.417582                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          287.161906                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.763089                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   234.476383                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3556.387816                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.070108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003116                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.057245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.868259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998728                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          555                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    555                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             546                       # number of Writeback hits
system.l20.Writeback_hits::total                  546                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          555                       # number of demand (read+write) hits
system.l20.demand_hits::total                     555                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          555                       # number of overall hits
system.l20.overall_hits::total                    555                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          477                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  490                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           57                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 57                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          534                       # number of demand (read+write) misses
system.l20.demand_misses::total                   547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          534                       # number of overall misses
system.l20.overall_misses::total                  547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      7218262                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    258401937                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      265620199                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data     25919168                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total     25919168                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      7218262                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    284321105                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       291539367                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      7218262                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    284321105                       # number of overall miss cycles
system.l20.overall_miss_latency::total      291539367                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         1032                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               1045                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          546                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              546                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           57                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               57                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                1102                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               1102                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.462209                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468900                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490358                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.496370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490358                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.496370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 541723.138365                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 542082.038776                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 454722.245614                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 454722.245614                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 532436.526217                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 532978.733090                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 555250.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 532436.526217                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 532978.733090                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          477                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             490                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           57                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            57                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          534                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          534                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    224141991                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    230426239                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data     21826108                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total     21826108                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    245968099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252252347                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6284248                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    245968099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252252347                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.462209                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468900                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.496370                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490358                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.496370                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 469899.352201                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 470257.630612                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 382914.175439                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 382914.175439                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 460614.417603                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 461156.027422                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 483403.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 460614.417603                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 461156.027422                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           221                       # number of replacements
system.l21.tagsinuse                      4095.326077                       # Cycle average of tags in use
system.l21.total_refs                           73913                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.121381                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.243110                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    24.731488                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   105.253605                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3887.097874                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019102                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006038                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.025697                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.948999                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999835                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          430                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    431                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l21.Writeback_hits::total                   73                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          433                       # number of demand (read+write) hits
system.l21.demand_hits::total                     434                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          433                       # number of overall hits
system.l21.overall_hits::total                    434                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          195                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          195                       # number of demand (read+write) misses
system.l21.demand_misses::total                   221                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          195                       # number of overall misses
system.l21.overall_misses::total                  221                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17429867                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     92732870                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      110162737                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17429867                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     92732870                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       110162737                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17429867                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     92732870                       # number of overall miss cycles
system.l21.overall_miss_latency::total      110162737                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          625                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                652                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          628                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 655                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          628                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                655                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.312000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.338957                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.310510                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.337405                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.310510                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.337405                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 670379.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 475553.179487                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 498473.923077                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 670379.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 475553.179487                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 498473.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 670379.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 475553.179487                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 498473.923077                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  31                       # number of writebacks
system.l21.writebacks::total                       31                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          195                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          195                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          195                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     15555567                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     78631482                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     94187049                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     15555567                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     78631482                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     94187049                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     15555567                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     78631482                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     94187049                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.312000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.338957                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.310510                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.337405                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.310510                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.337405                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 598291.038462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 403238.369231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 426185.742081                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 598291.038462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 403238.369231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 426185.742081                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 598291.038462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 403238.369231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 426185.742081                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            80                       # number of replacements
system.l22.tagsinuse                      4095.180438                       # Cycle average of tags in use
system.l22.total_refs                          180613                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4173                       # Sample count of references to valid blocks.
system.l22.avg_refs                         43.281332                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          136.180438                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.722777                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    27.135926                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3919.141297                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033247                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003106                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.006625                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.956822                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          325                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    327                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             103                       # number of Writeback hits
system.l22.Writeback_hits::total                  103                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          328                       # number of demand (read+write) hits
system.l22.demand_hits::total                     330                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          328                       # number of overall hits
system.l22.overall_hits::total                    330                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           59                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   80                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           59                       # number of demand (read+write) misses
system.l22.demand_misses::total                    80                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           59                       # number of overall misses
system.l22.overall_misses::total                   80                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27557249                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     26840526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       54397775                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27557249                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     26840526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        54397775                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27557249                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     26840526                       # number of overall miss cycles
system.l22.overall_miss_latency::total       54397775                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          384                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                407                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          103                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              103                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          387                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 410                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          387                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                410                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.153646                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.196560                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152455                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.195122                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152455                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.195122                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454924.169492                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 679972.187500                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454924.169492                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 679972.187500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1312249.952381                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454924.169492                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 679972.187500                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  45                       # number of writebacks
system.l22.writebacks::total                       45                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           59                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              80                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           59                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               80                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           59                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              80                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     22604326                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     48653775                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     22604326                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     48653775                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26049449                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     22604326                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     48653775                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153646                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.196560                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152455                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.195122                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152455                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.195122                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 608172.187500                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 608172.187500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1240449.952381                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 383124.169492                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 608172.187500                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           221                       # number of replacements
system.l23.tagsinuse                      4095.321396                       # Cycle average of tags in use
system.l23.total_refs                           73913                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l23.avg_refs                         17.121381                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.238429                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    24.707981                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   104.925484                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3887.449502                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019101                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006032                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.025617                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.949084                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999834                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          430                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    431                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l23.Writeback_hits::total                   73                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          433                       # number of demand (read+write) hits
system.l23.demand_hits::total                     434                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          433                       # number of overall hits
system.l23.overall_hits::total                    434                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          195                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          195                       # number of demand (read+write) misses
system.l23.demand_misses::total                   221                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          195                       # number of overall misses
system.l23.overall_misses::total                  221                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     25728118                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     93436733                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      119164851                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     25728118                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     93436733                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       119164851                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     25728118                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     93436733                       # number of overall miss cycles
system.l23.overall_miss_latency::total      119164851                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          625                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                652                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          628                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 655                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          628                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                655                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.312000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.338957                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.310510                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.337405                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.310510                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.337405                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       989543                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 479162.733333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 539207.470588                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       989543                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 479162.733333                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 539207.470588                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       989543                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 479162.733333                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 539207.470588                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  31                       # number of writebacks
system.l23.writebacks::total                       31                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          195                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          195                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          195                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     23860338                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     79425860                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    103286198                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     23860338                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     79425860                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    103286198                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     23860338                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     79425860                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    103286198                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.312000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.338957                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.310510                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.337405                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.310510                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.337405                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 917705.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 407312.102564                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 467358.361991                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 917705.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 407312.102564                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 467358.361991                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 917705.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 407312.102564                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 467358.361991                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           218                       # number of replacements
system.l24.tagsinuse                      4095.372429                       # Cycle average of tags in use
system.l24.total_refs                           73917                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4314                       # Sample count of references to valid blocks.
system.l24.avg_refs                         17.134214                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.289402                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    24.591192                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   105.162159                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3887.329675                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006004                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.025674                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949055                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          434                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    435                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l24.Writeback_hits::total                   73                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          437                       # number of demand (read+write) hits
system.l24.demand_hits::total                     438                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          437                       # number of overall hits
system.l24.overall_hits::total                    438                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          192                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  218                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          192                       # number of demand (read+write) misses
system.l24.demand_misses::total                   218                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          192                       # number of overall misses
system.l24.overall_misses::total                  218                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     24272985                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     90976950                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      115249935                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     24272985                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     90976950                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       115249935                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     24272985                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     90976950                       # number of overall miss cycles
system.l24.overall_miss_latency::total      115249935                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          626                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                653                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          629                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 656                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          629                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                656                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.306709                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.333844                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.305246                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.332317                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.305246                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.332317                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 933576.346154                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 473838.281250                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 528669.426606                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 933576.346154                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 473838.281250                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 528669.426606                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 933576.346154                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 473838.281250                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 528669.426606                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  31                       # number of writebacks
system.l24.writebacks::total                       31                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          192                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             218                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          192                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              218                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          192                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             218                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     22406185                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     77186613                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     99592798                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     22406185                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     77186613                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     99592798                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     22406185                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     77186613                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     99592798                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.306709                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.333844                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.305246                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.332317                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.305246                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.332317                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 861776.346154                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 402013.609375                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 456847.697248                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 861776.346154                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 402013.609375                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 456847.697248                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 861776.346154                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 402013.609375                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 456847.697248                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           557                       # number of replacements
system.l25.tagsinuse                      4090.929402                       # Cycle average of tags in use
system.l25.total_refs                          317532                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4648                       # Sample count of references to valid blocks.
system.l25.avg_refs                         68.315835                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          284.913289                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.760228                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   240.402130                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3552.853754                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.069559                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003115                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.058692                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.867396                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998762                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          560                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    560                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             549                       # number of Writeback hits
system.l25.Writeback_hits::total                  549                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          560                       # number of demand (read+write) hits
system.l25.demand_hits::total                     560                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          560                       # number of overall hits
system.l25.overall_hits::total                    560                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          482                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  495                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           60                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 60                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          542                       # number of demand (read+write) misses
system.l25.demand_misses::total                   555                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          542                       # number of overall misses
system.l25.overall_misses::total                  555                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      8171699                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    255137782                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      263309481                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     24164076                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     24164076                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      8171699                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    279301858                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       287473557                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      8171699                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    279301858                       # number of overall miss cycles
system.l25.overall_miss_latency::total      287473557                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         1042                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               1055                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          549                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              549                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           60                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               60                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1102                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1115                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1102                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1115                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.462572                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.469194                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.491833                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.497758                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.491833                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.497758                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 628592.230769                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 529331.497925                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 531938.345455                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 402734.600000                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 402734.600000                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 628592.230769                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 515317.081181                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517970.372973                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 628592.230769                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 515317.081181                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517970.372973                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 321                       # number of writebacks
system.l25.writebacks::total                      321                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          482                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             495                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           60                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            60                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          542                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              555                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          542                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             555                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      7238288                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    220524485                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    227762773                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     19856076                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     19856076                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      7238288                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    240380561                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    247618849                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      7238288                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    240380561                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    247618849                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.462572                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.469194                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.491833                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.497758                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.491833                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.497758                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 556791.384615                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 457519.678423                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 460126.814141                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 330934.600000                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 330934.600000                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 556791.384615                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443506.570111                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 446160.088288                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 556791.384615                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443506.570111                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 446160.088288                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           141                       # number of replacements
system.l26.tagsinuse                      4095.632077                       # Cycle average of tags in use
system.l26.total_refs                          259816                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4237                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.320746                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          257.378024                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.844424                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    67.437821                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3756.971808                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.062836                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003380                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.016464                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.917229                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999910                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          438                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    438                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l26.Writeback_hits::total                  243                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          438                       # number of demand (read+write) hits
system.l26.demand_hits::total                     438                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          438                       # number of overall hits
system.l26.overall_hits::total                    438                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          126                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  140                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          126                       # number of demand (read+write) misses
system.l26.demand_misses::total                   140                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          126                       # number of overall misses
system.l26.overall_misses::total                  140                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      7551852                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     63482860                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       71034712                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      7551852                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     63482860                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        71034712                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      7551852                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     63482860                       # number of overall miss cycles
system.l26.overall_miss_latency::total       71034712                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          564                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                578                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          564                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 578                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          564                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                578                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.223404                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.242215                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.223404                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.242215                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.223404                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.242215                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       539418                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 503832.222222                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 507390.800000                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       539418                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 503832.222222                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 507390.800000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       539418                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 503832.222222                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 507390.800000                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  96                       # number of writebacks
system.l26.writebacks::total                       96                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          126                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             140                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          126                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              140                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          126                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             140                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      6546158                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     54427306                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     60973464                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      6546158                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     54427306                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     60973464                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      6546158                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     54427306                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     60973464                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.223404                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.242215                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.223404                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.242215                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.223404                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.242215                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 467582.714286                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 431962.746032                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 435524.742857                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 467582.714286                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 431962.746032                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 435524.742857                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 467582.714286                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 431962.746032                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 435524.742857                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           216                       # number of replacements
system.l27.tagsinuse                      4095.370392                       # Cycle average of tags in use
system.l27.total_refs                           73915                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4312                       # Sample count of references to valid blocks.
system.l27.avg_refs                         17.141698                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.287381                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    22.818548                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   104.346490                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3889.917972                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019113                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005571                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.025475                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.949687                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          432                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    433                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              73                       # number of Writeback hits
system.l27.Writeback_hits::total                   73                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          435                       # number of demand (read+write) hits
system.l27.demand_hits::total                     436                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          435                       # number of overall hits
system.l27.overall_hits::total                    436                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           25                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          191                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  216                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           25                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          191                       # number of demand (read+write) misses
system.l27.demand_misses::total                   216                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           25                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          191                       # number of overall misses
system.l27.overall_misses::total                  216                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25309058                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     86605390                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      111914448                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25309058                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     86605390                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       111914448                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25309058                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     86605390                       # number of overall miss cycles
system.l27.overall_miss_latency::total      111914448                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           26                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          623                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                649                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           26                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          626                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 652                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           26                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          626                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                652                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.306581                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332820                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.305112                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.331288                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.305112                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.331288                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1012362.320000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 453431.361257                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 518122.444444                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1012362.320000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 453431.361257                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 518122.444444                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1012362.320000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 453431.361257                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 518122.444444                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  30                       # number of writebacks
system.l27.writebacks::total                       30                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          191                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             216                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          191                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              216                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          191                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             216                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23513447                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     72884293                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     96397740                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23513447                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     72884293                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     96397740                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23513447                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     72884293                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     96397740                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.306581                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332820                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.305112                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.331288                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.305112                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.331288                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 940537.880000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 381593.157068                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 446285.833333                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 940537.880000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 381593.157068                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 446285.833333                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 940537.880000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 381593.157068                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 446285.833333                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.762330                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.577689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.762330                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020452                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804106                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124936                       # number of overall hits
system.cpu0.icache.overall_hits::total         124936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9071776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9071776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9071776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9071776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124954                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 503987.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 503987.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 503987.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7327078                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7327078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7327078                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 563621.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 563621.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.750186                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   190.055823                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    65.944177                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94901                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94901                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2505                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794523269                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794523269                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    226084767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226084767                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1020608036                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1020608036                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1020608036                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1020608036                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       174303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       174303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006424                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017206                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 317174.957685                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 317174.957685                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 457661.471660                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 457661.471660                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 340316.117372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 340316.117372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 340316.117372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 340316.117372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1473                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    299540262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    299540262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     26392268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     26392268                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    325932530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    325932530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    325932530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    325932530                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006248                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006248                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 290252.191860                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 290252.191860                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 463022.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 463022.245614                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 299295.252525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 299295.252525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 299295.252525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 299295.252525                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.774346                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643079630                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1162892.640145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.682770                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.091576                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041158                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841493                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882651                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139408                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139408                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139408                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139408                       # number of overall hits
system.cpu1.icache.overall_hits::total         139408                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.cpu1.icache.overall_misses::total           37                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     22443961                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22443961                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     22443961                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22443961                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     22443961                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22443961                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139445                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 606593.540541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 606593.540541                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 606593.540541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 606593.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 606593.540541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 606593.540541                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     17741402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17741402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     17741402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17741402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     17741402                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17741402                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 657088.962963                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 657088.962963                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 657088.962963                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   628                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150623036                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   884                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170388.049774                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.791716                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.208284                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.620280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.379720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       197872                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         197872                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40017                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           95                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           94                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       237889                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          237889                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       237889                       # number of overall hits
system.cpu1.dcache.overall_hits::total         237889                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2154                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2169                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2169                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2169                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2169                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    534971630                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    534971630                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1282874                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1282874                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    536254504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    536254504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    536254504                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    536254504                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       200026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       200026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       240058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       240058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       240058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       240058                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010769                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000375                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009035                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 248361.945218                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 248361.945218                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85524.933333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85524.933333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 247235.824804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 247235.824804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 247235.824804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 247235.824804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu1.dcache.writebacks::total               73                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1529                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1541                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1541                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          625                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          628                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122456872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122456872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122649172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122649172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122649172                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122649172                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002616                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002616                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002616                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002616                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 195930.995200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 195930.995200                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 195301.229299                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               468.265979                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749871328                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568768.468619                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.265979                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021260                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.750426                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       144853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         144853                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       144853                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          144853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       144853                       # number of overall hits
system.cpu2.icache.overall_hits::total         144853                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.cpu2.icache.overall_misses::total           31                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44825739                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44825739                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44825739                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44825739                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44825739                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44825739                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       144884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       144884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       144884                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       144884                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       144884                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       144884                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000214                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1445991.580645                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1445991.580645                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1445991.580645                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1445991.580645                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     27861447                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     27861447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     27861447                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     27861447                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000159                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000159                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1211367.260870                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1211367.260870                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   387                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108881887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   643                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              169334.194401                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   125.112768                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   130.887232                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.488722                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.511278                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       114464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         114464                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        84047                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         84047                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198511                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198511                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198511                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198511                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          990                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1002                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    124410439                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    124410439                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1078403                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1078403                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    125488842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    125488842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    125488842                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    125488842                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       115454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       115454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        84059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        84059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199513                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199513                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199513                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008575                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008575                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000143                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005022                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005022                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005022                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005022                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 125667.110101                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 125667.110101                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89866.916667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89866.916667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 125238.365269                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125238.365269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 125238.365269                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125238.365269                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu2.dcache.writebacks::total              103                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          606                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          615                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          384                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          387                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     48471466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     48471466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208437                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     48679903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48679903                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     48679903                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48679903                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001940                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001940                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001940                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001940                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 126227.776042                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 126227.776042                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        69479                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        69479                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125787.863049                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               550.751652                       # Cycle average of tags in use
system.cpu3.icache.total_refs               643079489                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1162892.385172                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.658716                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.092936                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.041120                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841495                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.882615                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139267                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139267                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139267                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139267                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139267                       # number of overall hits
system.cpu3.icache.overall_hits::total         139267                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.cpu3.icache.overall_misses::total           37                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     33618582                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     33618582                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     33618582                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     33618582                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     33618582                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     33618582                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139304                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139304                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139304                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139304                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139304                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139304                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000266                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000266                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000266                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000266                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000266                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000266                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 908610.324324                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 908610.324324                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 908610.324324                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 908610.324324                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 908610.324324                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 908610.324324                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     26009642                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     26009642                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     26009642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     26009642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     26009642                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     26009642                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 963320.074074                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 963320.074074                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 963320.074074                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 963320.074074                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 963320.074074                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 963320.074074                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   628                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               150622737                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   884                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170387.711538                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.397495                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.602505                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.618740                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.381260                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       197573                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         197573                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        40017                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         40017                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           95                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           94                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       237590                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          237590                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       237590                       # number of overall hits
system.cpu3.dcache.overall_hits::total         237590                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2169                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2169                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2184                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2184                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2184                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2184                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    540431874                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    540431874                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1282287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1282287                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    541714161                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    541714161                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    541714161                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    541714161                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       199742                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       199742                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        40032                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        40032                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       239774                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       239774                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       239774                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       239774                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010859                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010859                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000375                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009109                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009109                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009109                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009109                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 249161.767635                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 249161.767635                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85485.800000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85485.800000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 248037.619505                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 248037.619505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 248037.619505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 248037.619505                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu3.dcache.writebacks::total               73                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1544                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1544                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1556                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1556                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          625                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          625                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          628                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          628                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    123160827                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    123160827                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    123353127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    123353127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    123353127                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    123353127                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002619                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002619                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 197057.323200                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 197057.323200                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 196422.176752                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 196422.176752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 196422.176752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 196422.176752                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               550.634069                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643079701                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1162892.768535                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.542399                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.091670                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.040933                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841493                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882426                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       139479                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         139479                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       139479                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          139479                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       139479                       # number of overall hits
system.cpu4.icache.overall_hits::total         139479                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     38598118                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     38598118                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     38598118                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     38598118                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     38598118                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     38598118                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       139516                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       139516                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       139516                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       139516                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       139516                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       139516                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000265                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1043192.378378                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1043192.378378                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1043192.378378                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1043192.378378                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1043192.378378                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1043192.378378                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     24562171                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     24562171                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     24562171                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     24562171                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     24562171                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     24562171                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 909710.037037                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 909710.037037                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 909710.037037                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 909710.037037                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 909710.037037                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 909710.037037                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   629                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150623254                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   885                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170195.767232                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   159.466142                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    96.533858                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.622915                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.377085                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       198088                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         198088                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        40019                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         40019                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           95                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       238107                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          238107                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       238107                       # number of overall hits
system.cpu4.dcache.overall_hits::total         238107                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2169                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2169                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2184                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2184                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2184                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2184                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    527023613                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    527023613                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1281400                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1281400                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    528305013                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    528305013                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    528305013                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    528305013                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       200257                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       200257                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        40034                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        40034                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       240291                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       240291                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       240291                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       240291                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010831                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010831                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000375                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009089                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009089                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009089                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009089                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 242979.996773                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 242979.996773                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85426.666667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85426.666667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 241897.899725                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 241897.899725                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 241897.899725                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 241897.899725                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu4.dcache.writebacks::total               73                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1543                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1555                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1555                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          626                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          626                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          629                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          629                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    120904958                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    120904958                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    121097258                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    121097258                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    121097258                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    121097258                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003126                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003126                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 193138.910543                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 193138.910543                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 192523.462639                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 192523.462639                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 192523.462639                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 192523.462639                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.759470                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750133185                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1494289.213147                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.759470                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020448                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.804102                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125255                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125255                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125255                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125255                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125255                       # number of overall hits
system.cpu5.icache.overall_hits::total         125255                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9147008                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9147008                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9147008                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9147008                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9147008                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9147008                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125273                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125273                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125273                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125273                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125273                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 508167.111111                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 508167.111111                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 508167.111111                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 508167.111111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 508167.111111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 508167.111111                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      8279775                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8279775                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      8279775                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8279775                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      8279775                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8279775                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 636905.769231                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 636905.769231                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 636905.769231                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 636905.769231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 636905.769231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 636905.769231                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1102                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125036577                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1358                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              92074.062592                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.777408                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.222592                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.745224                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.254776                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        95039                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          95039                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        76597                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         76597                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          157                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       171636                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          171636                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       171636                       # number of overall hits
system.cpu5.dcache.overall_hits::total         171636                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2562                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2562                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          501                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3063                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3063                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3063                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3063                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    818091498                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    818091498                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    215995240                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    215995240                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1034086738                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1034086738                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1034086738                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1034086738                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97601                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97601                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        77098                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        77098                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       174699                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       174699                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       174699                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       174699                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026250                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026250                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006498                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006498                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017533                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017533                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017533                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017533                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 319317.524590                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 319317.524590                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 431128.223553                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 431128.223553                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 337605.856350                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 337605.856350                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 337605.856350                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 337605.856350                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          549                       # number of writebacks
system.cpu5.dcache.writebacks::total              549                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1520                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1520                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          441                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          441                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1961                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1961                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1961                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1961                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1042                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1042                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           60                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1102                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1102                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    296715425                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    296715425                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     24662076                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     24662076                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    321377501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    321377501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    321377501                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    321377501                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010676                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010676                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000778                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000778                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006308                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006308                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006308                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006308                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 284755.686180                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 284755.686180                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 411034.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 411034.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 291631.126134                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 291631.126134                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 291631.126134                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 291631.126134                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.843607                       # Cycle average of tags in use
system.cpu6.icache.total_refs               746984281                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1506016.695565                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.843607                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022185                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794621                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139669                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139669                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139669                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139669                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139669                       # number of overall hits
system.cpu6.icache.overall_hits::total         139669                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           23                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           23                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           23                       # number of overall misses
system.cpu6.icache.overall_misses::total           23                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     11846552                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     11846552                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     11846552                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     11846552                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     11846552                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     11846552                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139692                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139692                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139692                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139692                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139692                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139692                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000165                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 515067.478261                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 515067.478261                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 515067.478261                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 515067.478261                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 515067.478261                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 515067.478261                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7669070                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7669070                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7669070                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7669070                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7669070                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7669070                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 547790.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 547790.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 547790.714286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 547790.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 547790.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 547790.714286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   564                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117730510                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   820                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              143573.792683                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   172.282176                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    83.717824                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.672977                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.327023                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96286                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96286                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80968                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80968                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          200                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          200                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          186                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       177254                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          177254                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       177254                       # number of overall hits
system.cpu6.dcache.overall_hits::total         177254                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1937                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1937                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          149                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2086                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2086                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2086                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2086                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    411941600                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    411941600                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     52029694                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     52029694                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    463971294                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    463971294                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    463971294                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    463971294                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        98223                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        98223                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        81117                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        81117                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       179340                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       179340                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       179340                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       179340                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019720                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019720                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001837                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001837                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011632                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011632                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011632                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011632                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 212669.901910                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 212669.901910                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 349192.577181                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 349192.577181                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 222421.521572                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 222421.521572                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 222421.521572                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 222421.521572                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       563739                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 140934.750000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu6.dcache.writebacks::total              243                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1373                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1373                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          149                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1522                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1522                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1522                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1522                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          564                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          564                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          564                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          564                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          564                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     93272955                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     93272955                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     93272955                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     93272955                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     93272955                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     93272955                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005742                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005742                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003145                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003145                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003145                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003145                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 165377.579787                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 165377.579787                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 165377.579787                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 165377.579787                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 165377.579787                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 165377.579787                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               548.861475                       # Cycle average of tags in use
system.cpu7.icache.total_refs               643080040                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1165000.072464                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.769706                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.091770                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.038092                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841493                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.879586                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139818                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139818                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139818                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139818                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139818                       # number of overall hits
system.cpu7.icache.overall_hits::total         139818                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.cpu7.icache.overall_misses::total           37                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     33729840                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     33729840                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     33729840                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     33729840                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     33729840                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     33729840                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139855                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139855                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139855                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139855                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139855                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139855                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000265                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000265                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 911617.297297                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 911617.297297                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 911617.297297                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 911617.297297                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 911617.297297                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 911617.297297                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     25581880                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     25581880                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     25581880                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     25581880                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     25581880                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     25581880                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 983918.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 983918.461538                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 983918.461538                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 983918.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 983918.461538                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 983918.461538                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   626                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               150623738                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   882                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              170775.213152                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   159.136875                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    96.863125                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.621628                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.378372                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       198572                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         198572                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        40019                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         40019                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           95                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       238591                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          238591                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       238591                       # number of overall hits
system.cpu7.dcache.overall_hits::total         238591                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2158                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2173                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2173                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2173                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2173                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    507346246                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    507346246                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1284223                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1284223                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    508630469                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    508630469                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    508630469                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    508630469                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       200730                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       200730                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        40034                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        40034                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       240764                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       240764                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       240764                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       240764                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010751                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010751                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000375                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009025                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009025                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009025                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009025                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 235100.206673                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 235100.206673                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85614.866667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85614.866667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 234068.324436                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 234068.324436                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 234068.324436                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 234068.324436                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu7.dcache.writebacks::total               73                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1535                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1535                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1547                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1547                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1547                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1547                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          623                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          623                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          626                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          626                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    116430852                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    116430852                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    116623152                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    116623152                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    116623152                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    116623152                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002600                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002600                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 186887.402889                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 186887.402889                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 186298.964856                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 186298.964856                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 186298.964856                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 186298.964856                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
