
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028f0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080029fc  080029fc  000039fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a20  08002a20  00004068  2**0
                  CONTENTS
  4 .ARM          00000000  08002a20  08002a20  00004068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a20  08002a20  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a20  08002a20  00003a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a24  08002a24  00003a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002a28  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000068  08002a90  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  08002a90  00004238  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000863f  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c0f  00000000  00000000  0000c6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0000e2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e0  00000000  00000000  0000ed50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a16  00000000  00000000  0000f530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4f2  00000000  00000000  00026f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085c8c  00000000  00000000  00033438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b90c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c6c  00000000  00000000  000b9108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000bbd74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080029e4 	.word	0x080029e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080029e4 	.word	0x080029e4

0800014c <display7SEG_13>:
 *      Author: ADMINS
 */

#include "7Seg.h"

void display7SEG_13(int number){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(number == 0){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d123      	bne.n	80001a2 <display7SEG_13+0x56>
		/*Number 0 */
		HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 800015a:	2200      	movs	r2, #0
 800015c:	2101      	movs	r1, #1
 800015e:	48c2      	ldr	r0, [pc, #776]	@ (8000468 <display7SEG_13+0x31c>)
 8000160:	f001 fb24 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 8000164:	2200      	movs	r2, #0
 8000166:	2102      	movs	r1, #2
 8000168:	48bf      	ldr	r0, [pc, #764]	@ (8000468 <display7SEG_13+0x31c>)
 800016a:	f001 fb1f 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2104      	movs	r1, #4
 8000172:	48bd      	ldr	r0, [pc, #756]	@ (8000468 <display7SEG_13+0x31c>)
 8000174:	f001 fb1a 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	2108      	movs	r1, #8
 800017c:	48ba      	ldr	r0, [pc, #744]	@ (8000468 <display7SEG_13+0x31c>)
 800017e:	f001 fb15 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2110      	movs	r1, #16
 8000186:	48b8      	ldr	r0, [pc, #736]	@ (8000468 <display7SEG_13+0x31c>)
 8000188:	f001 fb10 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2120      	movs	r1, #32
 8000190:	48b5      	ldr	r0, [pc, #724]	@ (8000468 <display7SEG_13+0x31c>)
 8000192:	f001 fb0b 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_SET);
 8000196:	2201      	movs	r2, #1
 8000198:	2140      	movs	r1, #64	@ 0x40
 800019a:	48b3      	ldr	r0, [pc, #716]	@ (8000468 <display7SEG_13+0x31c>)
 800019c:	f001 fb06 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
	}
	else{
		/*This is fault in number value > 9 || number value < 0*/
	}
}
 80001a0:	e15d      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 1){
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	2b01      	cmp	r3, #1
 80001a6:	d123      	bne.n	80001f0 <display7SEG_13+0xa4>
		  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2101      	movs	r1, #1
 80001ac:	48ae      	ldr	r0, [pc, #696]	@ (8000468 <display7SEG_13+0x31c>)
 80001ae:	f001 fafd 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	2102      	movs	r1, #2
 80001b6:	48ac      	ldr	r0, [pc, #688]	@ (8000468 <display7SEG_13+0x31c>)
 80001b8:	f001 faf8 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 80001bc:	2200      	movs	r2, #0
 80001be:	2104      	movs	r1, #4
 80001c0:	48a9      	ldr	r0, [pc, #676]	@ (8000468 <display7SEG_13+0x31c>)
 80001c2:	f001 faf3 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	2108      	movs	r1, #8
 80001ca:	48a7      	ldr	r0, [pc, #668]	@ (8000468 <display7SEG_13+0x31c>)
 80001cc:	f001 faee 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_SET);
 80001d0:	2201      	movs	r2, #1
 80001d2:	2110      	movs	r1, #16
 80001d4:	48a4      	ldr	r0, [pc, #656]	@ (8000468 <display7SEG_13+0x31c>)
 80001d6:	f001 fae9 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_SET);
 80001da:	2201      	movs	r2, #1
 80001dc:	2120      	movs	r1, #32
 80001de:	48a2      	ldr	r0, [pc, #648]	@ (8000468 <display7SEG_13+0x31c>)
 80001e0:	f001 fae4 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_SET);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2140      	movs	r1, #64	@ 0x40
 80001e8:	489f      	ldr	r0, [pc, #636]	@ (8000468 <display7SEG_13+0x31c>)
 80001ea:	f001 fadf 	bl	80017ac <HAL_GPIO_WritePin>
}
 80001ee:	e136      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 2){
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	2b02      	cmp	r3, #2
 80001f4:	d123      	bne.n	800023e <display7SEG_13+0xf2>
		  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 80001f6:	2200      	movs	r2, #0
 80001f8:	2101      	movs	r1, #1
 80001fa:	489b      	ldr	r0, [pc, #620]	@ (8000468 <display7SEG_13+0x31c>)
 80001fc:	f001 fad6 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 8000200:	2200      	movs	r2, #0
 8000202:	2102      	movs	r1, #2
 8000204:	4898      	ldr	r0, [pc, #608]	@ (8000468 <display7SEG_13+0x31c>)
 8000206:	f001 fad1 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_SET);
 800020a:	2201      	movs	r2, #1
 800020c:	2104      	movs	r1, #4
 800020e:	4896      	ldr	r0, [pc, #600]	@ (8000468 <display7SEG_13+0x31c>)
 8000210:	f001 facc 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 8000214:	2200      	movs	r2, #0
 8000216:	2108      	movs	r1, #8
 8000218:	4893      	ldr	r0, [pc, #588]	@ (8000468 <display7SEG_13+0x31c>)
 800021a:	f001 fac7 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_RESET);
 800021e:	2200      	movs	r2, #0
 8000220:	2110      	movs	r1, #16
 8000222:	4891      	ldr	r0, [pc, #580]	@ (8000468 <display7SEG_13+0x31c>)
 8000224:	f001 fac2 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2120      	movs	r1, #32
 800022c:	488e      	ldr	r0, [pc, #568]	@ (8000468 <display7SEG_13+0x31c>)
 800022e:	f001 fabd 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 8000232:	2200      	movs	r2, #0
 8000234:	2140      	movs	r1, #64	@ 0x40
 8000236:	488c      	ldr	r0, [pc, #560]	@ (8000468 <display7SEG_13+0x31c>)
 8000238:	f001 fab8 	bl	80017ac <HAL_GPIO_WritePin>
}
 800023c:	e10f      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 3){
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2b03      	cmp	r3, #3
 8000242:	d123      	bne.n	800028c <display7SEG_13+0x140>
			  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 8000244:	2200      	movs	r2, #0
 8000246:	2101      	movs	r1, #1
 8000248:	4887      	ldr	r0, [pc, #540]	@ (8000468 <display7SEG_13+0x31c>)
 800024a:	f001 faaf 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 800024e:	2200      	movs	r2, #0
 8000250:	2102      	movs	r1, #2
 8000252:	4885      	ldr	r0, [pc, #532]	@ (8000468 <display7SEG_13+0x31c>)
 8000254:	f001 faaa 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 8000258:	2200      	movs	r2, #0
 800025a:	2104      	movs	r1, #4
 800025c:	4882      	ldr	r0, [pc, #520]	@ (8000468 <display7SEG_13+0x31c>)
 800025e:	f001 faa5 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	2108      	movs	r1, #8
 8000266:	4880      	ldr	r0, [pc, #512]	@ (8000468 <display7SEG_13+0x31c>)
 8000268:	f001 faa0 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_SET);
 800026c:	2201      	movs	r2, #1
 800026e:	2110      	movs	r1, #16
 8000270:	487d      	ldr	r0, [pc, #500]	@ (8000468 <display7SEG_13+0x31c>)
 8000272:	f001 fa9b 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_SET);
 8000276:	2201      	movs	r2, #1
 8000278:	2120      	movs	r1, #32
 800027a:	487b      	ldr	r0, [pc, #492]	@ (8000468 <display7SEG_13+0x31c>)
 800027c:	f001 fa96 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 8000280:	2200      	movs	r2, #0
 8000282:	2140      	movs	r1, #64	@ 0x40
 8000284:	4878      	ldr	r0, [pc, #480]	@ (8000468 <display7SEG_13+0x31c>)
 8000286:	f001 fa91 	bl	80017ac <HAL_GPIO_WritePin>
}
 800028a:	e0e8      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 4){
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2b04      	cmp	r3, #4
 8000290:	d123      	bne.n	80002da <display7SEG_13+0x18e>
			  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_SET);
 8000292:	2201      	movs	r2, #1
 8000294:	2101      	movs	r1, #1
 8000296:	4874      	ldr	r0, [pc, #464]	@ (8000468 <display7SEG_13+0x31c>)
 8000298:	f001 fa88 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	2102      	movs	r1, #2
 80002a0:	4871      	ldr	r0, [pc, #452]	@ (8000468 <display7SEG_13+0x31c>)
 80002a2:	f001 fa83 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 80002a6:	2200      	movs	r2, #0
 80002a8:	2104      	movs	r1, #4
 80002aa:	486f      	ldr	r0, [pc, #444]	@ (8000468 <display7SEG_13+0x31c>)
 80002ac:	f001 fa7e 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	2108      	movs	r1, #8
 80002b4:	486c      	ldr	r0, [pc, #432]	@ (8000468 <display7SEG_13+0x31c>)
 80002b6:	f001 fa79 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_SET);
 80002ba:	2201      	movs	r2, #1
 80002bc:	2110      	movs	r1, #16
 80002be:	486a      	ldr	r0, [pc, #424]	@ (8000468 <display7SEG_13+0x31c>)
 80002c0:	f001 fa74 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_RESET);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2120      	movs	r1, #32
 80002c8:	4867      	ldr	r0, [pc, #412]	@ (8000468 <display7SEG_13+0x31c>)
 80002ca:	f001 fa6f 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2140      	movs	r1, #64	@ 0x40
 80002d2:	4865      	ldr	r0, [pc, #404]	@ (8000468 <display7SEG_13+0x31c>)
 80002d4:	f001 fa6a 	bl	80017ac <HAL_GPIO_WritePin>
}
 80002d8:	e0c1      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 5){
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2b05      	cmp	r3, #5
 80002de:	d123      	bne.n	8000328 <display7SEG_13+0x1dc>
		  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 80002e0:	2200      	movs	r2, #0
 80002e2:	2101      	movs	r1, #1
 80002e4:	4860      	ldr	r0, [pc, #384]	@ (8000468 <display7SEG_13+0x31c>)
 80002e6:	f001 fa61 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_SET);
 80002ea:	2201      	movs	r2, #1
 80002ec:	2102      	movs	r1, #2
 80002ee:	485e      	ldr	r0, [pc, #376]	@ (8000468 <display7SEG_13+0x31c>)
 80002f0:	f001 fa5c 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2104      	movs	r1, #4
 80002f8:	485b      	ldr	r0, [pc, #364]	@ (8000468 <display7SEG_13+0x31c>)
 80002fa:	f001 fa57 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 80002fe:	2200      	movs	r2, #0
 8000300:	2108      	movs	r1, #8
 8000302:	4859      	ldr	r0, [pc, #356]	@ (8000468 <display7SEG_13+0x31c>)
 8000304:	f001 fa52 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_SET);
 8000308:	2201      	movs	r2, #1
 800030a:	2110      	movs	r1, #16
 800030c:	4856      	ldr	r0, [pc, #344]	@ (8000468 <display7SEG_13+0x31c>)
 800030e:	f001 fa4d 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2120      	movs	r1, #32
 8000316:	4854      	ldr	r0, [pc, #336]	@ (8000468 <display7SEG_13+0x31c>)
 8000318:	f001 fa48 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 800031c:	2200      	movs	r2, #0
 800031e:	2140      	movs	r1, #64	@ 0x40
 8000320:	4851      	ldr	r0, [pc, #324]	@ (8000468 <display7SEG_13+0x31c>)
 8000322:	f001 fa43 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000326:	e09a      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 6){
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	2b06      	cmp	r3, #6
 800032c:	d123      	bne.n	8000376 <display7SEG_13+0x22a>
			  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 800032e:	2200      	movs	r2, #0
 8000330:	2101      	movs	r1, #1
 8000332:	484d      	ldr	r0, [pc, #308]	@ (8000468 <display7SEG_13+0x31c>)
 8000334:	f001 fa3a 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_SET);
 8000338:	2201      	movs	r2, #1
 800033a:	2102      	movs	r1, #2
 800033c:	484a      	ldr	r0, [pc, #296]	@ (8000468 <display7SEG_13+0x31c>)
 800033e:	f001 fa35 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	2104      	movs	r1, #4
 8000346:	4848      	ldr	r0, [pc, #288]	@ (8000468 <display7SEG_13+0x31c>)
 8000348:	f001 fa30 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 800034c:	2200      	movs	r2, #0
 800034e:	2108      	movs	r1, #8
 8000350:	4845      	ldr	r0, [pc, #276]	@ (8000468 <display7SEG_13+0x31c>)
 8000352:	f001 fa2b 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	2110      	movs	r1, #16
 800035a:	4843      	ldr	r0, [pc, #268]	@ (8000468 <display7SEG_13+0x31c>)
 800035c:	f001 fa26 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_RESET);
 8000360:	2200      	movs	r2, #0
 8000362:	2120      	movs	r1, #32
 8000364:	4840      	ldr	r0, [pc, #256]	@ (8000468 <display7SEG_13+0x31c>)
 8000366:	f001 fa21 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	2140      	movs	r1, #64	@ 0x40
 800036e:	483e      	ldr	r0, [pc, #248]	@ (8000468 <display7SEG_13+0x31c>)
 8000370:	f001 fa1c 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000374:	e073      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 7){
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	2b07      	cmp	r3, #7
 800037a:	d123      	bne.n	80003c4 <display7SEG_13+0x278>
			  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 800037c:	2200      	movs	r2, #0
 800037e:	2101      	movs	r1, #1
 8000380:	4839      	ldr	r0, [pc, #228]	@ (8000468 <display7SEG_13+0x31c>)
 8000382:	f001 fa13 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 8000386:	2200      	movs	r2, #0
 8000388:	2102      	movs	r1, #2
 800038a:	4837      	ldr	r0, [pc, #220]	@ (8000468 <display7SEG_13+0x31c>)
 800038c:	f001 fa0e 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	2104      	movs	r1, #4
 8000394:	4834      	ldr	r0, [pc, #208]	@ (8000468 <display7SEG_13+0x31c>)
 8000396:	f001 fa09 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_SET);
 800039a:	2201      	movs	r2, #1
 800039c:	2108      	movs	r1, #8
 800039e:	4832      	ldr	r0, [pc, #200]	@ (8000468 <display7SEG_13+0x31c>)
 80003a0:	f001 fa04 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_SET);
 80003a4:	2201      	movs	r2, #1
 80003a6:	2110      	movs	r1, #16
 80003a8:	482f      	ldr	r0, [pc, #188]	@ (8000468 <display7SEG_13+0x31c>)
 80003aa:	f001 f9ff 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_SET);
 80003ae:	2201      	movs	r2, #1
 80003b0:	2120      	movs	r1, #32
 80003b2:	482d      	ldr	r0, [pc, #180]	@ (8000468 <display7SEG_13+0x31c>)
 80003b4:	f001 f9fa 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_SET);
 80003b8:	2201      	movs	r2, #1
 80003ba:	2140      	movs	r1, #64	@ 0x40
 80003bc:	482a      	ldr	r0, [pc, #168]	@ (8000468 <display7SEG_13+0x31c>)
 80003be:	f001 f9f5 	bl	80017ac <HAL_GPIO_WritePin>
}
 80003c2:	e04c      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 8){
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d123      	bne.n	8000412 <display7SEG_13+0x2c6>
			  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2101      	movs	r1, #1
 80003ce:	4826      	ldr	r0, [pc, #152]	@ (8000468 <display7SEG_13+0x31c>)
 80003d0:	f001 f9ec 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 80003d4:	2200      	movs	r2, #0
 80003d6:	2102      	movs	r1, #2
 80003d8:	4823      	ldr	r0, [pc, #140]	@ (8000468 <display7SEG_13+0x31c>)
 80003da:	f001 f9e7 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 80003de:	2200      	movs	r2, #0
 80003e0:	2104      	movs	r1, #4
 80003e2:	4821      	ldr	r0, [pc, #132]	@ (8000468 <display7SEG_13+0x31c>)
 80003e4:	f001 f9e2 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	2108      	movs	r1, #8
 80003ec:	481e      	ldr	r0, [pc, #120]	@ (8000468 <display7SEG_13+0x31c>)
 80003ee:	f001 f9dd 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2110      	movs	r1, #16
 80003f6:	481c      	ldr	r0, [pc, #112]	@ (8000468 <display7SEG_13+0x31c>)
 80003f8:	f001 f9d8 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2120      	movs	r1, #32
 8000400:	4819      	ldr	r0, [pc, #100]	@ (8000468 <display7SEG_13+0x31c>)
 8000402:	f001 f9d3 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2140      	movs	r1, #64	@ 0x40
 800040a:	4817      	ldr	r0, [pc, #92]	@ (8000468 <display7SEG_13+0x31c>)
 800040c:	f001 f9ce 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000410:	e025      	b.n	800045e <display7SEG_13+0x312>
	else if(number == 9){
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	2b09      	cmp	r3, #9
 8000416:	d122      	bne.n	800045e <display7SEG_13+0x312>
			  HAL_GPIO_WritePin(SEG13_A_GPIO_Port, SEG13_A_Pin, GPIO_PIN_RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	2101      	movs	r1, #1
 800041c:	4812      	ldr	r0, [pc, #72]	@ (8000468 <display7SEG_13+0x31c>)
 800041e:	f001 f9c5 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_B_GPIO_Port, SEG13_B_Pin, GPIO_PIN_RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	2102      	movs	r1, #2
 8000426:	4810      	ldr	r0, [pc, #64]	@ (8000468 <display7SEG_13+0x31c>)
 8000428:	f001 f9c0 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_C_GPIO_Port, SEG13_C_Pin, GPIO_PIN_RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2104      	movs	r1, #4
 8000430:	480d      	ldr	r0, [pc, #52]	@ (8000468 <display7SEG_13+0x31c>)
 8000432:	f001 f9bb 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_D_GPIO_Port, SEG13_D_Pin, GPIO_PIN_RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2108      	movs	r1, #8
 800043a:	480b      	ldr	r0, [pc, #44]	@ (8000468 <display7SEG_13+0x31c>)
 800043c:	f001 f9b6 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_E_GPIO_Port, SEG13_E_Pin, GPIO_PIN_SET);
 8000440:	2201      	movs	r2, #1
 8000442:	2110      	movs	r1, #16
 8000444:	4808      	ldr	r0, [pc, #32]	@ (8000468 <display7SEG_13+0x31c>)
 8000446:	f001 f9b1 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_F_GPIO_Port, SEG13_F_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2120      	movs	r1, #32
 800044e:	4806      	ldr	r0, [pc, #24]	@ (8000468 <display7SEG_13+0x31c>)
 8000450:	f001 f9ac 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG13_G_GPIO_Port, SEG13_G_Pin, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	2140      	movs	r1, #64	@ 0x40
 8000458:	4803      	ldr	r0, [pc, #12]	@ (8000468 <display7SEG_13+0x31c>)
 800045a:	f001 f9a7 	bl	80017ac <HAL_GPIO_WritePin>
}
 800045e:	bf00      	nop
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40010800 	.word	0x40010800

0800046c <display7SEG_24>:

void display7SEG_24(int number){
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
	if(number == 0){
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d129      	bne.n	80004ce <display7SEG_24+0x62>
		/*Number 0 */
		HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	2180      	movs	r1, #128	@ 0x80
 800047e:	48c8      	ldr	r0, [pc, #800]	@ (80007a0 <display7SEG_24+0x334>)
 8000480:	f001 f994 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800048a:	48c5      	ldr	r0, [pc, #788]	@ (80007a0 <display7SEG_24+0x334>)
 800048c:	f001 f98e 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000496:	48c2      	ldr	r0, [pc, #776]	@ (80007a0 <display7SEG_24+0x334>)
 8000498:	f001 f988 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004a2:	48bf      	ldr	r0, [pc, #764]	@ (80007a0 <display7SEG_24+0x334>)
 80004a4:	f001 f982 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80004ae:	48bc      	ldr	r0, [pc, #752]	@ (80007a0 <display7SEG_24+0x334>)
 80004b0:	f001 f97c 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004ba:	48b9      	ldr	r0, [pc, #740]	@ (80007a0 <display7SEG_24+0x334>)
 80004bc:	f001 f976 	bl	80017ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_SET);
 80004c0:	2201      	movs	r2, #1
 80004c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004c6:	48b6      	ldr	r0, [pc, #728]	@ (80007a0 <display7SEG_24+0x334>)
 80004c8:	f001 f970 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
	}
	else{
		/*This is fault in number value > 9 || number value < 0*/
	}
}
 80004cc:	e196      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 1){
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d129      	bne.n	8000528 <display7SEG_24+0xbc>
		  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_SET);
 80004d4:	2201      	movs	r2, #1
 80004d6:	2180      	movs	r1, #128	@ 0x80
 80004d8:	48b1      	ldr	r0, [pc, #708]	@ (80007a0 <display7SEG_24+0x334>)
 80004da:	f001 f967 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004e4:	48ae      	ldr	r0, [pc, #696]	@ (80007a0 <display7SEG_24+0x334>)
 80004e6:	f001 f961 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004f0:	48ab      	ldr	r0, [pc, #684]	@ (80007a0 <display7SEG_24+0x334>)
 80004f2:	f001 f95b 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_SET);
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004fc:	48a8      	ldr	r0, [pc, #672]	@ (80007a0 <display7SEG_24+0x334>)
 80004fe:	f001 f955 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_SET);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000508:	48a5      	ldr	r0, [pc, #660]	@ (80007a0 <display7SEG_24+0x334>)
 800050a:	f001 f94f 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000514:	48a2      	ldr	r0, [pc, #648]	@ (80007a0 <display7SEG_24+0x334>)
 8000516:	f001 f949 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_SET);
 800051a:	2201      	movs	r2, #1
 800051c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000520:	489f      	ldr	r0, [pc, #636]	@ (80007a0 <display7SEG_24+0x334>)
 8000522:	f001 f943 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000526:	e169      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 2){
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b02      	cmp	r3, #2
 800052c:	d129      	bne.n	8000582 <display7SEG_24+0x116>
		  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2180      	movs	r1, #128	@ 0x80
 8000532:	489b      	ldr	r0, [pc, #620]	@ (80007a0 <display7SEG_24+0x334>)
 8000534:	f001 f93a 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800053e:	4898      	ldr	r0, [pc, #608]	@ (80007a0 <display7SEG_24+0x334>)
 8000540:	f001 f934 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800054a:	4895      	ldr	r0, [pc, #596]	@ (80007a0 <display7SEG_24+0x334>)
 800054c:	f001 f92e 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000556:	4892      	ldr	r0, [pc, #584]	@ (80007a0 <display7SEG_24+0x334>)
 8000558:	f001 f928 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000562:	488f      	ldr	r0, [pc, #572]	@ (80007a0 <display7SEG_24+0x334>)
 8000564:	f001 f922 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_SET);
 8000568:	2201      	movs	r2, #1
 800056a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800056e:	488c      	ldr	r0, [pc, #560]	@ (80007a0 <display7SEG_24+0x334>)
 8000570:	f001 f91c 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 8000574:	2200      	movs	r2, #0
 8000576:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057a:	4889      	ldr	r0, [pc, #548]	@ (80007a0 <display7SEG_24+0x334>)
 800057c:	f001 f916 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000580:	e13c      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 3){
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2b03      	cmp	r3, #3
 8000586:	d129      	bne.n	80005dc <display7SEG_24+0x170>
			  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	2180      	movs	r1, #128	@ 0x80
 800058c:	4884      	ldr	r0, [pc, #528]	@ (80007a0 <display7SEG_24+0x334>)
 800058e:	f001 f90d 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000598:	4881      	ldr	r0, [pc, #516]	@ (80007a0 <display7SEG_24+0x334>)
 800059a:	f001 f907 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005a4:	487e      	ldr	r0, [pc, #504]	@ (80007a0 <display7SEG_24+0x334>)
 80005a6:	f001 f901 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005b0:	487b      	ldr	r0, [pc, #492]	@ (80007a0 <display7SEG_24+0x334>)
 80005b2:	f001 f8fb 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_SET);
 80005b6:	2201      	movs	r2, #1
 80005b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005bc:	4878      	ldr	r0, [pc, #480]	@ (80007a0 <display7SEG_24+0x334>)
 80005be:	f001 f8f5 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_SET);
 80005c2:	2201      	movs	r2, #1
 80005c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005c8:	4875      	ldr	r0, [pc, #468]	@ (80007a0 <display7SEG_24+0x334>)
 80005ca:	f001 f8ef 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d4:	4872      	ldr	r0, [pc, #456]	@ (80007a0 <display7SEG_24+0x334>)
 80005d6:	f001 f8e9 	bl	80017ac <HAL_GPIO_WritePin>
}
 80005da:	e10f      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 4){
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b04      	cmp	r3, #4
 80005e0:	d129      	bne.n	8000636 <display7SEG_24+0x1ca>
			  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_SET);
 80005e2:	2201      	movs	r2, #1
 80005e4:	2180      	movs	r1, #128	@ 0x80
 80005e6:	486e      	ldr	r0, [pc, #440]	@ (80007a0 <display7SEG_24+0x334>)
 80005e8:	f001 f8e0 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f2:	486b      	ldr	r0, [pc, #428]	@ (80007a0 <display7SEG_24+0x334>)
 80005f4:	f001 f8da 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005fe:	4868      	ldr	r0, [pc, #416]	@ (80007a0 <display7SEG_24+0x334>)
 8000600:	f001 f8d4 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800060a:	4865      	ldr	r0, [pc, #404]	@ (80007a0 <display7SEG_24+0x334>)
 800060c:	f001 f8ce 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_SET);
 8000610:	2201      	movs	r2, #1
 8000612:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000616:	4862      	ldr	r0, [pc, #392]	@ (80007a0 <display7SEG_24+0x334>)
 8000618:	f001 f8c8 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000622:	485f      	ldr	r0, [pc, #380]	@ (80007a0 <display7SEG_24+0x334>)
 8000624:	f001 f8c2 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800062e:	485c      	ldr	r0, [pc, #368]	@ (80007a0 <display7SEG_24+0x334>)
 8000630:	f001 f8bc 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000634:	e0e2      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 5){
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2b05      	cmp	r3, #5
 800063a:	d129      	bne.n	8000690 <display7SEG_24+0x224>
		  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2180      	movs	r1, #128	@ 0x80
 8000640:	4857      	ldr	r0, [pc, #348]	@ (80007a0 <display7SEG_24+0x334>)
 8000642:	f001 f8b3 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800064c:	4854      	ldr	r0, [pc, #336]	@ (80007a0 <display7SEG_24+0x334>)
 800064e:	f001 f8ad 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000658:	4851      	ldr	r0, [pc, #324]	@ (80007a0 <display7SEG_24+0x334>)
 800065a:	f001 f8a7 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000664:	484e      	ldr	r0, [pc, #312]	@ (80007a0 <display7SEG_24+0x334>)
 8000666:	f001 f8a1 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_SET);
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000670:	484b      	ldr	r0, [pc, #300]	@ (80007a0 <display7SEG_24+0x334>)
 8000672:	f001 f89b 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800067c:	4848      	ldr	r0, [pc, #288]	@ (80007a0 <display7SEG_24+0x334>)
 800067e:	f001 f895 	bl	80017ac <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000688:	4845      	ldr	r0, [pc, #276]	@ (80007a0 <display7SEG_24+0x334>)
 800068a:	f001 f88f 	bl	80017ac <HAL_GPIO_WritePin>
}
 800068e:	e0b5      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 6){
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b06      	cmp	r3, #6
 8000694:	d129      	bne.n	80006ea <display7SEG_24+0x27e>
			  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 8000696:	2200      	movs	r2, #0
 8000698:	2180      	movs	r1, #128	@ 0x80
 800069a:	4841      	ldr	r0, [pc, #260]	@ (80007a0 <display7SEG_24+0x334>)
 800069c:	f001 f886 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006a6:	483e      	ldr	r0, [pc, #248]	@ (80007a0 <display7SEG_24+0x334>)
 80006a8:	f001 f880 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006b2:	483b      	ldr	r0, [pc, #236]	@ (80007a0 <display7SEG_24+0x334>)
 80006b4:	f001 f87a 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 80006b8:	2200      	movs	r2, #0
 80006ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006be:	4838      	ldr	r0, [pc, #224]	@ (80007a0 <display7SEG_24+0x334>)
 80006c0:	f001 f874 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006ca:	4835      	ldr	r0, [pc, #212]	@ (80007a0 <display7SEG_24+0x334>)
 80006cc:	f001 f86e 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006d6:	4832      	ldr	r0, [pc, #200]	@ (80007a0 <display7SEG_24+0x334>)
 80006d8:	f001 f868 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 80006dc:	2200      	movs	r2, #0
 80006de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006e2:	482f      	ldr	r0, [pc, #188]	@ (80007a0 <display7SEG_24+0x334>)
 80006e4:	f001 f862 	bl	80017ac <HAL_GPIO_WritePin>
}
 80006e8:	e088      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 7){
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b07      	cmp	r3, #7
 80006ee:	d129      	bne.n	8000744 <display7SEG_24+0x2d8>
			  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2180      	movs	r1, #128	@ 0x80
 80006f4:	482a      	ldr	r0, [pc, #168]	@ (80007a0 <display7SEG_24+0x334>)
 80006f6:	f001 f859 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000700:	4827      	ldr	r0, [pc, #156]	@ (80007a0 <display7SEG_24+0x334>)
 8000702:	f001 f853 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800070c:	4824      	ldr	r0, [pc, #144]	@ (80007a0 <display7SEG_24+0x334>)
 800070e:	f001 f84d 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000718:	4821      	ldr	r0, [pc, #132]	@ (80007a0 <display7SEG_24+0x334>)
 800071a:	f001 f847 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_SET);
 800071e:	2201      	movs	r2, #1
 8000720:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000724:	481e      	ldr	r0, [pc, #120]	@ (80007a0 <display7SEG_24+0x334>)
 8000726:	f001 f841 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_SET);
 800072a:	2201      	movs	r2, #1
 800072c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000730:	481b      	ldr	r0, [pc, #108]	@ (80007a0 <display7SEG_24+0x334>)
 8000732:	f001 f83b 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800073c:	4818      	ldr	r0, [pc, #96]	@ (80007a0 <display7SEG_24+0x334>)
 800073e:	f001 f835 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000742:	e05b      	b.n	80007fc <display7SEG_24+0x390>
	else if(number == 8){
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2b08      	cmp	r3, #8
 8000748:	d12c      	bne.n	80007a4 <display7SEG_24+0x338>
			  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	2180      	movs	r1, #128	@ 0x80
 800074e:	4814      	ldr	r0, [pc, #80]	@ (80007a0 <display7SEG_24+0x334>)
 8000750:	f001 f82c 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800075a:	4811      	ldr	r0, [pc, #68]	@ (80007a0 <display7SEG_24+0x334>)
 800075c:	f001 f826 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000766:	480e      	ldr	r0, [pc, #56]	@ (80007a0 <display7SEG_24+0x334>)
 8000768:	f001 f820 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000772:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <display7SEG_24+0x334>)
 8000774:	f001 f81a 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_RESET);
 8000778:	2200      	movs	r2, #0
 800077a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800077e:	4808      	ldr	r0, [pc, #32]	@ (80007a0 <display7SEG_24+0x334>)
 8000780:	f001 f814 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800078a:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <display7SEG_24+0x334>)
 800078c:	f001 f80e 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000796:	4802      	ldr	r0, [pc, #8]	@ (80007a0 <display7SEG_24+0x334>)
 8000798:	f001 f808 	bl	80017ac <HAL_GPIO_WritePin>
}
 800079c:	e02e      	b.n	80007fc <display7SEG_24+0x390>
 800079e:	bf00      	nop
 80007a0:	40010800 	.word	0x40010800
	else if(number == 9){
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b09      	cmp	r3, #9
 80007a8:	d128      	bne.n	80007fc <display7SEG_24+0x390>
			  HAL_GPIO_WritePin(SEG24_A_GPIO_Port, SEG24_A_Pin, GPIO_PIN_RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2180      	movs	r1, #128	@ 0x80
 80007ae:	4815      	ldr	r0, [pc, #84]	@ (8000804 <display7SEG_24+0x398>)
 80007b0:	f000 fffc 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_B_GPIO_Port, SEG24_B_Pin, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007ba:	4812      	ldr	r0, [pc, #72]	@ (8000804 <display7SEG_24+0x398>)
 80007bc:	f000 fff6 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_C_GPIO_Port, SEG24_C_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007c6:	480f      	ldr	r0, [pc, #60]	@ (8000804 <display7SEG_24+0x398>)
 80007c8:	f000 fff0 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_D_GPIO_Port, SEG24_D_Pin, GPIO_PIN_RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007d2:	480c      	ldr	r0, [pc, #48]	@ (8000804 <display7SEG_24+0x398>)
 80007d4:	f000 ffea 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_E_GPIO_Port, SEG24_E_Pin, GPIO_PIN_SET);
 80007d8:	2201      	movs	r2, #1
 80007da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007de:	4809      	ldr	r0, [pc, #36]	@ (8000804 <display7SEG_24+0x398>)
 80007e0:	f000 ffe4 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_F_GPIO_Port, SEG24_F_Pin, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007ea:	4806      	ldr	r0, [pc, #24]	@ (8000804 <display7SEG_24+0x398>)
 80007ec:	f000 ffde 	bl	80017ac <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(SEG24_G_GPIO_Port, SEG24_G_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007f6:	4803      	ldr	r0, [pc, #12]	@ (8000804 <display7SEG_24+0x398>)
 80007f8:	f000 ffd8 	bl	80017ac <HAL_GPIO_WritePin>
}
 80007fc:	bf00      	nop
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40010800 	.word	0x40010800

08000808 <run7Seg>:

void run7Seg(void){
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
	display7SEG_13(Led13_Count);
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <run7Seg+0x1c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff fc9b 	bl	800014c <display7SEG_13>
	display7SEG_24(Led24_Count);
 8000816:	4b04      	ldr	r3, [pc, #16]	@ (8000828 <run7Seg+0x20>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff fe26 	bl	800046c <display7SEG_24>
}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000000 	.word	0x20000000
 8000828:	20000004 	.word	0x20000004

0800082c <doRedGreen_Traffic>:
int Led13_Count = 5;
int Led24_Count = 3;

int state = RED_GREEN_STATE;

void doRedGreen_Traffic(void){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED13_RED_GPIO_Port, LED13_RED_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2108      	movs	r1, #8
 8000834:	480f      	ldr	r0, [pc, #60]	@ (8000874 <doRedGreen_Traffic+0x48>)
 8000836:	f000 ffb9 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED24_GREEN_GPIO_Port, LED24_GREEN_Pin, GPIO_PIN_SET);
 800083a:	2201      	movs	r2, #1
 800083c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000840:	480c      	ldr	r0, [pc, #48]	@ (8000874 <doRedGreen_Traffic+0x48>)
 8000842:	f000 ffb3 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED13_GREEN_GPIO_Port, LED13_GREEN_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2120      	movs	r1, #32
 800084a:	480a      	ldr	r0, [pc, #40]	@ (8000874 <doRedGreen_Traffic+0x48>)
 800084c:	f000 ffae 	bl	80017ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED13_YELLOW_GPIO_Port, LED13_YELLOW_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	2110      	movs	r1, #16
 8000854:	4807      	ldr	r0, [pc, #28]	@ (8000874 <doRedGreen_Traffic+0x48>)
 8000856:	f000 ffa9 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED24_RED_GPIO_Port, LED24_RED_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2140      	movs	r1, #64	@ 0x40
 800085e:	4805      	ldr	r0, [pc, #20]	@ (8000874 <doRedGreen_Traffic+0x48>)
 8000860:	f000 ffa4 	bl	80017ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED24_YELLOW_GPIO_Port, LED24_YELLOW_Pin, GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	2180      	movs	r1, #128	@ 0x80
 8000868:	4802      	ldr	r0, [pc, #8]	@ (8000874 <doRedGreen_Traffic+0x48>)
 800086a:	f000 ff9f 	bl	80017ac <HAL_GPIO_WritePin>
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40010c00 	.word	0x40010c00

08000878 <doRedYellow_Traffic>:

void doRedYellow_Traffic(void){
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED24_GREEN_GPIO_Port, LED24_GREEN_Pin, GPIO_PIN_RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <doRedYellow_Traffic+0x20>)
 8000884:	f000 ff92 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED24_YELLOW_GPIO_Port, LED24_YELLOW_Pin, GPIO_PIN_SET);
 8000888:	2201      	movs	r2, #1
 800088a:	2180      	movs	r1, #128	@ 0x80
 800088c:	4802      	ldr	r0, [pc, #8]	@ (8000898 <doRedYellow_Traffic+0x20>)
 800088e:	f000 ff8d 	bl	80017ac <HAL_GPIO_WritePin>
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40010c00 	.word	0x40010c00

0800089c <doGreenRed_Traffic>:

void doGreenRed_Traffic(void){
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED13_RED_GPIO_Port, LED13_RED_Pin, GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2108      	movs	r1, #8
 80008a4:	4809      	ldr	r0, [pc, #36]	@ (80008cc <doGreenRed_Traffic+0x30>)
 80008a6:	f000 ff81 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED24_YELLOW_GPIO_Port, LED24_YELLOW_Pin, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2180      	movs	r1, #128	@ 0x80
 80008ae:	4807      	ldr	r0, [pc, #28]	@ (80008cc <doGreenRed_Traffic+0x30>)
 80008b0:	f000 ff7c 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED24_RED_GPIO_Port, LED24_RED_Pin, GPIO_PIN_SET);
 80008b4:	2201      	movs	r2, #1
 80008b6:	2140      	movs	r1, #64	@ 0x40
 80008b8:	4804      	ldr	r0, [pc, #16]	@ (80008cc <doGreenRed_Traffic+0x30>)
 80008ba:	f000 ff77 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED13_GREEN_GPIO_Port, LED13_GREEN_Pin, GPIO_PIN_SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	2120      	movs	r1, #32
 80008c2:	4802      	ldr	r0, [pc, #8]	@ (80008cc <doGreenRed_Traffic+0x30>)
 80008c4:	f000 ff72 	bl	80017ac <HAL_GPIO_WritePin>
}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40010c00 	.word	0x40010c00

080008d0 <doYellowRed_Traffic>:

void doYellowRed_Traffic(void){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED13_GREEN_GPIO_Port, LED13_GREEN_Pin, GPIO_PIN_RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2120      	movs	r1, #32
 80008d8:	4807      	ldr	r0, [pc, #28]	@ (80008f8 <doYellowRed_Traffic+0x28>)
 80008da:	f000 ff67 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED13_YELLOW_GPIO_Port, LED13_YELLOW_Pin, GPIO_PIN_SET);
 80008de:	2201      	movs	r2, #1
 80008e0:	2110      	movs	r1, #16
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <doYellowRed_Traffic+0x28>)
 80008e4:	f000 ff62 	bl	80017ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED24_RED_GPIO_Port, LED24_RED_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	2140      	movs	r1, #64	@ 0x40
 80008ec:	4802      	ldr	r0, [pc, #8]	@ (80008f8 <doYellowRed_Traffic+0x28>)
 80008ee:	f000 ff5d 	bl	80017ac <HAL_GPIO_WritePin>
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40010c00 	.word	0x40010c00

080008fc <runLed>:

void runLed(void){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
	if(state == RED_GREEN_STATE){
 8000900:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <runLed+0x40>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d102      	bne.n	800090e <runLed+0x12>
		doRedGreen_Traffic();
 8000908:	f7ff ff90 	bl	800082c <doRedGreen_Traffic>
		doYellowRed_Traffic();
	}
	else{
		/*This is fault state*/
	}
}
 800090c:	e013      	b.n	8000936 <runLed+0x3a>
	else if(state == RED_YELLOW_STATE){
 800090e:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <runLed+0x40>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2b01      	cmp	r3, #1
 8000914:	d102      	bne.n	800091c <runLed+0x20>
		doRedYellow_Traffic();
 8000916:	f7ff ffaf 	bl	8000878 <doRedYellow_Traffic>
}
 800091a:	e00c      	b.n	8000936 <runLed+0x3a>
	else if(state == GREEN_RED_STATE){
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <runLed+0x40>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b02      	cmp	r3, #2
 8000922:	d102      	bne.n	800092a <runLed+0x2e>
		doGreenRed_Traffic();
 8000924:	f7ff ffba 	bl	800089c <doGreenRed_Traffic>
}
 8000928:	e005      	b.n	8000936 <runLed+0x3a>
	else if(state == YELLOW_RED_STATE){
 800092a:	4b04      	ldr	r3, [pc, #16]	@ (800093c <runLed+0x40>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2b03      	cmp	r3, #3
 8000930:	d101      	bne.n	8000936 <runLed+0x3a>
		doYellowRed_Traffic();
 8000932:	f7ff ffcd 	bl	80008d0 <doYellowRed_Traffic>
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000084 	.word	0x20000084

08000940 <runTraffic>:

void runTraffic(void){
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
	Led13_Count--;
 8000944:	4b2b      	ldr	r3, [pc, #172]	@ (80009f4 <runTraffic+0xb4>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	3b01      	subs	r3, #1
 800094a:	4a2a      	ldr	r2, [pc, #168]	@ (80009f4 <runTraffic+0xb4>)
 800094c:	6013      	str	r3, [r2, #0]
	Led24_Count--;
 800094e:	4b2a      	ldr	r3, [pc, #168]	@ (80009f8 <runTraffic+0xb8>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	3b01      	subs	r3, #1
 8000954:	4a28      	ldr	r2, [pc, #160]	@ (80009f8 <runTraffic+0xb8>)
 8000956:	6013      	str	r3, [r2, #0]

	if(Led13_Count == 2 && Led24_Count == 0){
 8000958:	4b26      	ldr	r3, [pc, #152]	@ (80009f4 <runTraffic+0xb4>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b02      	cmp	r3, #2
 800095e:	d10a      	bne.n	8000976 <runTraffic+0x36>
 8000960:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <runTraffic+0xb8>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d106      	bne.n	8000976 <runTraffic+0x36>
		Led24_Count = 2;
 8000968:	4b23      	ldr	r3, [pc, #140]	@ (80009f8 <runTraffic+0xb8>)
 800096a:	2202      	movs	r2, #2
 800096c:	601a      	str	r2, [r3, #0]
		state = RED_YELLOW_STATE;
 800096e:	4b23      	ldr	r3, [pc, #140]	@ (80009fc <runTraffic+0xbc>)
 8000970:	2201      	movs	r2, #1
 8000972:	601a      	str	r2, [r3, #0]

		return;
 8000974:	e03a      	b.n	80009ec <runTraffic+0xac>
	}

	if(Led13_Count == 0 && Led24_Count == 0&& state == RED_YELLOW_STATE){
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <runTraffic+0xb4>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d111      	bne.n	80009a2 <runTraffic+0x62>
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <runTraffic+0xb8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d10d      	bne.n	80009a2 <runTraffic+0x62>
 8000986:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <runTraffic+0xbc>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d109      	bne.n	80009a2 <runTraffic+0x62>
		Led13_Count = 3;
 800098e:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <runTraffic+0xb4>)
 8000990:	2203      	movs	r2, #3
 8000992:	601a      	str	r2, [r3, #0]
		Led24_Count = 5;
 8000994:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <runTraffic+0xb8>)
 8000996:	2205      	movs	r2, #5
 8000998:	601a      	str	r2, [r3, #0]
		state = GREEN_RED_STATE;
 800099a:	4b18      	ldr	r3, [pc, #96]	@ (80009fc <runTraffic+0xbc>)
 800099c:	2202      	movs	r2, #2
 800099e:	601a      	str	r2, [r3, #0]

		return;
 80009a0:	e024      	b.n	80009ec <runTraffic+0xac>
	}

	if(Led24_Count == 2 && Led13_Count == 0){
 80009a2:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <runTraffic+0xb8>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d10a      	bne.n	80009c0 <runTraffic+0x80>
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <runTraffic+0xb4>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d106      	bne.n	80009c0 <runTraffic+0x80>
		state = YELLOW_RED_STATE;
 80009b2:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <runTraffic+0xbc>)
 80009b4:	2203      	movs	r2, #3
 80009b6:	601a      	str	r2, [r3, #0]
		Led13_Count = 2;
 80009b8:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <runTraffic+0xb4>)
 80009ba:	2202      	movs	r2, #2
 80009bc:	601a      	str	r2, [r3, #0]

		return;
 80009be:	e015      	b.n	80009ec <runTraffic+0xac>
	}

	if(Led13_Count == 0 && Led24_Count == 0&& state == YELLOW_RED_STATE){
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <runTraffic+0xb4>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d111      	bne.n	80009ec <runTraffic+0xac>
 80009c8:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <runTraffic+0xb8>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d10d      	bne.n	80009ec <runTraffic+0xac>
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <runTraffic+0xbc>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	d109      	bne.n	80009ec <runTraffic+0xac>
		Led13_Count = 5;
 80009d8:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <runTraffic+0xb4>)
 80009da:	2205      	movs	r2, #5
 80009dc:	601a      	str	r2, [r3, #0]
		Led24_Count = 3;
 80009de:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <runTraffic+0xb8>)
 80009e0:	2203      	movs	r2, #3
 80009e2:	601a      	str	r2, [r3, #0]
		state = RED_GREEN_STATE;
 80009e4:	4b05      	ldr	r3, [pc, #20]	@ (80009fc <runTraffic+0xbc>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]

		return;
 80009ea:	bf00      	nop
	}
}
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bc80      	pop	{r7}
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	20000000 	.word	0x20000000
 80009f8:	20000004 	.word	0x20000004
 80009fc:	20000084 	.word	0x20000084

08000a00 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000a08:	f000 fa3e 	bl	8000e88 <SCH_Update>
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a18:	f000 fbdc 	bl	80011d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1c:	f000 f82a 	bl	8000a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a20:	f000 f8b0 	bl	8000b84 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a24:	f000 f862 	bl	8000aec <MX_TIM2_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //__HAL_RCC_GPIOB_CLK_ENABLE();

  SCH_Init();
 8000a28:	f000 f928 	bl	8000c7c <SCH_Init>

  SCH_Add_Task(runLed, 0, 500, 0);
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000a32:	2100      	movs	r1, #0
 8000a34:	480b      	ldr	r0, [pc, #44]	@ (8000a64 <main+0x50>)
 8000a36:	f000 f93b 	bl	8000cb0 <SCH_Add_Task>
  SCH_Add_Task(run7Seg, 0, 500, 0);
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000a40:	2100      	movs	r1, #0
 8000a42:	4809      	ldr	r0, [pc, #36]	@ (8000a68 <main+0x54>)
 8000a44:	f000 f934 	bl	8000cb0 <SCH_Add_Task>
  SCH_Add_Task(runTraffic, 1000, 1000, 0);
 8000a48:	2300      	movs	r3, #0
 8000a4a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a4e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a52:	4806      	ldr	r0, [pc, #24]	@ (8000a6c <main+0x58>)
 8000a54:	f000 f92c 	bl	8000cb0 <SCH_Add_Task>
  //get_List();

  HAL_TIM_Base_Start_IT(&htim2);
 8000a58:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <main+0x5c>)
 8000a5a:	f001 faed 	bl	8002038 <HAL_TIM_Base_Start_IT>
  while (1)
  {
	 SCH_Dispatch_Task();
 8000a5e:	f000 fa39 	bl	8000ed4 <SCH_Dispatch_Task>
 8000a62:	e7fc      	b.n	8000a5e <main+0x4a>
 8000a64:	080008fd 	.word	0x080008fd
 8000a68:	08000809 	.word	0x08000809
 8000a6c:	08000941 	.word	0x08000941
 8000a70:	20000094 	.word	0x20000094

08000a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b090      	sub	sp, #64	@ 0x40
 8000a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7a:	f107 0318 	add.w	r3, r7, #24
 8000a7e:	2228      	movs	r2, #40	@ 0x28
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f001 ff22 	bl	80028cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]
 8000a92:	60da      	str	r2, [r3, #12]
 8000a94:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a96:	2302      	movs	r3, #2
 8000a98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a9e:	2310      	movs	r3, #16
 8000aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa6:	f107 0318 	add.w	r3, r7, #24
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fe96 	bl	80017dc <HAL_RCC_OscConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ab6:	f000 f8bb 	bl	8000c30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aba:	230f      	movs	r3, #15
 8000abc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f001 f904 	bl	8001ce0 <HAL_RCC_ClockConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ade:	f000 f8a7 	bl	8000c30 <Error_Handler>
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3740      	adds	r7, #64	@ 0x40
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
	...

08000aec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000af2:	f107 0308 	add.w	r3, r7, #8
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b00:	463b      	mov	r3, r7
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b08:	4b1d      	ldr	r3, [pc, #116]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b12:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000b16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000b1e:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b20:	2209      	movs	r2, #9
 8000b22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b24:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b2a:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b30:	4813      	ldr	r0, [pc, #76]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b32:	f001 fa31 	bl	8001f98 <HAL_TIM_Base_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b3c:	f000 f878 	bl	8000c30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b46:	f107 0308 	add.w	r3, r7, #8
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	480c      	ldr	r0, [pc, #48]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b4e:	f001 fbaf 	bl	80022b0 <HAL_TIM_ConfigClockSource>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b58:	f000 f86a 	bl	8000c30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b60:	2300      	movs	r3, #0
 8000b62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b64:	463b      	mov	r3, r7
 8000b66:	4619      	mov	r1, r3
 8000b68:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_TIM2_Init+0x94>)
 8000b6a:	f001 fd87 	bl	800267c <HAL_TIMEx_MasterConfigSynchronization>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b74:	f000 f85c 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	3718      	adds	r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000094 	.word	0x20000094

08000b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8a:	f107 0308 	add.w	r3, r7, #8
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b98:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <MX_GPIO_Init+0xa0>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a21      	ldr	r2, [pc, #132]	@ (8000c24 <MX_GPIO_Init+0xa0>)
 8000b9e:	f043 0304 	orr.w	r3, r3, #4
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c24 <MX_GPIO_Init+0xa0>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0304 	and.w	r3, r3, #4
 8000bac:	607b      	str	r3, [r7, #4]
 8000bae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <MX_GPIO_Init+0xa0>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c24 <MX_GPIO_Init+0xa0>)
 8000bb6:	f043 0308 	orr.w	r3, r3, #8
 8000bba:	6193      	str	r3, [r2, #24]
 8000bbc:	4b19      	ldr	r3, [pc, #100]	@ (8000c24 <MX_GPIO_Init+0xa0>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	f003 0308 	and.w	r3, r3, #8
 8000bc4:	603b      	str	r3, [r7, #0]
 8000bc6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG13_A_Pin|SEG13_B_Pin|SEG13_C_Pin|SEG13_D_Pin
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8000bce:	4816      	ldr	r0, [pc, #88]	@ (8000c28 <MX_GPIO_Init+0xa4>)
 8000bd0:	f000 fdec 	bl	80017ac <HAL_GPIO_WritePin>
                          |SEG13_E_Pin|SEG13_F_Pin|SEG13_G_Pin|SEG24_A_Pin
                          |SEG24_B_Pin|SEG24_C_Pin|SEG24_D_Pin|SEG24_E_Pin
                          |SEG24_F_Pin|SEG24_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED13_RED_Pin|LED13_YELLOW_Pin|LED13_GREEN_Pin|LED24_RED_Pin
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 8000bda:	4814      	ldr	r0, [pc, #80]	@ (8000c2c <MX_GPIO_Init+0xa8>)
 8000bdc:	f000 fde6 	bl	80017ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG13_A_Pin SEG13_B_Pin SEG13_C_Pin SEG13_D_Pin
                           SEG13_E_Pin SEG13_F_Pin SEG13_G_Pin SEG24_A_Pin
                           SEG24_B_Pin SEG24_C_Pin SEG24_D_Pin SEG24_E_Pin
                           SEG24_F_Pin SEG24_G_Pin */
  GPIO_InitStruct.Pin = SEG13_A_Pin|SEG13_B_Pin|SEG13_C_Pin|SEG13_D_Pin
 8000be0:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000be4:	60bb      	str	r3, [r7, #8]
                          |SEG13_E_Pin|SEG13_F_Pin|SEG13_G_Pin|SEG24_A_Pin
                          |SEG24_B_Pin|SEG24_C_Pin|SEG24_D_Pin|SEG24_E_Pin
                          |SEG24_F_Pin|SEG24_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be6:	2301      	movs	r3, #1
 8000be8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <MX_GPIO_Init+0xa4>)
 8000bfa:	f000 fc5b 	bl	80014b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_RED_Pin LED13_YELLOW_Pin LED13_GREEN_Pin LED24_RED_Pin
                           LED24_YELLOW_Pin LED24_GREEN_Pin */
  GPIO_InitStruct.Pin = LED13_RED_Pin|LED13_YELLOW_Pin|LED13_GREEN_Pin|LED24_RED_Pin
 8000bfe:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8000c02:	60bb      	str	r3, [r7, #8]
                          |LED24_YELLOW_Pin|LED24_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c10:	f107 0308 	add.w	r3, r7, #8
 8000c14:	4619      	mov	r1, r3
 8000c16:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <MX_GPIO_Init+0xa8>)
 8000c18:	f000 fc4c 	bl	80014b4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c1c:	bf00      	nop
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010800 	.word	0x40010800
 8000c2c:	40010c00 	.word	0x40010c00

08000c30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c34:	b672      	cpsid	i
}
 8000c36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <Error_Handler+0x8>

08000c3c <createTaskNode>:
Node_t* taskList;
int size_list;

int arr[20] = {0};

Node_t* createTaskNode(void(*pTask)(void),uint32_t Delay, uint32_t Period, uint32_t RunMe){
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
 8000c48:	603b      	str	r3, [r7, #0]
	Node_t* new_node = (Node_t*)malloc(sizeof(Node_t));
 8000c4a:	2014      	movs	r0, #20
 8000c4c:	f001 fd80 	bl	8002750 <malloc>
 8000c50:	4603      	mov	r3, r0
 8000c52:	617b      	str	r3, [r7, #20]

	new_node->Task.pTask = pTask;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	601a      	str	r2, [r3, #0]
	new_node->Task.Delay = Delay;
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	605a      	str	r2, [r3, #4]
	new_node->Task.Period = Period;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	609a      	str	r2, [r3, #8]
	new_node->Task.RunMe = RunMe;
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	683a      	ldr	r2, [r7, #0]
 8000c6a:	60da      	str	r2, [r3, #12]
	//new_node->Task.TaskId = -1;

	new_node->next = NULL;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]

	return new_node;
 8000c72:	697b      	ldr	r3, [r7, #20]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3718      	adds	r7, #24
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <SCH_Init>:

void SCH_Init(void){
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
	size_list = 0;
 8000c80:	4b07      	ldr	r3, [pc, #28]	@ (8000ca0 <SCH_Init+0x24>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
	taskList = NULL;
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <SCH_Init+0x28>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]

	Error_code_G = 0;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <SCH_Init+0x2c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]

	Task_Index = 0;
 8000c92:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <SCH_Init+0x30>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr
 8000ca0:	200000e4 	.word	0x200000e4
 8000ca4:	200000e0 	.word	0x200000e0
 8000ca8:	20000088 	.word	0x20000088
 8000cac:	200000dc 	.word	0x200000dc

08000cb0 <SCH_Add_Task>:

void SCH_Add_Task(void(*pTask)(void), uint32_t Delay, uint32_t Period, uint32_t RunMe){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
 8000cbc:	603b      	str	r3, [r7, #0]
//	if(size_list >= MAX_SCHEDULE_TASK){
//		Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
//		return;
//	}
	Node_t* tmp_node = taskList;
 8000cbe:	4b37      	ldr	r3, [pc, #220]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	61fb      	str	r3, [r7, #28]
	Node_t* prev_node = NULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
	Node_t* new_node = createTaskNode(pTask, Delay / TIMER_CYCLE, Period / TIMER_CYCLE, RunMe);
 8000cc8:	4b35      	ldr	r3, [pc, #212]	@ (8000da0 <SCH_Add_Task+0xf0>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8000cd4:	4b32      	ldr	r3, [pc, #200]	@ (8000da0 <SCH_Add_Task+0xf0>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	68f8      	ldr	r0, [r7, #12]
 8000ce4:	f7ff ffaa 	bl	8000c3c <createTaskNode>
 8000ce8:	6178      	str	r0, [r7, #20]
	//Node_t* travel_node = NULL;

	/*Linking list is empty*/
	if(tmp_node == NULL){
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d11a      	bne.n	8000d26 <SCH_Add_Task+0x76>
		taskList = new_node;
 8000cf0:	4a2a      	ldr	r2, [pc, #168]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	6013      	str	r3, [r2, #0]
		size_list++;
 8000cf6:	4b2b      	ldr	r3, [pc, #172]	@ (8000da4 <SCH_Add_Task+0xf4>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	4a29      	ldr	r2, [pc, #164]	@ (8000da4 <SCH_Add_Task+0xf4>)
 8000cfe:	6013      	str	r3, [r2, #0]
		return;
 8000d00:	e049      	b.n	8000d96 <SCH_Add_Task+0xe6>
	}

	while(tmp_node != NULL){
		if(new_node->Task.Delay >= tmp_node->Task.Delay){
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d30f      	bcc.n	8000d2e <SCH_Add_Task+0x7e>
			new_node->Task.Delay = new_node->Task.Delay - tmp_node->Task.Delay;
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	685a      	ldr	r2, [r3, #4]
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	1ad2      	subs	r2, r2, r3
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	605a      	str	r2, [r3, #4]

			prev_node = tmp_node;
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	61bb      	str	r3, [r7, #24]
			tmp_node = tmp_node->next;
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	691b      	ldr	r3, [r3, #16]
 8000d24:	61fb      	str	r3, [r7, #28]
	while(tmp_node != NULL){
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d1ea      	bne.n	8000d02 <SCH_Add_Task+0x52>
 8000d2c:	e000      	b.n	8000d30 <SCH_Add_Task+0x80>
		}
		else{
			break;
 8000d2e:	bf00      	nop
		}
	}

	if(prev_node == NULL){
 8000d30:	69bb      	ldr	r3, [r7, #24]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d113      	bne.n	8000d5e <SCH_Add_Task+0xae>
		/*First node head, add to head*/
		new_node->next = taskList;
 8000d36:	4b19      	ldr	r3, [pc, #100]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	611a      	str	r2, [r3, #16]
		taskList = new_node;
 8000d3e:	4a17      	ldr	r2, [pc, #92]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	6013      	str	r3, [r2, #0]
		while(travel_node != NULL){
			travel_node->Task.Delay = travel_node->Task.Delay - new_node->Task.Delay;

			travel_node = travel_node->next;
		}*/
		taskList->next->Task.Delay = taskList->next->Task.Delay - taskList->Task.Delay;
 8000d44:	4b15      	ldr	r3, [pc, #84]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	691b      	ldr	r3, [r3, #16]
 8000d4a:	6859      	ldr	r1, [r3, #4]
 8000d4c:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <SCH_Add_Task+0xec>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	1a8a      	subs	r2, r1, r2
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	e016      	b.n	8000d8c <SCH_Add_Task+0xdc>
	}
	else if(prev_node != NULL && tmp_node == NULL){
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d006      	beq.n	8000d72 <SCH_Add_Task+0xc2>
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d103      	bne.n	8000d72 <SCH_Add_Task+0xc2>
		/*Tail node, add to tail*/
		prev_node->next = new_node;
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	697a      	ldr	r2, [r7, #20]
 8000d6e:	611a      	str	r2, [r3, #16]
 8000d70:	e00c      	b.n	8000d8c <SCH_Add_Task+0xdc>
	}
	else{
		/*Add in mid*/
		prev_node->next = new_node;
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	697a      	ldr	r2, [r7, #20]
 8000d76:	611a      	str	r2, [r3, #16]
		new_node->next = tmp_node;
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	69fa      	ldr	r2, [r7, #28]
 8000d7c:	611a      	str	r2, [r3, #16]
		while(travel_node != NULL){
			travel_node->Task.Delay = travel_node->Task.Delay - new_node->Task.Delay;

			travel_node = travel_node->next;
		}*/
		tmp_node->Task.Delay = tmp_node->Task.Delay - new_node->Task.Delay;
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	1ad2      	subs	r2, r2, r3
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	605a      	str	r2, [r3, #4]
	}

	size_list++;
 8000d8c:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <SCH_Add_Task+0xf4>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3301      	adds	r3, #1
 8000d92:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <SCH_Add_Task+0xf4>)
 8000d94:	6013      	str	r3, [r2, #0]
}
 8000d96:	3720      	adds	r7, #32
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	200000e0 	.word	0x200000e0
 8000da0:	2000000c 	.word	0x2000000c
 8000da4:	200000e4 	.word	0x200000e4

08000da8 <SCH_ReAdd_Task>:

void SCH_ReAdd_Task(void(*pTask)(void), uint32_t Delay, uint32_t Period, uint32_t RunMe){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
 8000db4:	603b      	str	r3, [r7, #0]
	/*if(size_list >= MAX_SCHEDULE_TASK){
		Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
		return;
	}*/

	Node_t* tmp_node = taskList;
 8000db6:	4b32      	ldr	r3, [pc, #200]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	61fb      	str	r3, [r7, #28]
	Node_t* prev_node = NULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61bb      	str	r3, [r7, #24]
	Node_t* new_node = createTaskNode(pTask, Delay, Period, RunMe);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	68b9      	ldr	r1, [r7, #8]
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f7ff ff38 	bl	8000c3c <createTaskNode>
 8000dcc:	6178      	str	r0, [r7, #20]
	//Node_t* travel_node = NULL;

	/*Linking list is empty*/
	if(tmp_node == NULL){
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d11a      	bne.n	8000e0a <SCH_ReAdd_Task+0x62>
		taskList = new_node;
 8000dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	6013      	str	r3, [r2, #0]
		size_list++;
 8000dda:	4b2a      	ldr	r3, [pc, #168]	@ (8000e84 <SCH_ReAdd_Task+0xdc>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	4a28      	ldr	r2, [pc, #160]	@ (8000e84 <SCH_ReAdd_Task+0xdc>)
 8000de2:	6013      	str	r3, [r2, #0]
		return;
 8000de4:	e049      	b.n	8000e7a <SCH_ReAdd_Task+0xd2>
	}

	while(tmp_node != NULL){
		if(new_node->Task.Delay >= tmp_node->Task.Delay){
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	685a      	ldr	r2, [r3, #4]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d30f      	bcc.n	8000e12 <SCH_ReAdd_Task+0x6a>
			new_node->Task.Delay = new_node->Task.Delay - tmp_node->Task.Delay;
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	685a      	ldr	r2, [r3, #4]
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	1ad2      	subs	r2, r2, r3
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	605a      	str	r2, [r3, #4]

			prev_node = tmp_node;
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	61bb      	str	r3, [r7, #24]
			tmp_node = tmp_node->next;
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	691b      	ldr	r3, [r3, #16]
 8000e08:	61fb      	str	r3, [r7, #28]
	while(tmp_node != NULL){
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d1ea      	bne.n	8000de6 <SCH_ReAdd_Task+0x3e>
 8000e10:	e000      	b.n	8000e14 <SCH_ReAdd_Task+0x6c>
		}
		else{
			break;
 8000e12:	bf00      	nop
		}
	}

	if(prev_node == NULL){
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d113      	bne.n	8000e42 <SCH_ReAdd_Task+0x9a>
		/*First node head, add to head*/
		new_node->next = taskList;
 8000e1a:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	611a      	str	r2, [r3, #16]
		taskList = new_node;
 8000e22:	4a17      	ldr	r2, [pc, #92]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	6013      	str	r3, [r2, #0]
		while(travel_node != NULL){
			travel_node->Task.Delay = travel_node->Task.Delay - new_node->Task.Delay;

			travel_node = travel_node->next;
		}*/
		taskList->next->Task.Delay = taskList->next->Task.Delay - taskList->Task.Delay;
 8000e28:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	691b      	ldr	r3, [r3, #16]
 8000e2e:	6859      	ldr	r1, [r3, #4]
 8000e30:	4b13      	ldr	r3, [pc, #76]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	685a      	ldr	r2, [r3, #4]
 8000e36:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <SCH_ReAdd_Task+0xd8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	691b      	ldr	r3, [r3, #16]
 8000e3c:	1a8a      	subs	r2, r1, r2
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	e016      	b.n	8000e70 <SCH_ReAdd_Task+0xc8>
	}
	else if(prev_node != NULL && tmp_node == NULL){
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d006      	beq.n	8000e56 <SCH_ReAdd_Task+0xae>
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d103      	bne.n	8000e56 <SCH_ReAdd_Task+0xae>
		/*Tail node, add to tail*/
		prev_node->next = new_node;
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	697a      	ldr	r2, [r7, #20]
 8000e52:	611a      	str	r2, [r3, #16]
 8000e54:	e00c      	b.n	8000e70 <SCH_ReAdd_Task+0xc8>
	}
	else{
		/*Add in mid*/
		prev_node->next = new_node;
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	697a      	ldr	r2, [r7, #20]
 8000e5a:	611a      	str	r2, [r3, #16]
		new_node->next = tmp_node;
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	69fa      	ldr	r2, [r7, #28]
 8000e60:	611a      	str	r2, [r3, #16]
		while(travel_node != NULL){
			travel_node->Task.Delay = travel_node->Task.Delay - new_node->Task.Delay;

			travel_node = travel_node->next;
		}*/
		tmp_node->Task.Delay = tmp_node->Task.Delay - new_node->Task.Delay;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	685a      	ldr	r2, [r3, #4]
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	1ad2      	subs	r2, r2, r3
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	605a      	str	r2, [r3, #4]
	}

	size_list++;
 8000e70:	4b04      	ldr	r3, [pc, #16]	@ (8000e84 <SCH_ReAdd_Task+0xdc>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	3301      	adds	r3, #1
 8000e76:	4a03      	ldr	r2, [pc, #12]	@ (8000e84 <SCH_ReAdd_Task+0xdc>)
 8000e78:	6013      	str	r3, [r2, #0]
}
 8000e7a:	3720      	adds	r7, #32
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	200000e0 	.word	0x200000e0
 8000e84:	200000e4 	.word	0x200000e4

08000e88 <SCH_Update>:

void SCH_Update(void){
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
	if(taskList == NULL){
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <SCH_Update+0x48>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d016      	beq.n	8000ec4 <SCH_Update+0x3c>
		return;
	}

	Node_t* tmp = taskList;
 8000e96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <SCH_Update+0x48>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	607b      	str	r3, [r7, #4]

	if(tmp->Task.Delay > 0){
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d005      	beq.n	8000eb0 <SCH_Update+0x28>
		tmp->Task.Delay--;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	1e5a      	subs	r2, r3, #1
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	e00a      	b.n	8000ec6 <SCH_Update+0x3e>
	}
	else{
		//get_List();

		tmp->Task.Delay = tmp->Task.Period;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	605a      	str	r2, [r3, #4]
		tmp->Task.RunMe = tmp->Task.RunMe + 1;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	1c5a      	adds	r2, r3, #1
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	e000      	b.n	8000ec6 <SCH_Update+0x3e>
		return;
 8000ec4:	bf00      	nop
	}
}
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	200000e0 	.word	0x200000e0

08000ed4 <SCH_Dispatch_Task>:

void SCH_Dispatch_Task(void){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
	Node_t* tmp = taskList;
 8000eda:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <SCH_Dispatch_Task+0x60>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	617b      	str	r3, [r7, #20]

	if(tmp == NULL){
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d022      	beq.n	8000f2c <SCH_Dispatch_Task+0x58>
		return;
	}

	if(tmp->Task.RunMe > 0){
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d01b      	beq.n	8000f26 <SCH_Dispatch_Task+0x52>
		tmp->Task.RunMe = tmp->Task.RunMe - 1;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	1e5a      	subs	r2, r3, #1
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	60da      	str	r2, [r3, #12]

		/*Store task before delete*/
		void(*pTask)(void) = tmp->Task.pTask;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	613b      	str	r3, [r7, #16]
		uint32_t Delay = tmp->Task.Delay;
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	60fb      	str	r3, [r7, #12]
		uint32_t Period = tmp->Task.Period;
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	60bb      	str	r3, [r7, #8]
		uint32_t RunMe = tmp->Task.RunMe;
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	68db      	ldr	r3, [r3, #12]
 8000f0e:	607b      	str	r3, [r7, #4]

		//SCH_ReAdd_Task(tmp->Task.pTask, tmp->Task.Delay, tmp->Task.Period, tmp->Task.RunMe);
		SCH_Delete_Task();
 8000f10:	f000 f812 	bl	8000f38 <SCH_Delete_Task>
		SCH_ReAdd_Task(pTask, Delay, Period, RunMe);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68ba      	ldr	r2, [r7, #8]
 8000f18:	68f9      	ldr	r1, [r7, #12]
 8000f1a:	6938      	ldr	r0, [r7, #16]
 8000f1c:	f7ff ff44 	bl	8000da8 <SCH_ReAdd_Task>

		(*tmp->Task.pTask)();
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4798      	blx	r3
	}

	SCH_Report_Status();
 8000f26:	f000 f82b 	bl	8000f80 <SCH_Report_Status>
 8000f2a:	e000      	b.n	8000f2e <SCH_Dispatch_Task+0x5a>
		return;
 8000f2c:	bf00      	nop
}
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	200000e0 	.word	0x200000e0

08000f38 <SCH_Delete_Task>:

void SCH_Delete_Task(void){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	/*Delete head node because we using linking list*/
	Node_t* tmp = taskList;
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f74 <SCH_Delete_Task+0x3c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	607b      	str	r3, [r7, #4]
	if(tmp == NULL){
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d103      	bne.n	8000f52 <SCH_Delete_Task+0x1a>
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <SCH_Delete_Task+0x40>)
 8000f4c:	2208      	movs	r2, #8
 8000f4e:	701a      	strb	r2, [r3, #0]
		return;
 8000f50:	e00c      	b.n	8000f6c <SCH_Delete_Task+0x34>
	}

	taskList = taskList->next;
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <SCH_Delete_Task+0x3c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	4a06      	ldr	r2, [pc, #24]	@ (8000f74 <SCH_Delete_Task+0x3c>)
 8000f5a:	6013      	str	r3, [r2, #0]

	size_list--;
 8000f5c:	4b07      	ldr	r3, [pc, #28]	@ (8000f7c <SCH_Delete_Task+0x44>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	3b01      	subs	r3, #1
 8000f62:	4a06      	ldr	r2, [pc, #24]	@ (8000f7c <SCH_Delete_Task+0x44>)
 8000f64:	6013      	str	r3, [r2, #0]

	free(tmp);
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f001 fbfa 	bl	8002760 <free>
}
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200000e0 	.word	0x200000e0
 8000f78:	20000088 	.word	0x20000088
 8000f7c:	200000e4 	.word	0x200000e4

08000f80 <SCH_Report_Status>:

void SCH_Report_Status(void){
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	#ifdef SCH_REPORT_ERRORS
		//ONLY APPLIES IF WE ARE REPORTING ERRORS
		// Check for a new error code
		if (Error_code_G != Last_error_code_G){
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <SCH_Report_Status+0x68>)
 8000f86:	781a      	ldrb	r2, [r3, #0]
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <SCH_Report_Status+0x6c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d016      	beq.n	8000fbe <SCH_Report_Status+0x3e>
			// Negative logic onLEDs assumed


			Error_port->ODR = 255 - Error_code_G;
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <SCH_Report_Status+0x68>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	f1c3 02ff 	rsb	r2, r3, #255	@ 0xff
 8000f98:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <SCH_Report_Status+0x70>)
 8000f9a:	60da      	str	r2, [r3, #12]
			Last_error_code_G= Error_code_G;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	@ (8000fe8 <SCH_Report_Status+0x68>)
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <SCH_Report_Status+0x6c>)
 8000fa2:	701a      	strb	r2, [r3, #0]

			if (Error_code_G != 0){
 8000fa4:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <SCH_Report_Status+0x68>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d004      	beq.n	8000fb6 <SCH_Report_Status+0x36>
				Error_tick_count_G = 60000;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <SCH_Report_Status+0x74>)
 8000fae:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8000fb2:	601a      	str	r2, [r3, #0]
					Error_code_G = 0; // Reset error code
				}
			}
		}
	#endif
}
 8000fb4:	e013      	b.n	8000fde <SCH_Report_Status+0x5e>
				Error_tick_count_G = 0;
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <SCH_Report_Status+0x74>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
}
 8000fbc:	e00f      	b.n	8000fde <SCH_Report_Status+0x5e>
			if (Error_tick_count_G != 0){
 8000fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff4 <SCH_Report_Status+0x74>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00b      	beq.n	8000fde <SCH_Report_Status+0x5e>
				if (--Error_tick_count_G == 0) {
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff4 <SCH_Report_Status+0x74>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	4a09      	ldr	r2, [pc, #36]	@ (8000ff4 <SCH_Report_Status+0x74>)
 8000fce:	6013      	str	r3, [r2, #0]
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <SCH_Report_Status+0x74>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d102      	bne.n	8000fde <SCH_Report_Status+0x5e>
					Error_code_G = 0; // Reset error code
 8000fd8:	4b03      	ldr	r3, [pc, #12]	@ (8000fe8 <SCH_Report_Status+0x68>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	20000088 	.word	0x20000088
 8000fec:	20000090 	.word	0x20000090
 8000ff0:	40010c00 	.word	0x40010c00
 8000ff4:	2000008c 	.word	0x2000008c

08000ff8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ffe:	4b15      	ldr	r3, [pc, #84]	@ (8001054 <HAL_MspInit+0x5c>)
 8001000:	699b      	ldr	r3, [r3, #24]
 8001002:	4a14      	ldr	r2, [pc, #80]	@ (8001054 <HAL_MspInit+0x5c>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6193      	str	r3, [r2, #24]
 800100a:	4b12      	ldr	r3, [pc, #72]	@ (8001054 <HAL_MspInit+0x5c>)
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001016:	4b0f      	ldr	r3, [pc, #60]	@ (8001054 <HAL_MspInit+0x5c>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	4a0e      	ldr	r2, [pc, #56]	@ (8001054 <HAL_MspInit+0x5c>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001020:	61d3      	str	r3, [r2, #28]
 8001022:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <HAL_MspInit+0x5c>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800102e:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <HAL_MspInit+0x60>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <HAL_MspInit+0x60>)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800104a:	bf00      	nop
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr
 8001054:	40021000 	.word	0x40021000
 8001058:	40010000 	.word	0x40010000

0800105c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800106c:	d113      	bne.n	8001096 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800106e:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <HAL_TIM_Base_MspInit+0x44>)
 8001070:	69db      	ldr	r3, [r3, #28]
 8001072:	4a0b      	ldr	r2, [pc, #44]	@ (80010a0 <HAL_TIM_Base_MspInit+0x44>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	61d3      	str	r3, [r2, #28]
 800107a:	4b09      	ldr	r3, [pc, #36]	@ (80010a0 <HAL_TIM_Base_MspInit+0x44>)
 800107c:	69db      	ldr	r3, [r3, #28]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	201c      	movs	r0, #28
 800108c:	f000 f9db 	bl	8001446 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001090:	201c      	movs	r0, #28
 8001092:	f000 f9f4 	bl	800147e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40021000 	.word	0x40021000

080010a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <NMI_Handler+0x4>

080010ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <HardFault_Handler+0x4>

080010b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <MemManage_Handler+0x4>

080010bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <UsageFault_Handler+0x4>

080010cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr

080010d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr

080010e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr

080010f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f4:	f000 f8b4 	bl	8001260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}

080010fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001100:	4802      	ldr	r0, [pc, #8]	@ (800110c <TIM2_IRQHandler+0x10>)
 8001102:	f000 ffe5 	bl	80020d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000094 	.word	0x20000094

08001110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001118:	4a14      	ldr	r2, [pc, #80]	@ (800116c <_sbrk+0x5c>)
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <_sbrk+0x60>)
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001124:	4b13      	ldr	r3, [pc, #76]	@ (8001174 <_sbrk+0x64>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d102      	bne.n	8001132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800112c:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <_sbrk+0x64>)
 800112e:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <_sbrk+0x68>)
 8001130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001132:	4b10      	ldr	r3, [pc, #64]	@ (8001174 <_sbrk+0x64>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	429a      	cmp	r2, r3
 800113e:	d207      	bcs.n	8001150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001140:	f001 fbdc 	bl	80028fc <__errno>
 8001144:	4603      	mov	r3, r0
 8001146:	220c      	movs	r2, #12
 8001148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
 800114e:	e009      	b.n	8001164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <_sbrk+0x64>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001156:	4b07      	ldr	r3, [pc, #28]	@ (8001174 <_sbrk+0x64>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <_sbrk+0x64>)
 8001160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001162:	68fb      	ldr	r3, [r7, #12]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20002800 	.word	0x20002800
 8001170:	00000400 	.word	0x00000400
 8001174:	200000e8 	.word	0x200000e8
 8001178:	20000238 	.word	0x20000238

0800117c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001188:	f7ff fff8 	bl	800117c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800118c:	480b      	ldr	r0, [pc, #44]	@ (80011bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800118e:	490c      	ldr	r1, [pc, #48]	@ (80011c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001190:	4a0c      	ldr	r2, [pc, #48]	@ (80011c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001194:	e002      	b.n	800119c <LoopCopyDataInit>

08001196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119a:	3304      	adds	r3, #4

0800119c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800119c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a0:	d3f9      	bcc.n	8001196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a2:	4a09      	ldr	r2, [pc, #36]	@ (80011c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011a4:	4c09      	ldr	r4, [pc, #36]	@ (80011cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a8:	e001      	b.n	80011ae <LoopFillZerobss>

080011aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ac:	3204      	adds	r2, #4

080011ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b0:	d3fb      	bcc.n	80011aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011b2:	f001 fba9 	bl	8002908 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011b6:	f7ff fc2d 	bl	8000a14 <main>
  bx lr
 80011ba:	4770      	bx	lr
  ldr r0, =_sdata
 80011bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011c4:	08002a28 	.word	0x08002a28
  ldr r2, =_sbss
 80011c8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011cc:	20000238 	.word	0x20000238

080011d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011d0:	e7fe      	b.n	80011d0 <ADC1_2_IRQHandler>
	...

080011d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011d8:	4b08      	ldr	r3, [pc, #32]	@ (80011fc <HAL_Init+0x28>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a07      	ldr	r2, [pc, #28]	@ (80011fc <HAL_Init+0x28>)
 80011de:	f043 0310 	orr.w	r3, r3, #16
 80011e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011e4:	2003      	movs	r0, #3
 80011e6:	f000 f923 	bl	8001430 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ea:	200f      	movs	r0, #15
 80011ec:	f000 f808 	bl	8001200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011f0:	f7ff ff02 	bl	8000ff8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40022000 	.word	0x40022000

08001200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001208:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_InitTick+0x54>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <HAL_InitTick+0x58>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	4619      	mov	r1, r3
 8001212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001216:	fbb3 f3f1 	udiv	r3, r3, r1
 800121a:	fbb2 f3f3 	udiv	r3, r2, r3
 800121e:	4618      	mov	r0, r3
 8001220:	f000 f93b 	bl	800149a <HAL_SYSTICK_Config>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e00e      	b.n	800124c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2b0f      	cmp	r3, #15
 8001232:	d80a      	bhi.n	800124a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001234:	2200      	movs	r2, #0
 8001236:	6879      	ldr	r1, [r7, #4]
 8001238:	f04f 30ff 	mov.w	r0, #4294967295
 800123c:	f000 f903 	bl	8001446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001240:	4a06      	ldr	r2, [pc, #24]	@ (800125c <HAL_InitTick+0x5c>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001246:	2300      	movs	r3, #0
 8001248:	e000      	b.n	800124c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000008 	.word	0x20000008
 8001258:	20000014 	.word	0x20000014
 800125c:	20000010 	.word	0x20000010

08001260 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001264:	4b05      	ldr	r3, [pc, #20]	@ (800127c <HAL_IncTick+0x1c>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4b05      	ldr	r3, [pc, #20]	@ (8001280 <HAL_IncTick+0x20>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4413      	add	r3, r2
 8001270:	4a03      	ldr	r2, [pc, #12]	@ (8001280 <HAL_IncTick+0x20>)
 8001272:	6013      	str	r3, [r2, #0]
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr
 800127c:	20000014 	.word	0x20000014
 8001280:	200000ec 	.word	0x200000ec

08001284 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return uwTick;
 8001288:	4b02      	ldr	r3, [pc, #8]	@ (8001294 <HAL_GetTick+0x10>)
 800128a:	681b      	ldr	r3, [r3, #0]
}
 800128c:	4618      	mov	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	200000ec 	.word	0x200000ec

08001298 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f003 0307 	and.w	r3, r3, #7
 80012a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <__NVIC_SetPriorityGrouping+0x44>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ae:	68ba      	ldr	r2, [r7, #8]
 80012b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012b4:	4013      	ands	r3, r2
 80012b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ca:	4a04      	ldr	r2, [pc, #16]	@ (80012dc <__NVIC_SetPriorityGrouping+0x44>)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	60d3      	str	r3, [r2, #12]
}
 80012d0:	bf00      	nop
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc80      	pop	{r7}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e4:	4b04      	ldr	r3, [pc, #16]	@ (80012f8 <__NVIC_GetPriorityGrouping+0x18>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	0a1b      	lsrs	r3, r3, #8
 80012ea:	f003 0307 	and.w	r3, r3, #7
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130a:	2b00      	cmp	r3, #0
 800130c:	db0b      	blt.n	8001326 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	f003 021f 	and.w	r2, r3, #31
 8001314:	4906      	ldr	r1, [pc, #24]	@ (8001330 <__NVIC_EnableIRQ+0x34>)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	095b      	lsrs	r3, r3, #5
 800131c:	2001      	movs	r0, #1
 800131e:	fa00 f202 	lsl.w	r2, r0, r2
 8001322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	e000e100 	.word	0xe000e100

08001334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	6039      	str	r1, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	2b00      	cmp	r3, #0
 8001346:	db0a      	blt.n	800135e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	b2da      	uxtb	r2, r3
 800134c:	490c      	ldr	r1, [pc, #48]	@ (8001380 <__NVIC_SetPriority+0x4c>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	0112      	lsls	r2, r2, #4
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	440b      	add	r3, r1
 8001358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800135c:	e00a      	b.n	8001374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	b2da      	uxtb	r2, r3
 8001362:	4908      	ldr	r1, [pc, #32]	@ (8001384 <__NVIC_SetPriority+0x50>)
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	f003 030f 	and.w	r3, r3, #15
 800136a:	3b04      	subs	r3, #4
 800136c:	0112      	lsls	r2, r2, #4
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	440b      	add	r3, r1
 8001372:	761a      	strb	r2, [r3, #24]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	e000e100 	.word	0xe000e100
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	@ 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f1c3 0307 	rsb	r3, r3, #7
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	bf28      	it	cs
 80013a6:	2304      	movcs	r3, #4
 80013a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	3304      	adds	r3, #4
 80013ae:	2b06      	cmp	r3, #6
 80013b0:	d902      	bls.n	80013b8 <NVIC_EncodePriority+0x30>
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3b03      	subs	r3, #3
 80013b6:	e000      	b.n	80013ba <NVIC_EncodePriority+0x32>
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013bc:	f04f 32ff 	mov.w	r2, #4294967295
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43da      	mvns	r2, r3
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	401a      	ands	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d0:	f04f 31ff 	mov.w	r1, #4294967295
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fa01 f303 	lsl.w	r3, r1, r3
 80013da:	43d9      	mvns	r1, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e0:	4313      	orrs	r3, r2
         );
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3724      	adds	r7, #36	@ 0x24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013fc:	d301      	bcc.n	8001402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fe:	2301      	movs	r3, #1
 8001400:	e00f      	b.n	8001422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <SysTick_Config+0x40>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800140a:	210f      	movs	r1, #15
 800140c:	f04f 30ff 	mov.w	r0, #4294967295
 8001410:	f7ff ff90 	bl	8001334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <SysTick_Config+0x40>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	@ (800142c <SysTick_Config+0x40>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ff2d 	bl	8001298 <__NVIC_SetPriorityGrouping>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001446:	b580      	push	{r7, lr}
 8001448:	b086      	sub	sp, #24
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
 8001452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001458:	f7ff ff42 	bl	80012e0 <__NVIC_GetPriorityGrouping>
 800145c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	68b9      	ldr	r1, [r7, #8]
 8001462:	6978      	ldr	r0, [r7, #20]
 8001464:	f7ff ff90 	bl	8001388 <NVIC_EncodePriority>
 8001468:	4602      	mov	r2, r0
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146e:	4611      	mov	r1, r2
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ff5f 	bl	8001334 <__NVIC_SetPriority>
}
 8001476:	bf00      	nop
 8001478:	3718      	adds	r7, #24
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	4603      	mov	r3, r0
 8001486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff ff35 	bl	80012fc <__NVIC_EnableIRQ>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ffa2 	bl	80013ec <SysTick_Config>
 80014a8:	4603      	mov	r3, r0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
	...

080014b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b08b      	sub	sp, #44	@ 0x2c
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014c6:	e161      	b.n	800178c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014c8:	2201      	movs	r2, #1
 80014ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	69fa      	ldr	r2, [r7, #28]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	f040 8150 	bne.w	8001786 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4a97      	ldr	r2, [pc, #604]	@ (8001748 <HAL_GPIO_Init+0x294>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d05e      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 80014f0:	4a95      	ldr	r2, [pc, #596]	@ (8001748 <HAL_GPIO_Init+0x294>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d875      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 80014f6:	4a95      	ldr	r2, [pc, #596]	@ (800174c <HAL_GPIO_Init+0x298>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d058      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 80014fc:	4a93      	ldr	r2, [pc, #588]	@ (800174c <HAL_GPIO_Init+0x298>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d86f      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 8001502:	4a93      	ldr	r2, [pc, #588]	@ (8001750 <HAL_GPIO_Init+0x29c>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d052      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 8001508:	4a91      	ldr	r2, [pc, #580]	@ (8001750 <HAL_GPIO_Init+0x29c>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d869      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 800150e:	4a91      	ldr	r2, [pc, #580]	@ (8001754 <HAL_GPIO_Init+0x2a0>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d04c      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 8001514:	4a8f      	ldr	r2, [pc, #572]	@ (8001754 <HAL_GPIO_Init+0x2a0>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d863      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 800151a:	4a8f      	ldr	r2, [pc, #572]	@ (8001758 <HAL_GPIO_Init+0x2a4>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d046      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
 8001520:	4a8d      	ldr	r2, [pc, #564]	@ (8001758 <HAL_GPIO_Init+0x2a4>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d85d      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 8001526:	2b12      	cmp	r3, #18
 8001528:	d82a      	bhi.n	8001580 <HAL_GPIO_Init+0xcc>
 800152a:	2b12      	cmp	r3, #18
 800152c:	d859      	bhi.n	80015e2 <HAL_GPIO_Init+0x12e>
 800152e:	a201      	add	r2, pc, #4	@ (adr r2, 8001534 <HAL_GPIO_Init+0x80>)
 8001530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001534:	080015af 	.word	0x080015af
 8001538:	08001589 	.word	0x08001589
 800153c:	0800159b 	.word	0x0800159b
 8001540:	080015dd 	.word	0x080015dd
 8001544:	080015e3 	.word	0x080015e3
 8001548:	080015e3 	.word	0x080015e3
 800154c:	080015e3 	.word	0x080015e3
 8001550:	080015e3 	.word	0x080015e3
 8001554:	080015e3 	.word	0x080015e3
 8001558:	080015e3 	.word	0x080015e3
 800155c:	080015e3 	.word	0x080015e3
 8001560:	080015e3 	.word	0x080015e3
 8001564:	080015e3 	.word	0x080015e3
 8001568:	080015e3 	.word	0x080015e3
 800156c:	080015e3 	.word	0x080015e3
 8001570:	080015e3 	.word	0x080015e3
 8001574:	080015e3 	.word	0x080015e3
 8001578:	08001591 	.word	0x08001591
 800157c:	080015a5 	.word	0x080015a5
 8001580:	4a76      	ldr	r2, [pc, #472]	@ (800175c <HAL_GPIO_Init+0x2a8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d013      	beq.n	80015ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001586:	e02c      	b.n	80015e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	623b      	str	r3, [r7, #32]
          break;
 800158e:	e029      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	3304      	adds	r3, #4
 8001596:	623b      	str	r3, [r7, #32]
          break;
 8001598:	e024      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	3308      	adds	r3, #8
 80015a0:	623b      	str	r3, [r7, #32]
          break;
 80015a2:	e01f      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	330c      	adds	r3, #12
 80015aa:	623b      	str	r3, [r7, #32]
          break;
 80015ac:	e01a      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d102      	bne.n	80015bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015b6:	2304      	movs	r3, #4
 80015b8:	623b      	str	r3, [r7, #32]
          break;
 80015ba:	e013      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d105      	bne.n	80015d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015c4:	2308      	movs	r3, #8
 80015c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69fa      	ldr	r2, [r7, #28]
 80015cc:	611a      	str	r2, [r3, #16]
          break;
 80015ce:	e009      	b.n	80015e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015d0:	2308      	movs	r3, #8
 80015d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69fa      	ldr	r2, [r7, #28]
 80015d8:	615a      	str	r2, [r3, #20]
          break;
 80015da:	e003      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
          break;
 80015e0:	e000      	b.n	80015e4 <HAL_GPIO_Init+0x130>
          break;
 80015e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	2bff      	cmp	r3, #255	@ 0xff
 80015e8:	d801      	bhi.n	80015ee <HAL_GPIO_Init+0x13a>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	e001      	b.n	80015f2 <HAL_GPIO_Init+0x13e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	3304      	adds	r3, #4
 80015f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	2bff      	cmp	r3, #255	@ 0xff
 80015f8:	d802      	bhi.n	8001600 <HAL_GPIO_Init+0x14c>
 80015fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	e002      	b.n	8001606 <HAL_GPIO_Init+0x152>
 8001600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001602:	3b08      	subs	r3, #8
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	210f      	movs	r1, #15
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	fa01 f303 	lsl.w	r3, r1, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	401a      	ands	r2, r3
 8001618:	6a39      	ldr	r1, [r7, #32]
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	fa01 f303 	lsl.w	r3, r1, r3
 8001620:	431a      	orrs	r2, r3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 80a9 	beq.w	8001786 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001634:	4b4a      	ldr	r3, [pc, #296]	@ (8001760 <HAL_GPIO_Init+0x2ac>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a49      	ldr	r2, [pc, #292]	@ (8001760 <HAL_GPIO_Init+0x2ac>)
 800163a:	f043 0301 	orr.w	r3, r3, #1
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b47      	ldr	r3, [pc, #284]	@ (8001760 <HAL_GPIO_Init+0x2ac>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800164c:	4a45      	ldr	r2, [pc, #276]	@ (8001764 <HAL_GPIO_Init+0x2b0>)
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001658:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	220f      	movs	r2, #15
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	4013      	ands	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a3d      	ldr	r2, [pc, #244]	@ (8001768 <HAL_GPIO_Init+0x2b4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d00d      	beq.n	8001694 <HAL_GPIO_Init+0x1e0>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a3c      	ldr	r2, [pc, #240]	@ (800176c <HAL_GPIO_Init+0x2b8>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d007      	beq.n	8001690 <HAL_GPIO_Init+0x1dc>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a3b      	ldr	r2, [pc, #236]	@ (8001770 <HAL_GPIO_Init+0x2bc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d101      	bne.n	800168c <HAL_GPIO_Init+0x1d8>
 8001688:	2302      	movs	r3, #2
 800168a:	e004      	b.n	8001696 <HAL_GPIO_Init+0x1e2>
 800168c:	2303      	movs	r3, #3
 800168e:	e002      	b.n	8001696 <HAL_GPIO_Init+0x1e2>
 8001690:	2301      	movs	r3, #1
 8001692:	e000      	b.n	8001696 <HAL_GPIO_Init+0x1e2>
 8001694:	2300      	movs	r3, #0
 8001696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001698:	f002 0203 	and.w	r2, r2, #3
 800169c:	0092      	lsls	r2, r2, #2
 800169e:	4093      	lsls	r3, r2
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016a6:	492f      	ldr	r1, [pc, #188]	@ (8001764 <HAL_GPIO_Init+0x2b0>)
 80016a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016aa:	089b      	lsrs	r3, r3, #2
 80016ac:	3302      	adds	r3, #2
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d006      	beq.n	80016ce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	492b      	ldr	r1, [pc, #172]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	608b      	str	r3, [r1, #8]
 80016cc:	e006      	b.n	80016dc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016ce:	4b29      	ldr	r3, [pc, #164]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016d0:	689a      	ldr	r2, [r3, #8]
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	43db      	mvns	r3, r3
 80016d6:	4927      	ldr	r1, [pc, #156]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016d8:	4013      	ands	r3, r2
 80016da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d006      	beq.n	80016f6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016e8:	4b22      	ldr	r3, [pc, #136]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016ea:	68da      	ldr	r2, [r3, #12]
 80016ec:	4921      	ldr	r1, [pc, #132]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	60cb      	str	r3, [r1, #12]
 80016f4:	e006      	b.n	8001704 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 80016f8:	68da      	ldr	r2, [r3, #12]
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	43db      	mvns	r3, r3
 80016fe:	491d      	ldr	r1, [pc, #116]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 8001700:	4013      	ands	r3, r2
 8001702:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d006      	beq.n	800171e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001710:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	4917      	ldr	r1, [pc, #92]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]
 800171c:	e006      	b.n	800172c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 8001720:	685a      	ldr	r2, [r3, #4]
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	43db      	mvns	r3, r3
 8001726:	4913      	ldr	r1, [pc, #76]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 8001728:	4013      	ands	r3, r2
 800172a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d01f      	beq.n	8001778 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001738:	4b0e      	ldr	r3, [pc, #56]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	490d      	ldr	r1, [pc, #52]	@ (8001774 <HAL_GPIO_Init+0x2c0>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	600b      	str	r3, [r1, #0]
 8001744:	e01f      	b.n	8001786 <HAL_GPIO_Init+0x2d2>
 8001746:	bf00      	nop
 8001748:	10320000 	.word	0x10320000
 800174c:	10310000 	.word	0x10310000
 8001750:	10220000 	.word	0x10220000
 8001754:	10210000 	.word	0x10210000
 8001758:	10120000 	.word	0x10120000
 800175c:	10110000 	.word	0x10110000
 8001760:	40021000 	.word	0x40021000
 8001764:	40010000 	.word	0x40010000
 8001768:	40010800 	.word	0x40010800
 800176c:	40010c00 	.word	0x40010c00
 8001770:	40011000 	.word	0x40011000
 8001774:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001778:	4b0b      	ldr	r3, [pc, #44]	@ (80017a8 <HAL_GPIO_Init+0x2f4>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	43db      	mvns	r3, r3
 8001780:	4909      	ldr	r1, [pc, #36]	@ (80017a8 <HAL_GPIO_Init+0x2f4>)
 8001782:	4013      	ands	r3, r2
 8001784:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	3301      	adds	r3, #1
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001792:	fa22 f303 	lsr.w	r3, r2, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	f47f ae96 	bne.w	80014c8 <HAL_GPIO_Init+0x14>
  }
}
 800179c:	bf00      	nop
 800179e:	bf00      	nop
 80017a0:	372c      	adds	r7, #44	@ 0x2c
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	40010400 	.word	0x40010400

080017ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	807b      	strh	r3, [r7, #2]
 80017b8:	4613      	mov	r3, r2
 80017ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017bc:	787b      	ldrb	r3, [r7, #1]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017c2:	887a      	ldrh	r2, [r7, #2]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017c8:	e003      	b.n	80017d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017ca:	887b      	ldrh	r3, [r7, #2]
 80017cc:	041a      	lsls	r2, r3, #16
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	611a      	str	r2, [r3, #16]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e272      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 8087 	beq.w	800190a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017fc:	4b92      	ldr	r3, [pc, #584]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 030c 	and.w	r3, r3, #12
 8001804:	2b04      	cmp	r3, #4
 8001806:	d00c      	beq.n	8001822 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001808:	4b8f      	ldr	r3, [pc, #572]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 030c 	and.w	r3, r3, #12
 8001810:	2b08      	cmp	r3, #8
 8001812:	d112      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
 8001814:	4b8c      	ldr	r3, [pc, #560]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800181c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001820:	d10b      	bne.n	800183a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001822:	4b89      	ldr	r3, [pc, #548]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d06c      	beq.n	8001908 <HAL_RCC_OscConfig+0x12c>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d168      	bne.n	8001908 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e24c      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001842:	d106      	bne.n	8001852 <HAL_RCC_OscConfig+0x76>
 8001844:	4b80      	ldr	r3, [pc, #512]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a7f      	ldr	r2, [pc, #508]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800184a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	e02e      	b.n	80018b0 <HAL_RCC_OscConfig+0xd4>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x98>
 800185a:	4b7b      	ldr	r3, [pc, #492]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a7a      	ldr	r2, [pc, #488]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001860:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	4b78      	ldr	r3, [pc, #480]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a77      	ldr	r2, [pc, #476]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800186c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	e01d      	b.n	80018b0 <HAL_RCC_OscConfig+0xd4>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800187c:	d10c      	bne.n	8001898 <HAL_RCC_OscConfig+0xbc>
 800187e:	4b72      	ldr	r3, [pc, #456]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a71      	ldr	r2, [pc, #452]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001884:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6e      	ldr	r2, [pc, #440]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	e00b      	b.n	80018b0 <HAL_RCC_OscConfig+0xd4>
 8001898:	4b6b      	ldr	r3, [pc, #428]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a6a      	ldr	r2, [pc, #424]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800189e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b68      	ldr	r3, [pc, #416]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a67      	ldr	r2, [pc, #412]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d013      	beq.n	80018e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b8:	f7ff fce4 	bl	8001284 <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018c0:	f7ff fce0 	bl	8001284 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b64      	cmp	r3, #100	@ 0x64
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e200      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0f0      	beq.n	80018c0 <HAL_RCC_OscConfig+0xe4>
 80018de:	e014      	b.n	800190a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e0:	f7ff fcd0 	bl	8001284 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018e8:	f7ff fccc 	bl	8001284 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b64      	cmp	r3, #100	@ 0x64
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e1ec      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018fa:	4b53      	ldr	r3, [pc, #332]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1f0      	bne.n	80018e8 <HAL_RCC_OscConfig+0x10c>
 8001906:	e000      	b.n	800190a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d063      	beq.n	80019de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001916:	4b4c      	ldr	r3, [pc, #304]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00b      	beq.n	800193a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001922:	4b49      	ldr	r3, [pc, #292]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 030c 	and.w	r3, r3, #12
 800192a:	2b08      	cmp	r3, #8
 800192c:	d11c      	bne.n	8001968 <HAL_RCC_OscConfig+0x18c>
 800192e:	4b46      	ldr	r3, [pc, #280]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d116      	bne.n	8001968 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	4b43      	ldr	r3, [pc, #268]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d005      	beq.n	8001952 <HAL_RCC_OscConfig+0x176>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d001      	beq.n	8001952 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e1c0      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001952:	4b3d      	ldr	r3, [pc, #244]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	4939      	ldr	r1, [pc, #228]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001962:	4313      	orrs	r3, r2
 8001964:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001966:	e03a      	b.n	80019de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d020      	beq.n	80019b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001970:	4b36      	ldr	r3, [pc, #216]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 8001972:	2201      	movs	r2, #1
 8001974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001976:	f7ff fc85 	bl	8001284 <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800197e:	f7ff fc81 	bl	8001284 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e1a1      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001990:	4b2d      	ldr	r3, [pc, #180]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d0f0      	beq.n	800197e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	4927      	ldr	r1, [pc, #156]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	600b      	str	r3, [r1, #0]
 80019b0:	e015      	b.n	80019de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019b2:	4b26      	ldr	r3, [pc, #152]	@ (8001a4c <HAL_RCC_OscConfig+0x270>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff fc64 	bl	8001284 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c0:	f7ff fc60 	bl	8001284 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e180      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d03a      	beq.n	8001a60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d019      	beq.n	8001a26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019f2:	4b17      	ldr	r3, [pc, #92]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f8:	f7ff fc44 	bl	8001284 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a00:	f7ff fc40 	bl	8001284 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e160      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f000 fa9c 	bl	8001f5c <RCC_Delay>
 8001a24:	e01c      	b.n	8001a60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a26:	4b0a      	ldr	r3, [pc, #40]	@ (8001a50 <HAL_RCC_OscConfig+0x274>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a2c:	f7ff fc2a 	bl	8001284 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a32:	e00f      	b.n	8001a54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a34:	f7ff fc26 	bl	8001284 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d908      	bls.n	8001a54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e146      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
 8001a46:	bf00      	nop
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	42420000 	.word	0x42420000
 8001a50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a54:	4b92      	ldr	r3, [pc, #584]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1e9      	bne.n	8001a34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 80a6 	beq.w	8001bba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a72:	4b8b      	ldr	r3, [pc, #556]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10d      	bne.n	8001a9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	4b88      	ldr	r3, [pc, #544]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a87      	ldr	r2, [pc, #540]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a88:	61d3      	str	r3, [r2, #28]
 8001a8a:	4b85      	ldr	r3, [pc, #532]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a96:	2301      	movs	r3, #1
 8001a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9a:	4b82      	ldr	r3, [pc, #520]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d118      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aa6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a7e      	ldr	r2, [pc, #504]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ab2:	f7ff fbe7 	bl	8001284 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aba:	f7ff fbe3 	bl	8001284 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b64      	cmp	r3, #100	@ 0x64
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e103      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001acc:	4b75      	ldr	r3, [pc, #468]	@ (8001ca4 <HAL_RCC_OscConfig+0x4c8>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d106      	bne.n	8001aee <HAL_RCC_OscConfig+0x312>
 8001ae0:	4b6f      	ldr	r3, [pc, #444]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	4a6e      	ldr	r2, [pc, #440]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6213      	str	r3, [r2, #32]
 8001aec:	e02d      	b.n	8001b4a <HAL_RCC_OscConfig+0x36e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x334>
 8001af6:	4b6a      	ldr	r3, [pc, #424]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	6a1b      	ldr	r3, [r3, #32]
 8001afa:	4a69      	ldr	r2, [pc, #420]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	f023 0301 	bic.w	r3, r3, #1
 8001b00:	6213      	str	r3, [r2, #32]
 8001b02:	4b67      	ldr	r3, [pc, #412]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	4a66      	ldr	r2, [pc, #408]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	f023 0304 	bic.w	r3, r3, #4
 8001b0c:	6213      	str	r3, [r2, #32]
 8001b0e:	e01c      	b.n	8001b4a <HAL_RCC_OscConfig+0x36e>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	2b05      	cmp	r3, #5
 8001b16:	d10c      	bne.n	8001b32 <HAL_RCC_OscConfig+0x356>
 8001b18:	4b61      	ldr	r3, [pc, #388]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4a60      	ldr	r2, [pc, #384]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b1e:	f043 0304 	orr.w	r3, r3, #4
 8001b22:	6213      	str	r3, [r2, #32]
 8001b24:	4b5e      	ldr	r3, [pc, #376]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	4a5d      	ldr	r2, [pc, #372]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	6213      	str	r3, [r2, #32]
 8001b30:	e00b      	b.n	8001b4a <HAL_RCC_OscConfig+0x36e>
 8001b32:	4b5b      	ldr	r3, [pc, #364]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	6a1b      	ldr	r3, [r3, #32]
 8001b36:	4a5a      	ldr	r2, [pc, #360]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b38:	f023 0301 	bic.w	r3, r3, #1
 8001b3c:	6213      	str	r3, [r2, #32]
 8001b3e:	4b58      	ldr	r3, [pc, #352]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	4a57      	ldr	r2, [pc, #348]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	f023 0304 	bic.w	r3, r3, #4
 8001b48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d015      	beq.n	8001b7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff fb97 	bl	8001284 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff fb93 	bl	8001284 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e0b1      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b70:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d0ee      	beq.n	8001b5a <HAL_RCC_OscConfig+0x37e>
 8001b7c:	e014      	b.n	8001ba8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7e:	f7ff fb81 	bl	8001284 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b84:	e00a      	b.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b86:	f7ff fb7d 	bl	8001284 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e09b      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b9c:	4b40      	ldr	r3, [pc, #256]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1ee      	bne.n	8001b86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ba8:	7dfb      	ldrb	r3, [r7, #23]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d105      	bne.n	8001bba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bae:	4b3c      	ldr	r3, [pc, #240]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	f000 8087 	beq.w	8001cd2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bc4:	4b36      	ldr	r3, [pc, #216]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 030c 	and.w	r3, r3, #12
 8001bcc:	2b08      	cmp	r3, #8
 8001bce:	d061      	beq.n	8001c94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d146      	bne.n	8001c66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd8:	4b33      	ldr	r3, [pc, #204]	@ (8001ca8 <HAL_RCC_OscConfig+0x4cc>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7ff fb51 	bl	8001284 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7ff fb4d 	bl	8001284 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e06d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf8:	4b29      	ldr	r3, [pc, #164]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1f0      	bne.n	8001be6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c0c:	d108      	bne.n	8001c20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	4921      	ldr	r1, [pc, #132]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a19      	ldr	r1, [r3, #32]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c30:	430b      	orrs	r3, r1
 8001c32:	491b      	ldr	r1, [pc, #108]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <HAL_RCC_OscConfig+0x4cc>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3e:	f7ff fb21 	bl	8001284 <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c44:	e008      	b.n	8001c58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c46:	f7ff fb1d 	bl	8001284 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e03d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c58:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0f0      	beq.n	8001c46 <HAL_RCC_OscConfig+0x46a>
 8001c64:	e035      	b.n	8001cd2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <HAL_RCC_OscConfig+0x4cc>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7ff fb0a 	bl	8001284 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c74:	f7ff fb06 	bl	8001284 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e026      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c86:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x498>
 8001c92:	e01e      	b.n	8001cd2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69db      	ldr	r3, [r3, #28]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d107      	bne.n	8001cac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e019      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40007000 	.word	0x40007000
 8001ca8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cac:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <HAL_RCC_OscConfig+0x500>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d106      	bne.n	8001cce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d001      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0d0      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d910      	bls.n	8001d24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d02:	4b67      	ldr	r3, [pc, #412]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f023 0207 	bic.w	r2, r3, #7
 8001d0a:	4965      	ldr	r1, [pc, #404]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d12:	4b63      	ldr	r3, [pc, #396]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d001      	beq.n	8001d24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e0b8      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d020      	beq.n	8001d72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d3c:	4b59      	ldr	r3, [pc, #356]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	4a58      	ldr	r2, [pc, #352]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d54:	4b53      	ldr	r3, [pc, #332]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	4a52      	ldr	r2, [pc, #328]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d60:	4b50      	ldr	r3, [pc, #320]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	494d      	ldr	r1, [pc, #308]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d040      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d107      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d86:	4b47      	ldr	r3, [pc, #284]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d115      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e07f      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d107      	bne.n	8001dae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d9e:	4b41      	ldr	r3, [pc, #260]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d109      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e073      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dae:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e06b      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dbe:	4b39      	ldr	r3, [pc, #228]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f023 0203 	bic.w	r2, r3, #3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	4936      	ldr	r1, [pc, #216]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dd0:	f7ff fa58 	bl	8001284 <HAL_GetTick>
 8001dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd6:	e00a      	b.n	8001dee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd8:	f7ff fa54 	bl	8001284 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e053      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 020c 	and.w	r2, r3, #12
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d1eb      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e00:	4b27      	ldr	r3, [pc, #156]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d210      	bcs.n	8001e30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f023 0207 	bic.w	r2, r3, #7
 8001e16:	4922      	ldr	r1, [pc, #136]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d001      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e032      	b.n	8001e96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d008      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	4916      	ldr	r1, [pc, #88]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0308 	and.w	r3, r3, #8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d009      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	490e      	ldr	r1, [pc, #56]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e6e:	f000 f821 	bl	8001eb4 <HAL_RCC_GetSysClockFreq>
 8001e72:	4602      	mov	r2, r0
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	091b      	lsrs	r3, r3, #4
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	490a      	ldr	r1, [pc, #40]	@ (8001ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e80:	5ccb      	ldrb	r3, [r1, r3]
 8001e82:	fa22 f303 	lsr.w	r3, r2, r3
 8001e86:	4a09      	ldr	r2, [pc, #36]	@ (8001eac <HAL_RCC_ClockConfig+0x1cc>)
 8001e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e8a:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1d0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f9b6 	bl	8001200 <HAL_InitTick>

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40022000 	.word	0x40022000
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	080029fc 	.word	0x080029fc
 8001eac:	20000008 	.word	0x20000008
 8001eb0:	20000010 	.word	0x20000010

08001eb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ece:	4b1e      	ldr	r3, [pc, #120]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	d002      	beq.n	8001ee4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ede:	2b08      	cmp	r3, #8
 8001ee0:	d003      	beq.n	8001eea <HAL_RCC_GetSysClockFreq+0x36>
 8001ee2:	e027      	b.n	8001f34 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ee6:	613b      	str	r3, [r7, #16]
      break;
 8001ee8:	e027      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	0c9b      	lsrs	r3, r3, #18
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	4a17      	ldr	r2, [pc, #92]	@ (8001f50 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ef4:	5cd3      	ldrb	r3, [r2, r3]
 8001ef6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d010      	beq.n	8001f24 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f02:	4b11      	ldr	r3, [pc, #68]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	0c5b      	lsrs	r3, r3, #17
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	4a11      	ldr	r2, [pc, #68]	@ (8001f54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f0e:	5cd3      	ldrb	r3, [r2, r3]
 8001f10:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a0d      	ldr	r2, [pc, #52]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f16:	fb03 f202 	mul.w	r2, r3, r2
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	e004      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a0c      	ldr	r2, [pc, #48]	@ (8001f58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f28:	fb02 f303 	mul.w	r3, r2, r3
 8001f2c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	613b      	str	r3, [r7, #16]
      break;
 8001f32:	e002      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f34:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f36:	613b      	str	r3, [r7, #16]
      break;
 8001f38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f3a:	693b      	ldr	r3, [r7, #16]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	371c      	adds	r7, #28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	007a1200 	.word	0x007a1200
 8001f50:	08002a0c 	.word	0x08002a0c
 8001f54:	08002a1c 	.word	0x08002a1c
 8001f58:	003d0900 	.word	0x003d0900

08001f5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f64:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <RCC_Delay+0x34>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <RCC_Delay+0x38>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	0a5b      	lsrs	r3, r3, #9
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	fb02 f303 	mul.w	r3, r2, r3
 8001f76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f78:	bf00      	nop
  }
  while (Delay --);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1e5a      	subs	r2, r3, #1
 8001f7e:	60fa      	str	r2, [r7, #12]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1f9      	bne.n	8001f78 <RCC_Delay+0x1c>
}
 8001f84:	bf00      	nop
 8001f86:	bf00      	nop
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr
 8001f90:	20000008 	.word	0x20000008
 8001f94:	10624dd3 	.word	0x10624dd3

08001f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e041      	b.n	800202e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d106      	bne.n	8001fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f7ff f84c 	bl	800105c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	f000 fa56 	bl	8002488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
	...

08002038 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b01      	cmp	r3, #1
 800204a:	d001      	beq.n	8002050 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e035      	b.n	80020bc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2202      	movs	r2, #2
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a16      	ldr	r2, [pc, #88]	@ (80020c8 <HAL_TIM_Base_Start_IT+0x90>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d009      	beq.n	8002086 <HAL_TIM_Base_Start_IT+0x4e>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800207a:	d004      	beq.n	8002086 <HAL_TIM_Base_Start_IT+0x4e>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a12      	ldr	r2, [pc, #72]	@ (80020cc <HAL_TIM_Base_Start_IT+0x94>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d111      	bne.n	80020aa <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f003 0307 	and.w	r3, r3, #7
 8002090:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b06      	cmp	r3, #6
 8002096:	d010      	beq.n	80020ba <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a8:	e007      	b.n	80020ba <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 0201 	orr.w	r2, r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40012c00 	.word	0x40012c00
 80020cc:	40000400 	.word	0x40000400

080020d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d020      	beq.n	8002134 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d01b      	beq.n	8002134 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f06f 0202 	mvn.w	r2, #2
 8002104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f998 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 8002120:	e005      	b.n	800212e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f98b 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f99a 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	2b00      	cmp	r3, #0
 800213c:	d020      	beq.n	8002180 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01b      	beq.n	8002180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f06f 0204 	mvn.w	r2, #4
 8002150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2202      	movs	r2, #2
 8002156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f972 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 800216c:	e005      	b.n	800217a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 f965 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 f974 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d020      	beq.n	80021cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f003 0308 	and.w	r3, r3, #8
 8002190:	2b00      	cmp	r3, #0
 8002192:	d01b      	beq.n	80021cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0208 	mvn.w	r2, #8
 800219c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2204      	movs	r2, #4
 80021a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f94c 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 80021b8:	e005      	b.n	80021c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f93f 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f94e 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d020      	beq.n	8002218 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f003 0310 	and.w	r3, r3, #16
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d01b      	beq.n	8002218 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f06f 0210 	mvn.w	r2, #16
 80021e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2208      	movs	r2, #8
 80021ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f926 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 8002204:	e005      	b.n	8002212 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f919 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f928 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00c      	beq.n	800223c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	2b00      	cmp	r3, #0
 800222a:	d007      	beq.n	800223c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0201 	mvn.w	r2, #1
 8002234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7fe fbe2 	bl	8000a00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00c      	beq.n	8002260 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800224c:	2b00      	cmp	r3, #0
 800224e:	d007      	beq.n	8002260 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 fa6f 	bl	800273e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00c      	beq.n	8002284 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002270:	2b00      	cmp	r3, #0
 8002272:	d007      	beq.n	8002284 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800227c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f8f8 	bl	8002474 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	f003 0320 	and.w	r3, r3, #32
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00c      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f003 0320 	and.w	r3, r3, #32
 8002294:	2b00      	cmp	r3, #0
 8002296:	d007      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0220 	mvn.w	r2, #32
 80022a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 fa42 	bl	800272c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022a8:	bf00      	nop
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_TIM_ConfigClockSource+0x1c>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e0b4      	b.n	8002436 <HAL_TIM_ConfigClockSource+0x186>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002304:	d03e      	beq.n	8002384 <HAL_TIM_ConfigClockSource+0xd4>
 8002306:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800230a:	f200 8087 	bhi.w	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800230e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002312:	f000 8086 	beq.w	8002422 <HAL_TIM_ConfigClockSource+0x172>
 8002316:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800231a:	d87f      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800231c:	2b70      	cmp	r3, #112	@ 0x70
 800231e:	d01a      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0xa6>
 8002320:	2b70      	cmp	r3, #112	@ 0x70
 8002322:	d87b      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 8002324:	2b60      	cmp	r3, #96	@ 0x60
 8002326:	d050      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x11a>
 8002328:	2b60      	cmp	r3, #96	@ 0x60
 800232a:	d877      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800232c:	2b50      	cmp	r3, #80	@ 0x50
 800232e:	d03c      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0xfa>
 8002330:	2b50      	cmp	r3, #80	@ 0x50
 8002332:	d873      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 8002334:	2b40      	cmp	r3, #64	@ 0x40
 8002336:	d058      	beq.n	80023ea <HAL_TIM_ConfigClockSource+0x13a>
 8002338:	2b40      	cmp	r3, #64	@ 0x40
 800233a:	d86f      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800233c:	2b30      	cmp	r3, #48	@ 0x30
 800233e:	d064      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002340:	2b30      	cmp	r3, #48	@ 0x30
 8002342:	d86b      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 8002344:	2b20      	cmp	r3, #32
 8002346:	d060      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002348:	2b20      	cmp	r3, #32
 800234a:	d867      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800234c:	2b00      	cmp	r3, #0
 800234e:	d05c      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002350:	2b10      	cmp	r3, #16
 8002352:	d05a      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002354:	e062      	b.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002366:	f000 f96a 	bl	800263e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002378:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	609a      	str	r2, [r3, #8]
      break;
 8002382:	e04f      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002394:	f000 f953 	bl	800263e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023a6:	609a      	str	r2, [r3, #8]
      break;
 80023a8:	e03c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023b6:	461a      	mov	r2, r3
 80023b8:	f000 f8ca 	bl	8002550 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2150      	movs	r1, #80	@ 0x50
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 f921 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 80023c8:	e02c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023d6:	461a      	mov	r2, r3
 80023d8:	f000 f8e8 	bl	80025ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2160      	movs	r1, #96	@ 0x60
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 f911 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 80023e8:	e01c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023f6:	461a      	mov	r2, r3
 80023f8:	f000 f8aa 	bl	8002550 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2140      	movs	r1, #64	@ 0x40
 8002402:	4618      	mov	r0, r3
 8002404:	f000 f901 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 8002408:	e00c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4619      	mov	r1, r3
 8002414:	4610      	mov	r0, r2
 8002416:	f000 f8f8 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 800241a:	e003      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
      break;
 8002420:	e000      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002422:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr

08002462 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
	...

08002488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a2b      	ldr	r2, [pc, #172]	@ (8002548 <TIM_Base_SetConfig+0xc0>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d007      	beq.n	80024b0 <TIM_Base_SetConfig+0x28>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a6:	d003      	beq.n	80024b0 <TIM_Base_SetConfig+0x28>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a28      	ldr	r2, [pc, #160]	@ (800254c <TIM_Base_SetConfig+0xc4>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d108      	bne.n	80024c2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	4313      	orrs	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a20      	ldr	r2, [pc, #128]	@ (8002548 <TIM_Base_SetConfig+0xc0>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d007      	beq.n	80024da <TIM_Base_SetConfig+0x52>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024d0:	d003      	beq.n	80024da <TIM_Base_SetConfig+0x52>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a1d      	ldr	r2, [pc, #116]	@ (800254c <TIM_Base_SetConfig+0xc4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d108      	bne.n	80024ec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a0d      	ldr	r2, [pc, #52]	@ (8002548 <TIM_Base_SetConfig+0xc0>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d103      	bne.n	8002520 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	691a      	ldr	r2, [r3, #16]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d005      	beq.n	800253e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f023 0201 	bic.w	r2, r3, #1
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	611a      	str	r2, [r3, #16]
  }
}
 800253e:	bf00      	nop
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr
 8002548:	40012c00 	.word	0x40012c00
 800254c:	40000400 	.word	0x40000400

08002550 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002550:	b480      	push	{r7}
 8002552:	b087      	sub	sp, #28
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6a1b      	ldr	r3, [r3, #32]
 8002560:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	f023 0201 	bic.w	r2, r3, #1
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800257a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4313      	orrs	r3, r2
 8002584:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	f023 030a 	bic.w	r3, r3, #10
 800258c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	4313      	orrs	r3, r2
 8002594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	621a      	str	r2, [r3, #32]
}
 80025a2:	bf00      	nop
 80025a4:	371c      	adds	r7, #28
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	f023 0210 	bic.w	r2, r3, #16
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80025d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	031b      	lsls	r3, r3, #12
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80025e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	011b      	lsls	r3, r3, #4
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	621a      	str	r2, [r3, #32]
}
 8002600:	bf00      	nop
 8002602:	371c      	adds	r7, #28
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr

0800260a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002620:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	f043 0307 	orr.w	r3, r3, #7
 800262c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	609a      	str	r2, [r3, #8]
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr

0800263e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800263e:	b480      	push	{r7}
 8002640:	b087      	sub	sp, #28
 8002642:	af00      	add	r7, sp, #0
 8002644:	60f8      	str	r0, [r7, #12]
 8002646:	60b9      	str	r1, [r7, #8]
 8002648:	607a      	str	r2, [r7, #4]
 800264a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002658:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	021a      	lsls	r2, r3, #8
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	431a      	orrs	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	4313      	orrs	r3, r2
 8002666:	697a      	ldr	r2, [r7, #20]
 8002668:	4313      	orrs	r3, r2
 800266a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	609a      	str	r2, [r3, #8]
}
 8002672:	bf00      	nop
 8002674:	371c      	adds	r7, #28
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800268c:	2b01      	cmp	r3, #1
 800268e:	d101      	bne.n	8002694 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002690:	2302      	movs	r3, #2
 8002692:	e041      	b.n	8002718 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2202      	movs	r2, #2
 80026a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a14      	ldr	r2, [pc, #80]	@ (8002724 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d009      	beq.n	80026ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026e0:	d004      	beq.n	80026ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a10      	ldr	r2, [pc, #64]	@ (8002728 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d10c      	bne.n	8002706 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40012c00 	.word	0x40012c00
 8002728:	40000400 	.word	0x40000400

0800272c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <malloc>:
 8002750:	4b02      	ldr	r3, [pc, #8]	@ (800275c <malloc+0xc>)
 8002752:	4601      	mov	r1, r0
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	f000 b82d 	b.w	80027b4 <_malloc_r>
 800275a:	bf00      	nop
 800275c:	20000018 	.word	0x20000018

08002760 <free>:
 8002760:	4b02      	ldr	r3, [pc, #8]	@ (800276c <free+0xc>)
 8002762:	4601      	mov	r1, r0
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	f000 b8f5 	b.w	8002954 <_free_r>
 800276a:	bf00      	nop
 800276c:	20000018 	.word	0x20000018

08002770 <sbrk_aligned>:
 8002770:	b570      	push	{r4, r5, r6, lr}
 8002772:	4e0f      	ldr	r6, [pc, #60]	@ (80027b0 <sbrk_aligned+0x40>)
 8002774:	460c      	mov	r4, r1
 8002776:	6831      	ldr	r1, [r6, #0]
 8002778:	4605      	mov	r5, r0
 800277a:	b911      	cbnz	r1, 8002782 <sbrk_aligned+0x12>
 800277c:	f000 f8ae 	bl	80028dc <_sbrk_r>
 8002780:	6030      	str	r0, [r6, #0]
 8002782:	4621      	mov	r1, r4
 8002784:	4628      	mov	r0, r5
 8002786:	f000 f8a9 	bl	80028dc <_sbrk_r>
 800278a:	1c43      	adds	r3, r0, #1
 800278c:	d103      	bne.n	8002796 <sbrk_aligned+0x26>
 800278e:	f04f 34ff 	mov.w	r4, #4294967295
 8002792:	4620      	mov	r0, r4
 8002794:	bd70      	pop	{r4, r5, r6, pc}
 8002796:	1cc4      	adds	r4, r0, #3
 8002798:	f024 0403 	bic.w	r4, r4, #3
 800279c:	42a0      	cmp	r0, r4
 800279e:	d0f8      	beq.n	8002792 <sbrk_aligned+0x22>
 80027a0:	1a21      	subs	r1, r4, r0
 80027a2:	4628      	mov	r0, r5
 80027a4:	f000 f89a 	bl	80028dc <_sbrk_r>
 80027a8:	3001      	adds	r0, #1
 80027aa:	d1f2      	bne.n	8002792 <sbrk_aligned+0x22>
 80027ac:	e7ef      	b.n	800278e <sbrk_aligned+0x1e>
 80027ae:	bf00      	nop
 80027b0:	200000f0 	.word	0x200000f0

080027b4 <_malloc_r>:
 80027b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027b8:	1ccd      	adds	r5, r1, #3
 80027ba:	f025 0503 	bic.w	r5, r5, #3
 80027be:	3508      	adds	r5, #8
 80027c0:	2d0c      	cmp	r5, #12
 80027c2:	bf38      	it	cc
 80027c4:	250c      	movcc	r5, #12
 80027c6:	2d00      	cmp	r5, #0
 80027c8:	4606      	mov	r6, r0
 80027ca:	db01      	blt.n	80027d0 <_malloc_r+0x1c>
 80027cc:	42a9      	cmp	r1, r5
 80027ce:	d904      	bls.n	80027da <_malloc_r+0x26>
 80027d0:	230c      	movs	r3, #12
 80027d2:	6033      	str	r3, [r6, #0]
 80027d4:	2000      	movs	r0, #0
 80027d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80028b0 <_malloc_r+0xfc>
 80027de:	f000 f869 	bl	80028b4 <__malloc_lock>
 80027e2:	f8d8 3000 	ldr.w	r3, [r8]
 80027e6:	461c      	mov	r4, r3
 80027e8:	bb44      	cbnz	r4, 800283c <_malloc_r+0x88>
 80027ea:	4629      	mov	r1, r5
 80027ec:	4630      	mov	r0, r6
 80027ee:	f7ff ffbf 	bl	8002770 <sbrk_aligned>
 80027f2:	1c43      	adds	r3, r0, #1
 80027f4:	4604      	mov	r4, r0
 80027f6:	d158      	bne.n	80028aa <_malloc_r+0xf6>
 80027f8:	f8d8 4000 	ldr.w	r4, [r8]
 80027fc:	4627      	mov	r7, r4
 80027fe:	2f00      	cmp	r7, #0
 8002800:	d143      	bne.n	800288a <_malloc_r+0xd6>
 8002802:	2c00      	cmp	r4, #0
 8002804:	d04b      	beq.n	800289e <_malloc_r+0xea>
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	4639      	mov	r1, r7
 800280a:	4630      	mov	r0, r6
 800280c:	eb04 0903 	add.w	r9, r4, r3
 8002810:	f000 f864 	bl	80028dc <_sbrk_r>
 8002814:	4581      	cmp	r9, r0
 8002816:	d142      	bne.n	800289e <_malloc_r+0xea>
 8002818:	6821      	ldr	r1, [r4, #0]
 800281a:	4630      	mov	r0, r6
 800281c:	1a6d      	subs	r5, r5, r1
 800281e:	4629      	mov	r1, r5
 8002820:	f7ff ffa6 	bl	8002770 <sbrk_aligned>
 8002824:	3001      	adds	r0, #1
 8002826:	d03a      	beq.n	800289e <_malloc_r+0xea>
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	442b      	add	r3, r5
 800282c:	6023      	str	r3, [r4, #0]
 800282e:	f8d8 3000 	ldr.w	r3, [r8]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	bb62      	cbnz	r2, 8002890 <_malloc_r+0xdc>
 8002836:	f8c8 7000 	str.w	r7, [r8]
 800283a:	e00f      	b.n	800285c <_malloc_r+0xa8>
 800283c:	6822      	ldr	r2, [r4, #0]
 800283e:	1b52      	subs	r2, r2, r5
 8002840:	d420      	bmi.n	8002884 <_malloc_r+0xd0>
 8002842:	2a0b      	cmp	r2, #11
 8002844:	d917      	bls.n	8002876 <_malloc_r+0xc2>
 8002846:	1961      	adds	r1, r4, r5
 8002848:	42a3      	cmp	r3, r4
 800284a:	6025      	str	r5, [r4, #0]
 800284c:	bf18      	it	ne
 800284e:	6059      	strne	r1, [r3, #4]
 8002850:	6863      	ldr	r3, [r4, #4]
 8002852:	bf08      	it	eq
 8002854:	f8c8 1000 	streq.w	r1, [r8]
 8002858:	5162      	str	r2, [r4, r5]
 800285a:	604b      	str	r3, [r1, #4]
 800285c:	4630      	mov	r0, r6
 800285e:	f000 f82f 	bl	80028c0 <__malloc_unlock>
 8002862:	f104 000b 	add.w	r0, r4, #11
 8002866:	1d23      	adds	r3, r4, #4
 8002868:	f020 0007 	bic.w	r0, r0, #7
 800286c:	1ac2      	subs	r2, r0, r3
 800286e:	bf1c      	itt	ne
 8002870:	1a1b      	subne	r3, r3, r0
 8002872:	50a3      	strne	r3, [r4, r2]
 8002874:	e7af      	b.n	80027d6 <_malloc_r+0x22>
 8002876:	6862      	ldr	r2, [r4, #4]
 8002878:	42a3      	cmp	r3, r4
 800287a:	bf0c      	ite	eq
 800287c:	f8c8 2000 	streq.w	r2, [r8]
 8002880:	605a      	strne	r2, [r3, #4]
 8002882:	e7eb      	b.n	800285c <_malloc_r+0xa8>
 8002884:	4623      	mov	r3, r4
 8002886:	6864      	ldr	r4, [r4, #4]
 8002888:	e7ae      	b.n	80027e8 <_malloc_r+0x34>
 800288a:	463c      	mov	r4, r7
 800288c:	687f      	ldr	r7, [r7, #4]
 800288e:	e7b6      	b.n	80027fe <_malloc_r+0x4a>
 8002890:	461a      	mov	r2, r3
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	42a3      	cmp	r3, r4
 8002896:	d1fb      	bne.n	8002890 <_malloc_r+0xdc>
 8002898:	2300      	movs	r3, #0
 800289a:	6053      	str	r3, [r2, #4]
 800289c:	e7de      	b.n	800285c <_malloc_r+0xa8>
 800289e:	230c      	movs	r3, #12
 80028a0:	4630      	mov	r0, r6
 80028a2:	6033      	str	r3, [r6, #0]
 80028a4:	f000 f80c 	bl	80028c0 <__malloc_unlock>
 80028a8:	e794      	b.n	80027d4 <_malloc_r+0x20>
 80028aa:	6005      	str	r5, [r0, #0]
 80028ac:	e7d6      	b.n	800285c <_malloc_r+0xa8>
 80028ae:	bf00      	nop
 80028b0:	200000f4 	.word	0x200000f4

080028b4 <__malloc_lock>:
 80028b4:	4801      	ldr	r0, [pc, #4]	@ (80028bc <__malloc_lock+0x8>)
 80028b6:	f000 b84b 	b.w	8002950 <__retarget_lock_acquire_recursive>
 80028ba:	bf00      	nop
 80028bc:	20000234 	.word	0x20000234

080028c0 <__malloc_unlock>:
 80028c0:	4801      	ldr	r0, [pc, #4]	@ (80028c8 <__malloc_unlock+0x8>)
 80028c2:	f000 b846 	b.w	8002952 <__retarget_lock_release_recursive>
 80028c6:	bf00      	nop
 80028c8:	20000234 	.word	0x20000234

080028cc <memset>:
 80028cc:	4603      	mov	r3, r0
 80028ce:	4402      	add	r2, r0
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d100      	bne.n	80028d6 <memset+0xa>
 80028d4:	4770      	bx	lr
 80028d6:	f803 1b01 	strb.w	r1, [r3], #1
 80028da:	e7f9      	b.n	80028d0 <memset+0x4>

080028dc <_sbrk_r>:
 80028dc:	b538      	push	{r3, r4, r5, lr}
 80028de:	2300      	movs	r3, #0
 80028e0:	4d05      	ldr	r5, [pc, #20]	@ (80028f8 <_sbrk_r+0x1c>)
 80028e2:	4604      	mov	r4, r0
 80028e4:	4608      	mov	r0, r1
 80028e6:	602b      	str	r3, [r5, #0]
 80028e8:	f7fe fc12 	bl	8001110 <_sbrk>
 80028ec:	1c43      	adds	r3, r0, #1
 80028ee:	d102      	bne.n	80028f6 <_sbrk_r+0x1a>
 80028f0:	682b      	ldr	r3, [r5, #0]
 80028f2:	b103      	cbz	r3, 80028f6 <_sbrk_r+0x1a>
 80028f4:	6023      	str	r3, [r4, #0]
 80028f6:	bd38      	pop	{r3, r4, r5, pc}
 80028f8:	20000230 	.word	0x20000230

080028fc <__errno>:
 80028fc:	4b01      	ldr	r3, [pc, #4]	@ (8002904 <__errno+0x8>)
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	20000018 	.word	0x20000018

08002908 <__libc_init_array>:
 8002908:	b570      	push	{r4, r5, r6, lr}
 800290a:	2600      	movs	r6, #0
 800290c:	4d0c      	ldr	r5, [pc, #48]	@ (8002940 <__libc_init_array+0x38>)
 800290e:	4c0d      	ldr	r4, [pc, #52]	@ (8002944 <__libc_init_array+0x3c>)
 8002910:	1b64      	subs	r4, r4, r5
 8002912:	10a4      	asrs	r4, r4, #2
 8002914:	42a6      	cmp	r6, r4
 8002916:	d109      	bne.n	800292c <__libc_init_array+0x24>
 8002918:	f000 f864 	bl	80029e4 <_init>
 800291c:	2600      	movs	r6, #0
 800291e:	4d0a      	ldr	r5, [pc, #40]	@ (8002948 <__libc_init_array+0x40>)
 8002920:	4c0a      	ldr	r4, [pc, #40]	@ (800294c <__libc_init_array+0x44>)
 8002922:	1b64      	subs	r4, r4, r5
 8002924:	10a4      	asrs	r4, r4, #2
 8002926:	42a6      	cmp	r6, r4
 8002928:	d105      	bne.n	8002936 <__libc_init_array+0x2e>
 800292a:	bd70      	pop	{r4, r5, r6, pc}
 800292c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002930:	4798      	blx	r3
 8002932:	3601      	adds	r6, #1
 8002934:	e7ee      	b.n	8002914 <__libc_init_array+0xc>
 8002936:	f855 3b04 	ldr.w	r3, [r5], #4
 800293a:	4798      	blx	r3
 800293c:	3601      	adds	r6, #1
 800293e:	e7f2      	b.n	8002926 <__libc_init_array+0x1e>
 8002940:	08002a20 	.word	0x08002a20
 8002944:	08002a20 	.word	0x08002a20
 8002948:	08002a20 	.word	0x08002a20
 800294c:	08002a24 	.word	0x08002a24

08002950 <__retarget_lock_acquire_recursive>:
 8002950:	4770      	bx	lr

08002952 <__retarget_lock_release_recursive>:
 8002952:	4770      	bx	lr

08002954 <_free_r>:
 8002954:	b538      	push	{r3, r4, r5, lr}
 8002956:	4605      	mov	r5, r0
 8002958:	2900      	cmp	r1, #0
 800295a:	d040      	beq.n	80029de <_free_r+0x8a>
 800295c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002960:	1f0c      	subs	r4, r1, #4
 8002962:	2b00      	cmp	r3, #0
 8002964:	bfb8      	it	lt
 8002966:	18e4      	addlt	r4, r4, r3
 8002968:	f7ff ffa4 	bl	80028b4 <__malloc_lock>
 800296c:	4a1c      	ldr	r2, [pc, #112]	@ (80029e0 <_free_r+0x8c>)
 800296e:	6813      	ldr	r3, [r2, #0]
 8002970:	b933      	cbnz	r3, 8002980 <_free_r+0x2c>
 8002972:	6063      	str	r3, [r4, #4]
 8002974:	6014      	str	r4, [r2, #0]
 8002976:	4628      	mov	r0, r5
 8002978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800297c:	f7ff bfa0 	b.w	80028c0 <__malloc_unlock>
 8002980:	42a3      	cmp	r3, r4
 8002982:	d908      	bls.n	8002996 <_free_r+0x42>
 8002984:	6820      	ldr	r0, [r4, #0]
 8002986:	1821      	adds	r1, r4, r0
 8002988:	428b      	cmp	r3, r1
 800298a:	bf01      	itttt	eq
 800298c:	6819      	ldreq	r1, [r3, #0]
 800298e:	685b      	ldreq	r3, [r3, #4]
 8002990:	1809      	addeq	r1, r1, r0
 8002992:	6021      	streq	r1, [r4, #0]
 8002994:	e7ed      	b.n	8002972 <_free_r+0x1e>
 8002996:	461a      	mov	r2, r3
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	b10b      	cbz	r3, 80029a0 <_free_r+0x4c>
 800299c:	42a3      	cmp	r3, r4
 800299e:	d9fa      	bls.n	8002996 <_free_r+0x42>
 80029a0:	6811      	ldr	r1, [r2, #0]
 80029a2:	1850      	adds	r0, r2, r1
 80029a4:	42a0      	cmp	r0, r4
 80029a6:	d10b      	bne.n	80029c0 <_free_r+0x6c>
 80029a8:	6820      	ldr	r0, [r4, #0]
 80029aa:	4401      	add	r1, r0
 80029ac:	1850      	adds	r0, r2, r1
 80029ae:	4283      	cmp	r3, r0
 80029b0:	6011      	str	r1, [r2, #0]
 80029b2:	d1e0      	bne.n	8002976 <_free_r+0x22>
 80029b4:	6818      	ldr	r0, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	4408      	add	r0, r1
 80029ba:	6010      	str	r0, [r2, #0]
 80029bc:	6053      	str	r3, [r2, #4]
 80029be:	e7da      	b.n	8002976 <_free_r+0x22>
 80029c0:	d902      	bls.n	80029c8 <_free_r+0x74>
 80029c2:	230c      	movs	r3, #12
 80029c4:	602b      	str	r3, [r5, #0]
 80029c6:	e7d6      	b.n	8002976 <_free_r+0x22>
 80029c8:	6820      	ldr	r0, [r4, #0]
 80029ca:	1821      	adds	r1, r4, r0
 80029cc:	428b      	cmp	r3, r1
 80029ce:	bf01      	itttt	eq
 80029d0:	6819      	ldreq	r1, [r3, #0]
 80029d2:	685b      	ldreq	r3, [r3, #4]
 80029d4:	1809      	addeq	r1, r1, r0
 80029d6:	6021      	streq	r1, [r4, #0]
 80029d8:	6063      	str	r3, [r4, #4]
 80029da:	6054      	str	r4, [r2, #4]
 80029dc:	e7cb      	b.n	8002976 <_free_r+0x22>
 80029de:	bd38      	pop	{r3, r4, r5, pc}
 80029e0:	200000f4 	.word	0x200000f4

080029e4 <_init>:
 80029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e6:	bf00      	nop
 80029e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ea:	bc08      	pop	{r3}
 80029ec:	469e      	mov	lr, r3
 80029ee:	4770      	bx	lr

080029f0 <_fini>:
 80029f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f2:	bf00      	nop
 80029f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f6:	bc08      	pop	{r3}
 80029f8:	469e      	mov	lr, r3
 80029fa:	4770      	bx	lr
