Design Assistant report for computer
Tue Aug 28 10:09:46 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Critical Violations
  6. High Violations
  7. Medium Violations
  8. Information only Violations
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Tue Aug 28 10:09:46 2018 ;
; Revision Name                     ; computer                            ;
; Top-level Entity Name             ; computer                            ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 2                                   ;
; - Rule A102                       ; 1                                   ;
; - Rule C101                       ; 1                                   ;
; Total High Violations             ; 29                                  ;
; - Rule A108                       ; 4                                   ;
; - Rule C105                       ; 1                                   ;
; - Rule S104                       ; 8                                   ;
; - Rule D101                       ; 16                                  ;
; Total Medium Violations           ; 5                                   ;
; - Rule C104                       ; 4                                   ;
; - Rule D102                       ; 1                                   ;
; Total Information only Violations ; 253                                 ;
; - Rule T101                       ; 203                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                ; Name                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 1 ;                                                                                                                 ;
;  Structure 1                                                                                                             ; CU_clk                                                                                                          ;
;  Structure 1                                                                                                             ; ControlUnit:CU|control_registers[0][1]                                                                          ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                 ; CU_clk                                                                                                          ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg3 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg2 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg5 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg4 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg7 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg6 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_re_reg       ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1                    ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg9 ;
;  Gated clock destination node(s) list                                                                                    ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|ram_block1a1~porta_address_reg8 ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Rule name                                                                                                    ; Name                                                    ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                       ;                                                         ;
;  Latch 1                                                                                                     ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[1]            ;
; Rule A108: Design should not contain latches - Latch 2                                                       ;                                                         ;
;  Latch 2                                                                                                     ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[3]            ;
; Rule A108: Design should not contain latches - Latch 3                                                       ;                                                         ;
;  Latch 3                                                                                                     ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[0]            ;
; Rule A108: Design should not contain latches - Latch 4                                                       ;                                                         ;
;  Latch 4                                                                                                     ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[2]            ;
; Rule C105: Clock signal should be a global signal                                                            ; altera_internal_jtag~TCKUTAP                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[7]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[3]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[4]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[2]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[5]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[0]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[1]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source        ; keyboard_input:PORT_KEY|data[6]                         ;
;  Violated clock and other port source node(s) list                                                           ; keyboard_input:PORT_KEY|edges[0]                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1  ;                                                         ;
;  Source node(s) from clock "CLOCK_50"                                                                        ; ps2Keyboard:PORT_KYB|edgeDetect:comb_144|pastValue[0]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2  ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|state.STOP                         ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]   ;
;  Destination node(s) from clock "CLOCK_50"                                                                   ; ps2Keyboard:PORT_KYB|edgeDetect:comb_144|pastValue[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3  ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|state.DATA                         ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4  ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|state.IDLE_START                   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5  ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|state.PARITY                       ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6  ;                                                         ;
;  Source node(s) from clock "CLOCK_50"                                                                        ; ps2Keyboard:PORT_KYB|edgeDetect:comb_144|pastValue[1]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7  ;                                                         ;
;  Source node(s) from clock "CLOCK_50"                                                                        ; ps2Keyboard:PORT_KYB|bufferEmptyDelay[7]                ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8  ;                                                         ;
;  Source node(s) from clock "CLOCK_50"                                                                        ; ports:primaryPorts|port:port_creation[3].port_i|service ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9  ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[1]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[2]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[3]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[4]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[5]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[6]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[7]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]    ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16 ;                                                         ;
;  Source node(s) from clock "PS2_CLK"                                                                         ; ps2Keyboard:PORT_KYB|data[0]                            ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]   ;
;  Destination node(s) from clock "auto_stp_external_clock_0"                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]    ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                          ; Name                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; CLOCK_50                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg11                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg8                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg6                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg1                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg15                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg12                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg3                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg7                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|ram_block1a8~portb_datain_reg14                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; CU_clk                                                                                                                                                                                                                                                    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|Y[7]                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterV[7]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterV[8]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[8]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[7]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[6]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[5]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[4]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[3]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                              ; VGA_memoryMap:display|VGA:display|counterH[2]                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; PS2_CLK                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|state.STOP                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|state.DATA                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|shifts[2]                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|state.IDLE_START                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|state.PARITY                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|shifts[0]                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|shifts[1]~DUPLICATE                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|shifts[1]                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|data[1]                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                              ; ps2Keyboard:PORT_KYB|data[2]                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                         ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|transition_found~0 ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous~0         ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; keyboard_input:PORT_KEY|edges[0]                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[7]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[3]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[4]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[2]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[5]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[0]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[1]                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                              ; keyboard_input:PORT_KEY|data[6]                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|edges~0                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|edges~1                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|edges~3                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|edges~2                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|data[4]~1                                                                                                                                                                                                                         ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|data~8                                                                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|data~4                                                                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|data~5                                                                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|data~3                                                                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; keyboard_input:PORT_KEY|data~6                                                                                                                                                                                                                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1 ;                                                                                                                                                                                                                                                           ;
;  Source node(s) from clock "PS2_CLK" - (Bus)                                                                                                                                       ; ps2Keyboard:PORT_KYB|data                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "auto_stp_external_clock_0" - (Bus)                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "auto_stp_external_clock_0" - (Bus)                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w1_n0_mux_dataout~0                                                                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; CU_clk                                                                                                                                                                                                                                                                                                                                              ; 869     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                               ; 1324    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[13]~201                                                                                                                                                                                                                                                                                       ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~8                                                                                                                                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[0]~14                                                                                                                                                                                                                                                                                                                                    ; 529     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|RF_dst[0]~8                                                                                                                                                                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|state.000                                                                                                                                                                                                                                                                                                                            ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w2_n0_mux_dataout~0                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[0]~20                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[0]~24                                                                                                                                                                                                                                                                                                                            ; 442     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|DM_oe~0                                                                                                                                                                                                                                                                                                                              ; 262     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w3_n0_mux_dataout~0                                                                                                                                                                                                                                 ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[6]~32                                                                                                                                                                                                                                                                                                                        ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[6]~177                                                                                                                                                                                                                                                                                                                           ; 427     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[6]                                                                                                                                                                                                                                      ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[9]~2                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w0_n0_mux_dataout~0                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[11]~42                                                                                                                                                                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w5_n0_mux_dataout~0                                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[3]~26                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[8]~36                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[8]~69                                                                                                                                                                                                                                                                                         ; 422     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|RF_dst[3]~7                                                                                                                                                                                                                                                                                                                          ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w4_n0_mux_dataout~0                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[2]~24                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[15]~257                                                                                                                                                                                                                                                                                       ; 170     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~2                                                                                                                                                                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; lfsr_memoryMap:mcp4|Equal0~2                                                                                                                                                                                                                                                                                                                        ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[12]~7                                                                                                                                                                                                                                                                                                                                    ; 401     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|RF_dst[1]~9                                                                                                                                                                                                                                                                                                                          ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w11_n0_mux_dataout~0                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[9]~38                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[1]~22                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[7]~34                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[4]~28                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[4]~125                                                                                                                                                                                                                                                                                                                           ; 424     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[4]~15                                                                                                                                                                                                                                                                                                                                    ; 462     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|RF_dst[2]~6                                                                                                                                                                                                                                                                                                                          ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[10]~40                                                                                                                                                                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[10]~121                                                                                                                                                                                                                                                                                       ; 423     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vector_memoryMap:mcp3|Equal3~0                                                                                                                                                                                                                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[1]~16                                                                                                                                                                                                                                                                                                                                    ; 438     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[5]~30                                                                                                                                                                                                                                                                                                                        ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[5]~151                                                                                                                                                                                                                                                                                                                           ; 423     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[3]~13                                                                                                                                                                                                                                                                                                                                    ; 620     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w10_n0_mux_dataout~0                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_addr[12]~44                                                                                                                                                                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~173                                                                                                                                                                                                                                                                                       ; 170     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|RF_inc~0                                                                                                                                                                                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; regFile:REG|idEn                                                                                                                                                                                                                                                                                                                                    ; 260     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[2]~75                                                                                                                                                                                                                                                                                                                            ; 453     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PM_ae~1                                                                                                                                                                                                                                                                                                                              ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; lfsr_memoryMap:mcp4|Equal0~5                                                                                                                                                                                                                                                                                                                        ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; lfsr_memoryMap:mcp4|Equal0~0                                                                                                                                                                                                                                                                                                                        ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[8]~1                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[7]~43                                                                                                                                                                                                                                                                                         ; 424     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[2]~0                                                                                                                                                                                                                                                                                                                                     ; 408     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|RF_inc~1                                                                                                                                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; lfsr_memoryMap:mcp4|Equal0~3                                                                                                                                                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w12_n0_mux_dataout~0                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w20_n0_mux_dataout~0                                                                                                                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[1]~50                                                                                                                                                                                                                                                                                                                            ; 446     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[1]                                                                                                                                                                                                                                      ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[6]~4                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[5]~3                                                                                                                                                                                                                                                                                                                                     ; 372     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[11]~10                                                                                                                                                                                                                                                                                                                                   ; 374     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[11]~147                                                                                                                                                                                                                                                                                       ; 426     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vector_memoryMap:mcp3|Equal0~1                                                                                                                                                                                                                                                                                                                      ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[10]~9                                                                                                                                                                                                                                                                                                                                    ; 375     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PORT_hrw~0                                                                                                                                                                                                                                                                                                                           ; 334     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|PORT_he~0                                                                                                                                                                                                                                                                                                                            ; 334     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w18_n0_mux_dataout~0                                                                                                                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w19_n0_mux_dataout~0                                                                                                                                                                                                                                ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w16_n0_mux_dataout~0                                                                                                                                                                                                                                ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w17_n0_mux_dataout~0                                                                                                                                                                                                                                ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|z_out[3]~100                                                                                                                                                                                                                                                                                                                           ; 459     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vector_memoryMap:mcp3|Equal5~0                                                                                                                                                                                                                                                                                                                      ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|input2[3]                                                                                                                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; multiply_memoryMap:mcp1|Equal1~0                                                                                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[3]                                                                                                                                                                                                                                      ; 121     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DM_address[7]~5                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]                                                                                                                                                                                                                                                                                          ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|LessThan0~6                                                                                                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[7]                                                                                                                                                                                                                                                                                                              ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[6]                                                                                                                                                                                                                                                                                                              ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[4]                                                                                                                                                                                                                                                                                                              ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[3]                                                                                                                                                                                                                                                                                                              ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[5]                                                                                                                                                                                                                                                                                                              ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                ; 261     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[14]~229                                                                                                                                                                                                                                                                                       ; 166     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[57]                                                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|input2[15]                                                                                                                                                                                                                                                                                                                    ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[9]~95                                                                                                                                                                                                                                                                                         ; 422     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w13_n0_mux_dataout~0                                                                                                                                                                                                                                ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ports:primaryPorts|port:port_creation[3].port_i|HW~0                                                                                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vector_memoryMap:mcp3|Equal1~0                                                                                                                                                                                                                                                                                                                      ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|comb~0                                                                                                                                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|input2[2]                                                                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[55]                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[56]                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; vector_memoryMap:mcp3|comb~3                                                                                                                                                                                                                                                                                                                        ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[7]                                                                                                                                                                                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[58]                                                                                                                                                                                                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[59]                                                                                                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[60]                                                                                                                                                                                                                       ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; divide_memoryMap:mcp2|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider|sel[61]                                                                                                                                                                                                                       ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|pixelMap:comb_86|busSide[0]~1                                                                                                                                                                                                                                                                                                 ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|LessThan0~0                                                                                                                                                                                                                                                                                                                   ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 743     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                        ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                        ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; 377     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; auto_stp_external_clock_0~inputCLKENA0                                                                                                                                                                                                                                                                                                              ; 1023    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[4]                                                                                                                                                                                                       ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                  ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 204     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][16]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][15]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][21]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][18]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][24]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][26]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][22]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][14]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][19]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][25]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][23]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][17]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[4][20]                                                                                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[6]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[5]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[4]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[3]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[2]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[1]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[0]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[8]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[7]                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[10]                                                                           ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]~DUPLICATE                                                                 ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[11]                                                                           ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                         ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]~0                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~259                                                                                                                                                                                                                                                                                       ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sw_input:PORT_SW|Equal0~7                                                                                                                                                                                                                                                                                                                           ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[0]                                                                                                                                                                                                                                      ; 146     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALU:comb_534|Mux0~0                                                                                                                                                                                                                                                                                                                                 ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; lfsr_memoryMap:mcp4|always0~0                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[4]                                                                                                                                                                                                                                      ; 151     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[2]                                                                                                                                                                                                                                      ; 151     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[5]                                                                                                                                                                                                                                      ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[1]                                                                                                                                                                                                                                                                                                        ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[3]                                                                                                                                                                                                                                                                                                        ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[0]                                                                                                                                                                                                                                                                                                        ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[1]                                                                                                                                                                                                                                                                                                              ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[0]                                                                                                                                                                                                                                                                                                              ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[2]                                                                                                                                                                                                                                                                                                              ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|pixelMap:comb_86|Add0~29                                                                                                                                                                                                                                                                                                      ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|pixelMap:comb_86|Add0~25                                                                                                                                                                                                                                                                                                      ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|pixelMap:comb_86|Add0~21                                                                                                                                                                                                                                                                                                      ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|pixelMap:comb_86|Add0~17                                                                                                                                                                                                                                                                                                      ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|pixelMap:comb_86|Add0~13                                                                                                                                                                                                                                                                                                      ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_memoryMap:display|VGA:display|X[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[2]                                                                                                                                                                                                                                                                                                        ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                               ; 1324    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; auto_stp_external_clock_0~inputCLKENA0                                                                                                                                                                                                                                                                                                              ; 1023    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CU_clk                                                                                                                                                                                                                                                                                                                                              ; 869     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 743     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[3]~13                                                                                                                                                                                                                                                                                                                                    ; 620     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[0]~14                                                                                                                                                                                                                                                                                                                                    ; 529     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[4]~15                                                                                                                                                                                                                                                                                                                                    ; 462     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[3]~100                                                                                                                                                                                                                                                                                                                           ; 459     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[2]~75                                                                                                                                                                                                                                                                                                                            ; 453     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[1]~50                                                                                                                                                                                                                                                                                                                            ; 446     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[0]~24                                                                                                                                                                                                                                                                                                                            ; 442     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[1]~16                                                                                                                                                                                                                                                                                                                                    ; 438     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[6]~177                                                                                                                                                                                                                                                                                                                           ; 427     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[11]~147                                                                                                                                                                                                                                                                                       ; 426     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[7]~43                                                                                                                                                                                                                                                                                         ; 424     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[4]~125                                                                                                                                                                                                                                                                                                                           ; 424     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALU:comb_534|z_out[5]~151                                                                                                                                                                                                                                                                                                                           ; 423     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[10]~121                                                                                                                                                                                                                                                                                       ; 423     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[8]~69                                                                                                                                                                                                                                                                                         ; 422     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[9]~95                                                                                                                                                                                                                                                                                         ; 422     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[2]~0                                                                                                                                                                                                                                                                                                                                     ; 408     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[12]~7                                                                                                                                                                                                                                                                                                                                    ; 401     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; 377     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[10]~9                                                                                                                                                                                                                                                                                                                                    ; 375     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[9]~2                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[11]~10                                                                                                                                                                                                                                                                                                                                   ; 374     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[7]~5                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[8]~1                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[6]~4                                                                                                                                                                                                                                                                                                                                     ; 374     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DM_address[5]~3                                                                                                                                                                                                                                                                                                                                     ; 372     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ControlUnit:CU|PORT_hrw~0                                                                                                                                                                                                                                                                                                                           ; 334     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ControlUnit:CU|PORT_he~0                                                                                                                                                                                                                                                                                                                            ; 334     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ControlUnit:CU|DM_oe~0                                                                                                                                                                                                                                                                                                                              ; 262     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                ; 261     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; regFile:REG|idEn                                                                                                                                                                                                                                                                                                                                    ; 260     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 204     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~173                                                                                                                                                                                                                                                                                       ; 170     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[15]~257                                                                                                                                                                                                                                                                                       ; 170     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[14]~229                                                                                                                                                                                                                                                                                       ; 166     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[13]~201                                                                                                                                                                                                                                                                                       ; 165     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[4]                                                                                                                                                                                                                                      ; 151     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[2]                                                                                                                                                                                                                                      ; 151     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[1]                                                                                                                                                                                                                                      ; 149     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[0]                                                                                                                                                                                                                                      ; 146     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w17_n0_mux_dataout~0                                                                                                                                                                                                                                ; 136     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; vector_memoryMap:mcp3|Equal0~1                                                                                                                                                                                                                                                                                                                      ; 135     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[3]                                                                                                                                                                                                                                      ; 121     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w19_n0_mux_dataout~0                                                                                                                                                                                                                                ; 115     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|VGA:display|X[4]                                                                                                                                                                                                                                                                                                              ; 115     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_memoryMap:display|VGA:display|X[6]                                                                                                                                                                                                                                                                                                              ; 115     ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Aug 28 10:09:32 2018
Info: Command: quartus_drc computer -c computer
Warning (125092): Tcl Script File instructionDecoder.qip not found
    Info (125063): set_global_assignment -name QIP_FILE instructionDecoder.qip
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_fkl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_4v8:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'computer.sdc'
Warning (332049): Ignored create_clock at computer.sdc(17): Time value "1.536 MH" is not valid File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 17
    Info (332050): create_clock -period "1.536 MH" -name clk_audbck [get_ports AUD_BCLK] File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 17
Warning (332049): Ignored create_clock at computer.sdc(17): Option -period: Invalid clock period File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 17
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at computer.sdc(93): VGA_BLANK could not be matched with a port File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 93
Warning (332049): Ignored set_output_delay at computer.sdc(93): Argument <targets> is an empty collection File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 93
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 93
Warning (332049): Ignored set_output_delay at computer.sdc(94): Argument <targets> is an empty collection File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 94
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: G:/Programs/altera/12.1sp1/projects/computer/computer.sdc Line: 94
Warning (332060): Node: VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_memoryMap:display|VGA:display|Y[7] is being clocked by VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qh84:auto_generated|ram_block1a0~porta_address_reg6 is being clocked by auto_stp_external_clock_0
Warning (332060): Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ps2Keyboard:PORT_KYB|state.STOP is being clocked by PS2_CLK
Warning (332060): Node: keyboard_input:PORT_KEY|edges[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register keyboard_input:PORT_KEY|data[7] is being clocked by keyboard_input:PORT_KEY|edges[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308033): (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 1 combinational loops related to this rule.
    Critical Warning (308012): Node  "CU_clk" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 76
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "CU_clk" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 76
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 4 latch(es) related to this rule.
    Critical Warning (308012): Node  "ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[1]" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1145
    Critical Warning (308012): Node  "ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[3]" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1145
    Critical Warning (308012): Node  "ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[0]" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1145
    Critical Warning (308012): Node  "ControlUnit:CU|nextIrq:getNextIRQ|nextIrq[2]" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1145
Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule.
    Info (308076): The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page.
    Critical Warning (308012): Node  "altera_internal_jtag~TCKUTAP"
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 8 node(s) related to this rule.
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[7]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[3]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[4]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[2]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[5]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[0]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[1]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
    Critical Warning (308012): Node  "keyboard_input:PORT_KEY|data[6]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 14
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 16 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|edgeDetect:comb_144|pastValue[0]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 102
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|state.STOP" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 22
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|state.DATA" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 22
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|state.IDLE_START" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 22
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|state.PARITY" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 22
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|edgeDetect:comb_144|pastValue[1]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 102
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|bufferEmptyDelay[7]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 49
    Critical Warning (308012): Node  "ports:primaryPorts|port:port_creation[3].port_i|service" File: G:/Programs/altera/12.1sp1/projects/computer/port.v Line: 6
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[1]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[2]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[3]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[4]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[5]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[6]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[7]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
    Critical Warning (308012): Node  "ps2Keyboard:PORT_KYB|data[0]" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule.
    Warning (308010): Node  "CLOCK_50" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 20
    Warning (308010): Node  "VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]" File: G:/Programs/altera/12.1sp1/projects/computer/VGA.v Line: 91
    Warning (308010): Node  "PS2_CLK" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 58
    Warning (308010): Node  "keyboard_input:PORT_KEY|edges[0]" File: G:/Programs/altera/12.1sp1/projects/computer/keyboard.v Line: 9
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "ps2Keyboard:PORT_KYB|data (Bus)" File: G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v Line: 66
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 203 node(s) with highest fan-out.
    Info (308011): Node  "programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w1_n0_mux_dataout~0" File: G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf Line: 40
    Info (308011): Node  "CU_clk" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 76
    Info (308011): Node  "CLOCK_50~inputCLKENA0" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 20
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[13]~201" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~8" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "DM_address[0]~14" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "ControlUnit:CU|RF_dst[0]~8" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 8
    Info (308011): Node  "ControlUnit:CU|state.000" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 37
    Info (308011): Node  "programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w2_n0_mux_dataout~0" File: G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf Line: 51
    Info (308011): Node  "ControlUnit:CU|PM_addr[0]~20" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 6
    Info (308011): Node  "ALU:comb_534|z_out[0]~24" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "ControlUnit:CU|DM_oe~0" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 15
    Info (308011): Node  "programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w3_n0_mux_dataout~0" File: G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf Line: 54
    Info (308011): Node  "ControlUnit:CU|PM_addr[6]~32" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 6
    Info (308011): Node  "ALU:comb_534|z_out[6]~177" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "VGA_memoryMap:display|MemoryMapped:thing|altsyncram:altsyncram_component|altsyncram_3op2:auto_generated|q_b[6]" File: G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_3op2.tdf Line: 35
    Info (308011): Node  "DM_address[9]~2" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w0_n0_mux_dataout~0" File: G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf Line: 29
    Info (308011): Node  "ControlUnit:CU|PM_addr[11]~42" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 6
    Info (308011): Node  "programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w5_n0_mux_dataout~0" File: G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf Line: 56
    Info (308011): Node  "ControlUnit:CU|PM_addr[3]~26" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 6
    Info (308011): Node  "ControlUnit:CU|PM_addr[8]~36" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 6
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[8]~69" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "ControlUnit:CU|RF_dst[3]~7" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 8
    Info (308011): Node  "programMemory:PM|altsyncram:altsyncram_component|altsyncram_68h1:auto_generated|mux_2hb:mux2|l1_w4_n0_mux_dataout~0" File: G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf Line: 55
    Info (308011): Node  "ControlUnit:CU|PM_addr[2]~24" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 6
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[15]~257" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[12]~2" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "lfsr_memoryMap:mcp4|Equal0~2" File: G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v Line: 10
    Info (308011): Node  "DM_address[12]~7" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "CLOCK_50~inputCLKENA0" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 20
    Info (308011): Node  "auto_stp_external_clock_0~inputCLKENA0"
    Info (308011): Node  "CU_clk" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 76
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "DM_address[3]~13" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[0]~14" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[4]~15" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "ALU:comb_534|z_out[3]~100" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "ALU:comb_534|z_out[2]~75" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "ALU:comb_534|z_out[1]~50" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "ALU:comb_534|z_out[0]~24" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "DM_address[1]~16" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "ALU:comb_534|z_out[6]~177" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[11]~147" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[7]~43" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "ALU:comb_534|z_out[4]~125" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "ALU:comb_534|z_out[5]~151" File: G:/Programs/altera/12.1sp1/projects/computer/ALU.v Line: 7
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[10]~121" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[8]~69" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "keyCodeDecoder_memoryMap:toAscii|triState:comb_66|bus[9]~95" File: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v Line: 1131
    Info (308011): Node  "DM_address[2]~0" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[12]~7" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all" File: g:/programs/altera/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (308011): Node  "DM_address[10]~9" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[9]~2" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[11]~10" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[7]~5" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[8]~1" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[6]~4" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308011): Node  "DM_address[5]~3" File: G:/Programs/altera/12.1sp1/projects/computer/computer.v Line: 187
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 253 information messages and 36 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 5014 megabytes
    Info: Processing ended: Tue Aug 28 10:09:46 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


