
;; Function virtual const char* leveldb::InternalKeyComparator::Name() const (_ZNK7leveldb21InternalKeyComparator4NameEv, funcdef_no=1420, decl_uid=30090, cgraph_uid=590, symbol_order=602)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual const char* leveldb::InternalKeyComparator::Name() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 87[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 87
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],87[20]
;; rd  kill	(3) 0[0,1],87[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 87 [ <retval> ]) in insn 10:
  Adding insn 6 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


virtual const char* leveldb::InternalKeyComparator::Name() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 87
;; live  kill	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 10 2 (set (reg/f:DI 87 [ <retval> ])
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7feb014d1a20 *.LC0>)) db/dbformat.cc:47 89 {*movdi_internal}
     (nil))
(insn 10 6 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 87 [ <retval> ])) db/dbformat.cc:48 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ <retval> ])
        (expr_list:REG_EQUAL (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7feb014d1a20 *.LC0>)
            (nil))))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) db/dbformat.cc:48 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual int leveldb::InternalKeyComparator::Compare(const leveldb::Slice&, const leveldb::Slice&) const (_ZNK7leveldb21InternalKeyComparator7CompareERKNS_5SliceES3_, funcdef_no=1421, decl_uid=30094, cgraph_uid=591, symbol_order=603)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 10 count 9 (    1)


virtual int leveldb::InternalKeyComparator::Compare(const leveldb::Slice&, const leveldb::Slice&) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,3u} r1={4d,2u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={10d,4u} r18={2d} r19={2d} r20={1d,16u,2e} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={3d,2u} r88={1d,2u} r90={1d,1u} r91={1d,1u} r96={1d,1u} r98={1d,1u} r106={1d,1u} r109={1d,1u} r110={1d,4u,1e} r111={1d,4u,1e} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} 
;;    total ref usage 287{199d,84u,4e} in 42{40 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174
;;  reg->defs[] map:	0[0,3] 1[4,7] 2[8,10] 4[11,14] 5[15,18] 6[19,19] 7[20,20] 8[21,22] 9[23,24] 10[25,26] 11[27,28] 12[29,30] 13[31,32] 14[33,34] 15[35,36] 16[37,37] 17[38,47] 18[48,49] 19[50,51] 20[52,52] 21[53,55] 22[56,58] 23[59,61] 24[62,64] 25[65,67] 26[68,70] 27[71,73] 28[74,76] 29[77,78] 30[79,80] 31[81,82] 32[83,84] 33[85,86] 34[87,88] 35[89,90] 36[91,92] 37[93,95] 38[96,98] 39[99,100] 40[101,102] 45[103,104] 46[105,106] 47[107,108] 48[109,110] 49[111,112] 50[113,114] 51[115,116] 52[117,118] 53[119,120] 54[121,122] 55[123,124] 56[125,126] 57[127,128] 58[129,130] 59[131,132] 60[133,134] 61[135,136] 62[137,138] 63[139,140] 64[141,142] 65[143,144] 66[145,146] 67[147,148] 68[149,150] 69[151,152] 70[153,154] 71[155,156] 72[157,158] 73[159,160] 74[161,162] 75[163,164] 76[165,166] 77[167,168] 78[169,170] 79[171,172] 80[173,174] 87[175,177] 88[178,178] 90[179,179] 91[180,180] 96[181,181] 98[182,182] 106[183,183] 109[184,184] 110[185,185] 111[186,186] 113[187,187] 114[188,188] 115[189,189] 116[190,190] 117[191,191] 118[192,192] 119[193,193] 120[194,194] 121[195,195] 122[196,196] 123[197,197] 125[198,198] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d10(2){ }d14(4){ }d18(5){ }d19(6){ }d20(7){ }d37(16){ }d52(20){ }d55(21){ }d58(22){ }d61(23){ }d64(24){ }d67(25){ }d70(26){ }d73(27){ }d76(28){ }d95(37){ }d98(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[3],1[7],2[10],4[14],5[18],6[19],7[20],16[37],20[52],21[55],22[58],23[61],24[64],25[67],26[70],27[73],28[76],37[95],38[98]
;; rd  kill	(53) 0[0,1,2,3],1[4,5,6,7],2[8,9,10],4[11,12,13,14],5[15,16,17,18],6[19],7[20],16[37],20[52],21[53,54,55],22[56,57,58],23[59,60,61],24[62,63,64],25[65,66,67],26[68,69,70],27[71,72,73],28[74,75,76],37[93,94,95],38[96,97,98]
;;  UD chains for artificial uses at top
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(7) 1[7],4[14],5[18],6[19],7[20],16[37],20[52]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d19(bb 0 insn -1) }u1(7){ d20(bb 0 insn -1) }u2(16){ d37(bb 0 insn -1) }u3(20){ d52(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 90 96 98 109 110 111 113 114 115 116 117 118 119
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 87 88 90 96 98 109 110 111 113 114 115 116 117 118 119
;; live  kill	 17 [flags]
;; rd  in  	(7) 1[7],4[14],5[18],6[19],7[20],16[37],20[52]
;; rd  gen 	(17) 0[2],17[41],87[177],88[178],90[179],96[181],98[182],109[184],110[185],111[186],113[187],114[188],115[189],116[190],117[191],118[192],119[193]
;; rd  kill	(31) 0[0,1,2,3],17[38,39,40,41,42,43,44,45,46,47],87[175,176,177],88[178],90[179],96[181],98[182],109[184],110[185],111[186],113[187],114[188],115[189],116[190],117[191],118[192],119[193]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 110 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 110 111
;; rd  out 	(7) 6[19],7[20],16[37],20[52],87[177],110[185],111[186]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u42(6){ d19(bb 0 insn -1) }u43(7){ d20(bb 0 insn -1) }u44(16){ d37(bb 0 insn -1) }u45(20){ d52(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 111
;; lr  def 	 17 [flags] 91 106 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 111
;; live  gen 	 17 [flags] 91 106 120 121 122 123
;; live  kill	
;; rd  in  	(7) 6[19],7[20],16[37],20[52],87[177],110[185],111[186]
;; rd  gen 	(7) 17[40],91[180],106[183],120[194],121[195],122[196],123[197]
;; rd  kill	(16) 17[38,39,40,41,42,43,44,45,46,47],91[180],106[183],120[194],121[195],122[196],123[197]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; rd  out 	(5) 6[19],7[20],16[37],17[40],20[52]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u57(6){ d19(bb 0 insn -1) }u58(7){ d20(bb 0 insn -1) }u59(16){ d37(bb 0 insn -1) }u60(20){ d52(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	 87 125
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; live  gen 	 87 125
;; live  kill	
;; rd  in  	(5) 6[19],7[20],16[37],17[40],20[52]
;; rd  gen 	(2) 87[175],125[198]
;; rd  kill	(4) 87[175,176,177],125[198]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[19],7[20],16[37],20[52],87[175]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u63(6){ d19(bb 0 insn -1) }u64(7){ d20(bb 0 insn -1) }u65(16){ d37(bb 0 insn -1) }u66(20){ d52(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(5) 6[19],7[20],16[37],17[40],20[52]
;; rd  gen 	(1) 87[176]
;; rd  kill	(3) 87[175,176,177]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[19],7[20],16[37],20[52],87[176]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 2 5 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(6){ d19(bb 0 insn -1) }u68(7){ d20(bb 0 insn -1) }u69(16){ d37(bb 0 insn -1) }u70(20){ d52(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
;; rd  in  	(9) 6[19],7[20],16[37],20[52],87[175,176,177],110[185],111[186]
;; rd  gen 	(2) 0[0],17[39]
;; rd  kill	(14) 0[0,1,2,3],17[38,39,40,41,42,43,44,45,46,47]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[19],7[20],16[37],20[52]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 6 )->[7]->( )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u74(6){ d19(bb 0 insn -1) }u75(7){ d20(bb 0 insn -1) }u76(16){ d37(bb 0 insn -1) }u77(20){ d52(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[19],7[20],16[37],20[52]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[20],16[37],20[52]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u79(6){ d19(bb 0 insn -1) }u80(7){ d20(bb 0 insn -1) }u81(16){ d37(bb 0 insn -1) }u82(20){ d52(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[19],7[20],16[37],20[52]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[19],7[20],16[37],20[52]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 16 { d37(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u84(0){ d0(bb 6 insn 53) }u85(6){ d19(bb 0 insn -1) }u86(7){ d20(bb 0 insn -1) }u87(20){ d52(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[19],7[20],16[37],20[52]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 6 insn 53) }
;;   reg 6 { d19(bb 0 insn -1) }
;;   reg 7 { d20(bb 0 insn -1) }
;;   reg 20 { d52(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 7 to worklist
  Adding insn 41 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 57 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
  Adding insn 53 to worklist
Processing use of (reg 87 [ r ]) in insn 53:
  Adding insn 30 to worklist
  Adding insn 8 to worklist
  Adding insn 45 to worklist
Processing use of (reg 125) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 17 flags) in insn 44:
  Adding insn 40 to worklist
Processing use of (reg 91 [ D.33296 ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 106 [ D.33296 ]) in insn 40:
  Adding insn 36 to worklist
Processing use of (reg 120 [ MEM[(const char * *)akey_9(D)] ]) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 121 [ MEM[(long unsigned int *)akey_9(D) + 8B] ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 110 [ akey ]) in insn 35:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 110 [ akey ]) in insn 34:
Processing use of (reg 122 [ MEM[(const char * *)bkey_7(D)] ]) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 123 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 111 [ bkey ]) in insn 38:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 111 [ bkey ]) in insn 37:
Processing use of (reg 0 ax) in insn 30:
Processing use of (reg 0 ax) in insn 60:
Processing use of (reg 7 sp) in insn 57:
Processing use of (reg 20 frame) in insn 55:
Processing use of (reg 17 flags) in insn 56:
Processing use of (reg 17 flags) in insn 41:
Processing use of (reg 20 frame) in insn 7:
Processing use of (reg 20 frame) in insn 17:
Processing use of (reg 115 [ MEM[(const char * *)bkey_7(D)] ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 111 [ bkey ]) in insn 16:
Processing use of (reg 20 frame) in insn 18:
Processing use of (reg 96 [ D.33296 ]) in insn 18:
  Adding insn 15 to worklist
Processing use of (reg 114 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 111 [ bkey ]) in insn 14:
Processing use of (reg 20 frame) in insn 22:
Processing use of (reg 117 [ MEM[(const char * *)akey_9(D)] ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 110 [ akey ]) in insn 21:
Processing use of (reg 20 frame) in insn 23:
Processing use of (reg 98 [ D.33296 ]) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 116 [ MEM[(long unsigned int *)akey_9(D) + 8B] ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 110 [ akey ]) in insn 19:
Processing use of (reg 7 sp) in insn 29:
Processing use of (reg 1 dx) in insn 29:
  Adding insn 26 to worklist
Processing use of (reg 4 si) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 5 di) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 90 [ D.33295 ]) in insn 29:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _4->_vptr.Comparator ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 88 [ D.33293 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 109 [ this ]) in insn 11:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 88 [ D.33293 ]) in insn 28:
Processing use of (reg 119) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 20 frame) in insn 25:
Processing use of (reg 118) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 20 frame) in insn 24:
Processing use of (reg 17 flags) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 87 [ r ]) in insn 31:
starting the processing of deferred insns
ending the processing of deferred insns


virtual int leveldb::InternalKeyComparator::Compare(const leveldb::Slice&, const leveldb::Slice&) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,3u} r1={4d,2u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={10d,4u} r18={2d} r19={2d} r20={1d,16u,2e} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={3d,2u} r88={1d,2u} r90={1d,1u} r91={1d,1u} r96={1d,1u} r98={1d,1u} r106={1d,1u} r109={1d,1u} r110={1d,4u,1e} r111={1d,4u,1e} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} 
;;    total ref usage 287{199d,84u,4e} in 42{40 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 90 96 98 109 110 111 113 114 115 116 117 118 119
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 87 88 90 96 98 109 110 111 113 114 115 116 117 118 119
;; live  kill	 17 [flags]
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/f:DI 109 [ this ])
        (reg:DI 5 di [ this ])) db/dbformat.cc:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 110 [ akey ])
        (reg:DI 4 si [ akey ])) db/dbformat.cc:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ akey ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 111 [ bkey ])
        (reg:DI 1 dx [ bkey ])) db/dbformat.cc:50 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 1 dx [ bkey ])
        (nil)))
(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 5 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [3 D.33300+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) db/dbformat.cc:50 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 11 7 12 2 (set (reg/f:DI 88 [ D.33293 ])
        (mem/f:DI (plus:DI (reg/f:DI 109 [ this ])
                (const_int 8 [0x8])) [3 this_3(D)->user_comparator_+0 S8 A64])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109 [ this ])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 113 [ _4->_vptr.Comparator ])
        (mem/f:DI (reg/f:DI 88 [ D.33293 ]) [3 _4->_vptr.Comparator+0 S8 A64])) db/dbformat.cc:55 89 {*movdi_internal}
     (nil))
(insn 13 12 14 2 (set (reg/f:DI 90 [ D.33295 ])
        (mem/f:DI (plus:DI (reg/f:DI 113 [ _4->_vptr.Comparator ])
                (const_int 16 [0x10])) [3 MEM[(int (*__vtbl_ptr_type) () *)_5 + 16B]+0 S8 A64])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 113 [ _4->_vptr.Comparator ])
        (nil)))
(insn 14 13 15 2 (set (reg:DI 114 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ])
        (mem:DI (plus:DI (reg/v/f:DI 111 [ bkey ])
                (const_int 8 [0x8])) [6 MEM[(long unsigned int *)bkey_7(D) + 8B]+0 S8 A64])) ./db/dbformat.h:100 89 {*movdi_internal}
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:DI 96 [ D.33296 ])
                (plus:DI (reg:DI 114 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) ./db/dbformat.h:100 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 114 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/v/f:DI 111 [ bkey ])
                            (const_int 8 [0x8])) [6 MEM[(long unsigned int *)bkey_7(D) + 8B]+0 S8 A64])
                    (const_int -8 [0xfffffffffffffff8]))
                (nil)))))
(insn 16 15 17 2 (set (reg/f:DI 115 [ MEM[(const char * *)bkey_7(D)] ])
        (mem/f:DI (reg/v/f:DI 111 [ bkey ]) [3 MEM[(const char * *)bkey_7(D)]+0 S8 A64])) db/dbformat.cc:55 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [11 MEM[(struct Slice *)&D.30480]+0 S8 A128])
        (reg/f:DI 115 [ MEM[(const char * *)bkey_7(D)] ])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ MEM[(const char * *)bkey_7(D)] ])
        (nil)))
(insn 18 17 19 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [11 MEM[(struct Slice *)&D.30480 + 8B]+0 S8 A64])
        (reg:DI 96 [ D.33296 ])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 96 [ D.33296 ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 116 [ MEM[(long unsigned int *)akey_9(D) + 8B] ])
        (mem:DI (plus:DI (reg/v/f:DI 110 [ akey ])
                (const_int 8 [0x8])) [6 MEM[(long unsigned int *)akey_9(D) + 8B]+0 S8 A64])) ./db/dbformat.h:100 89 {*movdi_internal}
     (nil))
(insn 20 19 21 2 (parallel [
            (set (reg:DI 98 [ D.33296 ])
                (plus:DI (reg:DI 116 [ MEM[(long unsigned int *)akey_9(D) + 8B] ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) ./db/dbformat.h:100 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 116 [ MEM[(long unsigned int *)akey_9(D) + 8B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/v/f:DI 110 [ akey ])
                            (const_int 8 [0x8])) [6 MEM[(long unsigned int *)akey_9(D) + 8B]+0 S8 A64])
                    (const_int -8 [0xfffffffffffffff8]))
                (nil)))))
(insn 21 20 22 2 (set (reg/f:DI 117 [ MEM[(const char * *)akey_9(D)] ])
        (mem/f:DI (reg/v/f:DI 110 [ akey ]) [3 MEM[(const char * *)akey_9(D)]+0 S8 A64])) db/dbformat.cc:55 89 {*movdi_internal}
     (nil))
(insn 22 21 23 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [11 MEM[(struct Slice *)&D.30479]+0 S8 A128])
        (reg/f:DI 117 [ MEM[(const char * *)akey_9(D)] ])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 117 [ MEM[(const char * *)akey_9(D)] ])
        (nil)))
(insn 23 22 24 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [11 MEM[(struct Slice *)&D.30479 + 8B]+0 S8 A64])
        (reg:DI 98 [ D.33296 ])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 98 [ D.33296 ])
        (nil)))
(insn 24 23 25 2 (parallel [
            (set (reg/f:DI 118)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) db/dbformat.cc:55 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 25 24 26 2 (parallel [
            (set (reg/f:DI 119)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) db/dbformat.cc:55 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/f:DI 118)) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 118)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))
(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg/f:DI 119)) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 119)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0]))
            (nil))))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.33293 ])) db/dbformat.cc:55 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.33293 ])
        (nil)))
(call_insn 29 28 30 2 (set (reg:SI 0 ax)
        (call (mem:QI (reg/f:DI 90 [ D.33295 ]) [0 *OBJ_TYPE_REF(_6;(const struct Comparator)_4->2) S1 A8])
            (const_int 0 [0]))) db/dbformat.cc:55 669 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.33295 ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (nil)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 30 29 31 2 (set (reg/v:SI 87 [ r ])
        (reg:SI 0 ax)) db/dbformat.cc:55 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 31 30 32 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ r ])
            (const_int 0 [0]))) db/dbformat.cc:56 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 32 31 33 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) db/dbformat.cc:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 47)
;;  succ:       3 [61.0%]  (FALLTHRU)
;;              6 [39.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 110 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 110 111

;; basic block 3, loop depth 0, count 0, freq 6100, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [61.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 111
;; lr  def 	 17 [flags] 91 106 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 111
;; live  gen 	 17 [flags] 91 106 120 121 122 123
;; live  kill	
(note 33 32 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg/f:DI 120 [ MEM[(const char * *)akey_9(D)] ])
        (mem/f:DI (reg/v/f:DI 110 [ akey ]) [3 MEM[(const char * *)akey_9(D)]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 35 34 36 3 (set (reg:DI 121 [ MEM[(long unsigned int *)akey_9(D) + 8B] ])
        (mem:DI (plus:DI (reg/v/f:DI 110 [ akey ])
                (const_int 8 [0x8])) [6 MEM[(long unsigned int *)akey_9(D) + 8B]+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 110 [ akey ])
        (nil)))
(insn 36 35 37 3 (set (reg:DI 106 [ D.33296 ])
        (mem:DI (plus:DI (plus:DI (reg/f:DI 120 [ MEM[(const char * *)akey_9(D)] ])
                    (reg:DI 121 [ MEM[(long unsigned int *)akey_9(D) + 8B] ]))
                (const_int -8 [0xfffffffffffffff8])) [0 MEM[(char * {ref-all})_17]+0 S8 A8])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 121 [ MEM[(long unsigned int *)akey_9(D) + 8B] ])
        (expr_list:REG_DEAD (reg/f:DI 120 [ MEM[(const char * *)akey_9(D)] ])
            (nil))))
(insn 37 36 38 3 (set (reg/f:DI 122 [ MEM[(const char * *)bkey_7(D)] ])
        (mem/f:DI (reg/v/f:DI 111 [ bkey ]) [3 MEM[(const char * *)bkey_7(D)]+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 38 37 39 3 (set (reg:DI 123 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ])
        (mem:DI (plus:DI (reg/v/f:DI 111 [ bkey ])
                (const_int 8 [0x8])) [6 MEM[(long unsigned int *)bkey_7(D) + 8B]+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 111 [ bkey ])
        (nil)))
(insn 39 38 40 3 (set (reg:DI 91 [ D.33296 ])
        (mem:DI (plus:DI (plus:DI (reg/f:DI 122 [ MEM[(const char * *)bkey_7(D)] ])
                    (reg:DI 123 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ]))
                (const_int -8 [0xfffffffffffffff8])) [0 MEM[(char * {ref-all})_22]+0 S8 A8])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 123 [ MEM[(long unsigned int *)bkey_7(D) + 8B] ])
        (expr_list:REG_DEAD (reg/f:DI 122 [ MEM[(const char * *)bkey_7(D)] ])
            (nil))))
(insn 40 39 41 3 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 91 [ D.33296 ])
            (reg:DI 106 [ D.33296 ]))) db/dbformat.cc:59 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 106 [ D.33296 ])
        (expr_list:REG_DEAD (reg:DI 91 [ D.33296 ])
            (nil))))
(jump_insn 41 40 42 3 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 65)
            (pc))) db/dbformat.cc:59 612 {*jcc_1}
     (int_list:REG_BR_PROB 400 (nil))
 -> 65)
;;  succ:       5 [4.0%] 
;;              4 [96.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 5856, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [96.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; lr  def 	 87 125
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 20 [frame]
;; live  gen 	 87 125
;; live  kill	
(note 42 41 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 42 45 4 (set (reg:QI 125)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) 607 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))
(insn 45 44 65 4 (set (reg/v:SI 87 [ r ])
        (zero_extend:SI (reg:QI 125))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 125)
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 5, loop depth 0, count 0, freq 244, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [4.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 65 45 64 5 5 "" [1 uses])
(note 64 65 8 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 8 64 47 5 (set (reg/v:SI 87 [ r ])
        (const_int -1 [0xffffffffffffffff])) db/dbformat.cc:60 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.0%] 
;;              5 [100.0%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(6){ }u68(7){ }u69(16){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 47 8 48 6 3 "" [1 uses])
(note 48 47 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 53 48 55 6 (set (reg/i:SI 0 ax)
        (reg/v:SI 87 [ r ])) db/dbformat.cc:66 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ r ])
        (nil)))
(insn 55 53 56 6 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [3 D.33300+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) db/dbformat.cc:66 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 56 55 66 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) db/dbformat.cc:66 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 59)
;;  succ:       8 [100.0%] 
;;              7 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 4
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [0.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 66 56 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(call_insn 57 66 59 7 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7feb014d40d8 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) db/dbformat.cc:66 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7feb014d40d8 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 59 57 67 8 4 "" [1 uses])
(note 67 59 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 60 67 0 8 (use (reg/i:SI 0 ax)) db/dbformat.cc:66 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual const char* leveldb::InternalFilterPolicy::Name() const (_ZNK7leveldb20InternalFilterPolicy4NameEv, funcdef_no=1424, decl_uid=30154, cgraph_uid=594, symbol_order=606)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


virtual const char* leveldb::InternalFilterPolicy::Name() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 112{96d,16u,0e} in 6{5 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,10] 6[11,11] 7[12,12] 8[13,13] 9[14,14] 10[15,15] 11[16,16] 12[17,17] 13[18,18] 14[19,19] 15[20,20] 16[21,21] 17[22,22] 18[23,23] 19[24,24] 20[25,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,42] 30[43,43] 31[44,44] 32[45,45] 33[46,46] 34[47,47] 35[48,48] 36[49,49] 37[50,51] 38[52,53] 39[54,54] 40[55,55] 45[56,56] 46[57,57] 47[58,58] 48[59,59] 49[60,60] 50[61,61] 51[62,62] 52[63,63] 53[64,64] 54[65,65] 55[66,66] 56[67,67] 57[68,68] 58[69,69] 59[70,70] 60[71,71] 61[72,72] 62[73,73] 63[74,74] 64[75,75] 65[76,76] 66[77,77] 67[78,78] 68[79,79] 69[80,80] 70[81,81] 71[82,82] 72[83,83] 73[84,84] 74[85,85] 75[86,86] 76[87,87] 77[88,88] 78[89,89] 79[90,90] 80[91,91] 87[92,92] 92[93,93] 93[94,94] 94[95,95] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d10(5){ }d11(6){ }d12(7){ }d21(16){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d51(37){ }d53(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[7],5[10],6[11],7[12],16[21],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],37[51],38[53]
;; rd  kill	(35) 0[0,1],1[2,3],2[4,5],4[6,7],5[8,9,10],6[11],7[12],16[21],20[25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],37[50,51],38[52,53]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[10],6[11],7[12],16[21],20[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d11(bb 0 insn -1) }u1(7){ d12(bb 0 insn -1) }u2(16){ d21(bb 0 insn -1) }u3(20){ d25(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 92 93 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 87 92 93 94
;; live  kill	
;; rd  in  	(5) 5[10],6[11],7[12],16[21],20[25]
;; rd  gen 	(5) 0[0],87[92],92[93],93[94],94[95]
;; rd  kill	(6) 0[0,1],87[92],92[93],93[94],94[95]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[11],7[12],16[21],20[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(0){ d0(bb 2 insn 10) }u13(6){ d11(bb 0 insn -1) }u14(7){ d12(bb 0 insn -1) }u15(20){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[11],7[12],16[21],20[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 10:
Processing use of (reg 5 di) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 94 [ MEM[(int (*__vtbl_ptr_type) () *)_4 + 16B] ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 93 [ _3->_vptr.FilterPolicy ]) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 87 [ D.33305 ]) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 92 [ this ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 87 [ D.33305 ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


virtual const char* leveldb::InternalFilterPolicy::Name() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 112{96d,16u,0e} in 6{5 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 92 93 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 87 92 93 94
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 92 [ this ])
        (reg:DI 5 di [ this ])) db/dbformat.cc:101 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 87 [ D.33305 ])
        (mem/f:DI (plus:DI (reg/f:DI 92 [ this ])
                (const_int 8 [0x8])) [3 this_2(D)->user_policy_+0 S8 A64])) db/dbformat.cc:102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ this ])
        (nil)))
(insn 7 6 8 2 (set (reg/f:DI 93 [ _3->_vptr.FilterPolicy ])
        (mem/f:DI (reg/f:DI 87 [ D.33305 ]) [3 _3->_vptr.FilterPolicy+0 S8 A64])) db/dbformat.cc:102 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg/f:DI 94 [ MEM[(int (*__vtbl_ptr_type) () *)_4 + 16B] ])
        (mem/f:DI (plus:DI (reg/f:DI 93 [ _3->_vptr.FilterPolicy ])
                (const_int 16 [0x10])) [3 MEM[(int (*__vtbl_ptr_type) () *)_4 + 16B]+0 S8 A64])) db/dbformat.cc:102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ _3->_vptr.FilterPolicy ])
        (nil)))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.33305 ])) db/dbformat.cc:102 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.33305 ])
        (nil)))
(call_insn/j 10 9 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (reg/f:DI 94 [ MEM[(int (*__vtbl_ptr_type) () *)_4 + 16B] ]) [0 *OBJ_TYPE_REF(_5;(const struct FilterPolicy)_3->2) S1 A8])
            (const_int 0 [0]))) db/dbformat.cc:102 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg/f:DI 94 [ MEM[(int (*__vtbl_ptr_type) () *)_4 + 16B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void leveldb::InternalFilterPolicy::CreateFilter(const leveldb::Slice*, int, std::__cxx11::string*) const (_ZNK7leveldb20InternalFilterPolicy12CreateFilterEPKNS_5SliceEiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE, funcdef_no=1425, decl_uid=30159, cgraph_uid=595, symbol_order=607)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 7 (  1.2)


virtual void leveldb::InternalFilterPolicy::CreateFilter(const leveldb::Slice*, int, std::__cxx11::string*) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,5u} r7={1d,6u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={10d,2u} r18={1d} r19={1d} r20={1d,5u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r111={1d,2u} r116={2d,4u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,3u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 169{118d,51u,0e} in 24{23 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 16, 17, 18, 19, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103
;;  reg->defs[] map:	0[0,1] 1[2,4] 2[5,7] 4[8,10] 5[11,13] 6[14,14] 7[15,15] 8[16,16] 9[17,17] 10[18,18] 11[19,19] 12[20,20] 13[21,21] 14[22,22] 15[23,23] 16[24,24] 17[25,34] 18[35,35] 19[36,36] 20[37,37] 21[38,39] 22[40,41] 23[42,43] 24[44,45] 25[46,47] 26[48,49] 27[50,51] 28[52,53] 29[54,54] 30[55,55] 31[56,56] 32[57,57] 33[58,58] 34[59,59] 35[60,60] 36[61,61] 37[62,63] 38[64,65] 39[66,66] 40[67,67] 45[68,68] 46[69,69] 47[70,70] 48[71,71] 49[72,72] 50[73,73] 51[74,74] 52[75,75] 53[76,76] 54[77,77] 55[78,78] 56[79,79] 57[80,80] 58[81,81] 59[82,82] 60[83,83] 61[84,84] 62[85,85] 63[86,86] 64[87,87] 65[88,88] 66[89,89] 67[90,90] 68[91,91] 69[92,92] 70[93,93] 71[94,94] 72[95,95] 73[96,96] 74[97,97] 75[98,98] 76[99,99] 77[100,100] 78[101,101] 79[102,102] 80[103,103] 111[104,104] 116[105,106] 123[107,107] 124[108,108] 125[109,109] 126[110,110] 127[111,111] 128[112,112] 129[113,113] 130[114,114] 131[115,115] 132[116,116] 133[117,117] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d4(1){ }d7(2){ }d10(4){ }d13(5){ }d14(6){ }d15(7){ }d24(16){ }d37(20){ }d39(21){ }d41(22){ }d43(23){ }d45(24){ }d47(25){ }d49(26){ }d51(27){ }d53(28){ }d63(37){ }d65(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[4],2[7],4[10],5[13],6[14],7[15],16[24],20[37],21[39],22[41],23[43],24[45],25[47],26[49],27[51],28[53],37[63],38[65]
;; rd  kill	(38) 0[0,1],1[2,3,4],2[5,6,7],4[8,9,10],5[11,12,13],6[14],7[15],16[24],20[37],21[38,39],22[40,41],23[42,43],24[44,45],25[46,47],26[48,49],27[50,51],28[52,53],37[62,63],38[64,65]
;;  UD chains for artificial uses at top
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(8) 1[4],2[7],4[10],5[13],6[14],7[15],16[24],20[37]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d14(bb 0 insn -1) }u1(7){ d15(bb 0 insn -1) }u2(16){ d24(bb 0 insn -1) }u3(20){ d37(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 124 125 126 127
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 124 125 126 127
;; live  kill	
;; rd  in  	(8) 1[4],2[7],4[10],5[13],6[14],7[15],16[24],20[37]
;; rd  gen 	(5) 17[34],124[108],125[109],126[110],127[111]
;; rd  kill	(14) 17[25,26,27,28,29,30,31,32,33,34],124[108],125[109],126[110],127[111]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; rd  out 	(8) 6[14],7[15],16[24],20[37],124[108],125[109],126[110],127[111]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d14(bb 0 insn -1) }
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 16 { d24(bb 0 insn -1) }
;;   reg 20 { d37(bb 0 insn -1) }

( 2 5 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d14(bb 0 insn -1) }u11(7){ d15(bb 0 insn -1) }u12(16){ d24(bb 0 insn -1) }u13(20){ d37(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 111 128 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 111 128 129
;; live  kill	
;; rd  in  	(10) 6[14],7[15],16[24],20[37],116[105],123[107],124[108],125[109],126[110],127[111]
;; rd  gen 	(3) 111[104],128[112],129[113]
;; rd  kill	(3) 111[104],128[112],129[113]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[14],7[15],16[24],20[37]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d14(bb 0 insn -1) }
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 16 { d24(bb 0 insn -1) }
;;   reg 20 { d37(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(6){ d14(bb 0 insn -1) }u28(7){ d15(bb 0 insn -1) }u29(16){ d24(bb 0 insn -1) }u30(20){ d37(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 126
;; lr  def 	 17 [flags] 116 123 130 131 132 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; live  gen 	 116 123 130 131 132 133
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[14],7[15],16[24],20[37],124[108],125[109],126[110],127[111]
;; rd  gen 	(6) 116[106],123[107],130[114],131[115],132[116],133[117]
;; rd  kill	(17) 17[25,26,27,28,29,30,31,32,33,34],116[105,106],123[107],130[114],131[115],132[116],133[117]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; rd  out 	(10) 6[14],7[15],16[24],20[37],116[106],123[107],124[108],125[109],126[110],127[111]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d14(bb 0 insn -1) }
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 16 { d24(bb 0 insn -1) }
;;   reg 20 { d37(bb 0 insn -1) }

( 4 5 )->[5]->( 3 5 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(6){ d14(bb 0 insn -1) }u39(7){ d15(bb 0 insn -1) }u40(16){ d24(bb 0 insn -1) }u41(20){ d37(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123
;; lr  def 	 17 [flags] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; live  gen 	 17 [flags] 116
;; live  kill	 17 [flags]
;; rd  in  	(12) 6[14],7[15],16[24],17[26],20[37],116[105,106],123[107],124[108],125[109],126[110],127[111]
;; rd  gen 	(2) 17[26],116[105]
;; rd  kill	(12) 17[25,26,27,28,29,30,31,32,33,34],116[105,106]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; rd  out 	(10) 6[14],7[15],16[24],20[37],116[105],123[107],124[108],125[109],126[110],127[111]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d14(bb 0 insn -1) }
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 16 { d24(bb 0 insn -1) }
;;   reg 20 { d37(bb 0 insn -1) }

( 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u48(6){ d14(bb 0 insn -1) }u49(7){ d15(bb 0 insn -1) }u50(20){ d37(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[14],7[15],16[24],20[37]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d14(bb 0 insn -1) }
;;   reg 7 { d15(bb 0 insn -1) }
;;   reg 20 { d37(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
Finished finding needed instructions:
Processing use of (reg 116 [ ivtmp.164 ]) in insn 53:
  Adding insn 45 to worklist
  Adding insn 54 to worklist
Processing use of (reg 116 [ ivtmp.164 ]) in insn 53:
Processing use of (reg 116 [ ivtmp.164 ]) in insn 54:
Processing use of (reg 125 [ keys ]) in insn 45:
  Adding insn 25 to worklist
Processing use of (reg 4 si) in insn 25:
Processing use of (reg 17 flags) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 116 [ ivtmp.164 ]) in insn 56:
Processing use of (reg 123 [ D.33325 ]) in insn 56:
  Adding insn 50 to worklist
Processing use of (reg 125 [ keys ]) in insn 50:
Processing use of (reg 133 [ D.33326 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 132 [ D.33325 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 131 [ D.33325 ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 130 [ D.33324 ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 126 [ n ]) in insn 46:
  Adding insn 26 to worklist
Processing use of (reg 1 dx) in insn 26:
Processing use of (reg 7 sp) in insn 41:
Processing use of (reg 1 dx) in insn 41:
  Adding insn 38 to worklist
Processing use of (reg 2 cx) in insn 41:
  Adding insn 37 to worklist
Processing use of (reg 4 si) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 5 di) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 129 [ MEM[(int (*__vtbl_ptr_type) () *)_13 + 24B] ]) in insn 41:
  Adding insn 36 to worklist
Processing use of (reg 128 [ _12->_vptr.FilterPolicy ]) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 111 [ D.33320 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 124 [ this ]) in insn 34:
  Adding insn 24 to worklist
Processing use of (reg 5 di) in insn 24:
Processing use of (reg 111 [ D.33320 ]) in insn 40:
Processing use of (reg 125 [ keys ]) in insn 39:
Processing use of (reg 127 [ dst ]) in insn 37:
  Adding insn 27 to worklist
Processing use of (reg 2 cx) in insn 27:
Processing use of (reg 126 [ n ]) in insn 38:
Processing use of (reg 17 flags) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 126 [ n ]) in insn 31:
starting the processing of deferred insns
ending the processing of deferred insns


virtual void leveldb::InternalFilterPolicy::CreateFilter(const leveldb::Slice*, int, std::__cxx11::string*) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,5u} r7={1d,6u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={10d,2u} r18={1d} r19={1d} r20={1d,5u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r111={1d,2u} r116={2d,4u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,3u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 169{118d,51u,0e} in 24{23 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 124 125 126 127
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 124 125 126 127
;; live  kill	
(note 29 0 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 24 29 25 2 (set (reg/f:DI 124 [ this ])
        (reg:DI 5 di [ this ])) db/dbformat.cc:106 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 25 24 26 2 (set (reg/v/f:DI 125 [ keys ])
        (reg:DI 4 si [ keys ])) db/dbformat.cc:106 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ keys ])
        (nil)))
(insn 26 25 27 2 (set (reg/v:SI 126 [ n ])
        (reg:SI 1 dx [ n ])) db/dbformat.cc:106 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ n ])
        (nil)))
(insn 27 26 28 2 (set (reg/v/f:DI 127 [ dst ])
        (reg:DI 2 cx [ dst ])) db/dbformat.cc:106 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 2 cx [ dst ])
        (nil)))
(note 28 27 31 2 NOTE_INSN_FUNCTION_BEG)
(insn 31 28 32 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 126 [ n ])
            (const_int 0 [0]))) db/dbformat.cc:110 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 32 31 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) db/dbformat.cc:110 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 43)
;;  succ:       3 [9.0%]  (FALLTHRU)
;;              4 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;;              5 [9.0%]  (LOOP_EXIT)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 111 128 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 111 128 129
;; live  kill	
(code_label 55 32 33 3 12 "" [1 uses])
(note 33 55 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg/f:DI 111 [ D.33320 ])
        (mem/f:DI (plus:DI (reg/f:DI 124 [ this ])
                (const_int 8 [0x8])) [3 this_11(D)->user_policy_+0 S8 A64])) db/dbformat.cc:114 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 124 [ this ])
        (nil)))
(insn 35 34 36 3 (set (reg/f:DI 128 [ _12->_vptr.FilterPolicy ])
        (mem/f:DI (reg/f:DI 111 [ D.33320 ]) [3 _12->_vptr.FilterPolicy+0 S8 A64])) db/dbformat.cc:114 89 {*movdi_internal}
     (nil))
(insn 36 35 37 3 (set (reg/f:DI 129 [ MEM[(int (*__vtbl_ptr_type) () *)_13 + 24B] ])
        (mem/f:DI (plus:DI (reg/f:DI 128 [ _12->_vptr.FilterPolicy ])
                (const_int 24 [0x18])) [3 MEM[(int (*__vtbl_ptr_type) () *)_13 + 24B]+0 S8 A64])) db/dbformat.cc:114 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 128 [ _12->_vptr.FilterPolicy ])
        (nil)))
(insn 37 36 38 3 (set (reg:DI 2 cx)
        (reg/v/f:DI 127 [ dst ])) db/dbformat.cc:114 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 127 [ dst ])
        (nil)))
(insn 38 37 39 3 (set (reg:SI 1 dx)
        (reg/v:SI 126 [ n ])) db/dbformat.cc:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 126 [ n ])
        (nil)))
(insn 39 38 40 3 (set (reg:DI 4 si)
        (reg/v/f:DI 125 [ keys ])) db/dbformat.cc:114 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 125 [ keys ])
        (nil)))
(insn 40 39 41 3 (set (reg:DI 5 di)
        (reg/f:DI 111 [ D.33320 ])) db/dbformat.cc:114 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ D.33320 ])
        (nil)))
(call_insn/j 41 40 43 3 (call (mem:QI (reg/f:DI 129 [ MEM[(int (*__vtbl_ptr_type) () *)_13 + 24B] ]) [0 *OBJ_TYPE_REF(_14;(const struct FilterPolicy)_12->3) S1 A8])
        (const_int 0 [0])) db/dbformat.cc:114 662 {*sibcall}
     (expr_list:REG_DEAD (reg/f:DI 129 [ MEM[(int (*__vtbl_ptr_type) () *)_13 + 24B] ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_CALL_DECL (nil)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(6){ }u28(7){ }u29(16){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 125 126
;; lr  def 	 17 [flags] 116 123 130 131 132 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 125 126 127
;; live  gen 	 116 123 130 131 132 133
;; live  kill	 17 [flags]
(code_label 43 41 44 4 11 "" [1 uses])
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 4 (parallel [
            (set (reg:DI 116 [ ivtmp.164 ])
                (plus:DI (reg/v/f:DI 125 [ keys ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 46 45 47 4 (parallel [
            (set (reg:SI 130 [ D.33324 ])
                (plus:SI (reg/v:SI 126 [ n ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 47 46 48 4 (set (reg:DI 131 [ D.33325 ])
        (zero_extend:DI (reg:SI 130 [ D.33324 ]))) 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 130 [ D.33324 ])
        (nil)))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 132 [ D.33325 ])
                (ashift:DI (reg:DI 131 [ D.33325 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 131 [ D.33325 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 48 50 4 (parallel [
            (set (reg:DI 133 [ D.33326 ])
                (plus:DI (reg:DI 132 [ D.33325 ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 132 [ D.33325 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 50 49 58 4 (parallel [
            (set (reg:DI 123 [ D.33325 ])
                (plus:DI (reg/v/f:DI 125 [ keys ])
                    (reg:DI 133 [ D.33326 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 133 [ D.33326 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127

;; basic block 5, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              5 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123
;; lr  def 	 17 [flags] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; live  gen 	 17 [flags] 116
;; live  kill	 17 [flags]
(code_label 58 50 51 5 13 "" [0 uses])
(note 51 58 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 51 54 5 (parallel [
            (set (mem:DI (reg:DI 116 [ ivtmp.164 ]) [11 MEM[base: _1, offset: 0B]+0 S8 A64])
                (plus:DI (mem:DI (reg:DI 116 [ ivtmp.164 ]) [6 MEM[base: _1, offset: 0B]+0 S8 A64])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) db/dbformat.cc:111 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 54 53 56 5 (parallel [
            (set (reg:DI 116 [ ivtmp.164 ])
                (plus:DI (reg:DI 116 [ ivtmp.164 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 56 54 57 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 116 [ ivtmp.164 ])
            (reg:DI 123 [ D.33325 ]))) db/dbformat.cc:110 8 {*cmpdi_1}
     (nil))
(jump_insn 57 56 0 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) db/dbformat.cc:110 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 55)
;;  succ:       3 [9.0%]  (LOOP_EXIT)
;;              5 [91.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 123 124 125 126 127

