

================================================================
== Vitis HLS Report for 'deAes_return_Pipeline_addRoundKey_label010'
================================================================
* Date:           Fri Jun 17 13:16:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.588 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.720 us|  0.720 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- addRoundKey_label0  |       16|       16|         4|          4|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     151|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     171|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     171|     284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_120_p2    |         +|   0|  0|  10|           3|           1|
    |icmp_ln174_fu_114_p2   |      icmp|   0|  0|   9|           3|           4|
    |xor_ln179_1_fu_206_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_2_fu_212_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_3_fu_224_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_4_fu_230_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_fu_132_p2    |       xor|   0|  0|   4|           3|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 151|         137|         137|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  26|          5|    1|          5|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8  |   9|          2|    3|          6|
    |cArray_address0       |  26|          5|    4|         20|
    |cArray_address1       |  26|          5|    4|         20|
    |cArray_d0             |  14|          3|   32|         96|
    |cArray_d1             |  14|          3|   32|         96|
    |i_fu_48               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 133|         27|   80|        251|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |cArray_addr_16_reg_261  |   3|   0|    4|          1|
    |cArray_addr_17_reg_271  |   3|   0|    4|          1|
    |cArray_addr_18_reg_276  |   4|   0|    4|          0|
    |cArray_addr_reg_251     |   3|   0|    4|          1|
    |empty_122_reg_281       |   8|   0|    8|          0|
    |i_8_reg_243             |   3|   0|    3|          0|
    |i_fu_48                 |   3|   0|    3|          0|
    |lshr_ln99_5_reg_286     |   8|   0|    8|          0|
    |xor_ln179_1_reg_291     |  32|   0|   32|          0|
    |xor_ln179_2_reg_296     |  32|   0|   32|          0|
    |xor_ln179_3_reg_301     |  32|   0|   32|          0|
    |xor_ln179_4_reg_306     |  32|   0|   32|          0|
    |xor_ln179_reg_256       |   3|   0|    3|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 171|   0|  174|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|cArray_address0  |  out|    4|   ap_memory|                                      cArray|         array|
|cArray_ce0       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_we0       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_d0        |  out|   32|   ap_memory|                                      cArray|         array|
|cArray_q0        |   in|   32|   ap_memory|                                      cArray|         array|
|cArray_address1  |  out|    4|   ap_memory|                                      cArray|         array|
|cArray_ce1       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_we1       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_d1        |  out|   32|   ap_memory|                                      cArray|         array|
|cArray_q1        |   in|   32|   ap_memory|                                      cArray|         array|
|w_address0       |  out|    6|   ap_memory|                                           w|         array|
|w_ce0            |  out|    1|   ap_memory|                                           w|         array|
|w_q0             |   in|   32|   ap_memory|                                           w|         array|
+-----------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_8 = load i3 %i" [src/aes.cpp:174]   --->   Operation 10 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.58ns)   --->   "%icmp_ln174 = icmp_eq  i3 %i_8, i3 4" [src/aes.cpp:174]   --->   Operation 12 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%add_ln174 = add i3 %i_8, i3 1" [src/aes.cpp:174]   --->   Operation 14 'add' 'add_ln174' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %.split2, void %_ZL17convertArrayToStrPA4_iPc.exit.exitStub" [src/aes.cpp:174]   --->   Operation 15 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8" [src/aes.cpp:174]   --->   Operation 16 'zext' 'i_8_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cArray_addr = getelementptr i32 %cArray, i64 0, i64 %i_8_cast" [src/aes.cpp:179]   --->   Operation 17 'getelementptr' 'cArray_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.12ns)   --->   "%xor_ln179 = xor i3 %i_8, i3 4" [src/aes.cpp:179]   --->   Operation 18 'xor' 'xor_ln179' <Predicate = (!icmp_ln174)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i3 %xor_ln179" [src/aes.cpp:179]   --->   Operation 19 'zext' 'zext_ln179' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cArray_addr_16 = getelementptr i32 %cArray, i64 0, i64 %zext_ln179" [src/aes.cpp:179]   --->   Operation 20 'getelementptr' 'cArray_addr_16' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %i_8_cast" [src/aes.cpp:176]   --->   Operation 21 'getelementptr' 'w_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 22 'load' 'w_load' <Predicate = (!icmp_ln174)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr" [src/aes.cpp:179]   --->   Operation 23 'load' 'cArray_load' <Predicate = (!icmp_ln174)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%cArray_load_32 = load i4 %cArray_addr_16" [src/aes.cpp:179]   --->   Operation 24 'load' 'cArray_load_32' <Predicate = (!icmp_ln174)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln174 = store i3 %add_ln174, i3 %i" [src/aes.cpp:174]   --->   Operation 25 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 1, i3 %i_8" [src/aes.cpp:179]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cArray_addr_17 = getelementptr i32 %cArray, i64 0, i64 %tmp_s" [src/aes.cpp:179]   --->   Operation 27 'getelementptr' 'cArray_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i3 %xor_ln179" [src/aes.cpp:179]   --->   Operation 28 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i4 %sext_ln179" [src/aes.cpp:179]   --->   Operation 29 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cArray_addr_18 = getelementptr i32 %cArray, i64 0, i64 %zext_ln179_2" [src/aes.cpp:179]   --->   Operation 30 'getelementptr' 'cArray_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 31 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_122 = trunc i32 %w_load" [src/aes.cpp:176]   --->   Operation 32 'trunc' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln95_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 33 'partselect' 'lshr_ln95_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %lshr_ln95_5" [src/aes.cpp:95]   --->   Operation 34 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln97_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 35 'partselect' 'lshr_ln97_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %lshr_ln97_5" [src/aes.cpp:99]   --->   Operation 36 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln99_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 37 'partselect' 'lshr_ln99_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr" [src/aes.cpp:179]   --->   Operation 38 'load' 'cArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%xor_ln179_1 = xor i32 %cArray_load, i32 %zext_ln95" [src/aes.cpp:179]   --->   Operation 39 'xor' 'xor_ln179_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%cArray_load_32 = load i4 %cArray_addr_16" [src/aes.cpp:179]   --->   Operation 40 'load' 'cArray_load_32' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%xor_ln179_2 = xor i32 %cArray_load_32, i32 %zext_ln99" [src/aes.cpp:179]   --->   Operation 41 'xor' 'xor_ln179_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (0.67ns)   --->   "%cArray_load_33 = load i4 %cArray_addr_17" [src/aes.cpp:179]   --->   Operation 42 'load' 'cArray_load_33' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%cArray_load_34 = load i4 %cArray_addr_18" [src/aes.cpp:179]   --->   Operation 43 'load' 'cArray_load_34' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %lshr_ln99_5" [src/aes.cpp:101]   --->   Operation 44 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i8 %empty_122" [src/aes.cpp:179]   --->   Operation 45 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_1, i4 %cArray_addr" [src/aes.cpp:179]   --->   Operation 46 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_2, i4 %cArray_addr_16" [src/aes.cpp:179]   --->   Operation 47 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (0.67ns)   --->   "%cArray_load_33 = load i4 %cArray_addr_17" [src/aes.cpp:179]   --->   Operation 48 'load' 'cArray_load_33' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.35ns)   --->   "%xor_ln179_3 = xor i32 %cArray_load_33, i32 %zext_ln101" [src/aes.cpp:179]   --->   Operation 49 'xor' 'xor_ln179_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%cArray_load_34 = load i4 %cArray_addr_18" [src/aes.cpp:179]   --->   Operation 50 'load' 'cArray_load_34' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%xor_ln179_4 = xor i32 %cArray_load_34, i32 %zext_ln179_1" [src/aes.cpp:179]   --->   Operation 51 'xor' 'xor_ln179_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [src/aes.cpp:173]   --->   Operation 52 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_3, i4 %cArray_addr_17" [src/aes.cpp:179]   --->   Operation 53 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_4, i4 %cArray_addr_18" [src/aes.cpp:179]   --->   Operation 54 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cArray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01000]
store_ln0          (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
i_8                (load             ) [ 00100]
specpipeline_ln0   (specpipeline     ) [ 00000]
icmp_ln174         (icmp             ) [ 01000]
empty              (speclooptripcount) [ 00000]
add_ln174          (add              ) [ 00000]
br_ln174           (br               ) [ 00000]
i_8_cast           (zext             ) [ 00000]
cArray_addr        (getelementptr    ) [ 00110]
xor_ln179          (xor              ) [ 00100]
zext_ln179         (zext             ) [ 00000]
cArray_addr_16     (getelementptr    ) [ 00110]
w_addr             (getelementptr    ) [ 00100]
store_ln174        (store            ) [ 00000]
tmp_s              (bitconcatenate   ) [ 00000]
cArray_addr_17     (getelementptr    ) [ 00011]
sext_ln179         (sext             ) [ 00000]
zext_ln179_2       (zext             ) [ 00000]
cArray_addr_18     (getelementptr    ) [ 00011]
w_load             (load             ) [ 00000]
empty_122          (trunc            ) [ 00010]
lshr_ln95_5        (partselect       ) [ 00000]
zext_ln95          (zext             ) [ 00000]
lshr_ln97_5        (partselect       ) [ 00000]
zext_ln99          (zext             ) [ 00000]
lshr_ln99_5        (partselect       ) [ 00010]
cArray_load        (load             ) [ 00000]
xor_ln179_1        (xor              ) [ 00010]
cArray_load_32     (load             ) [ 00000]
xor_ln179_2        (xor              ) [ 00010]
zext_ln101         (zext             ) [ 00000]
zext_ln179_1       (zext             ) [ 00000]
store_ln179        (store            ) [ 00000]
store_ln179        (store            ) [ 00000]
cArray_load_33     (load             ) [ 00000]
xor_ln179_3        (xor              ) [ 00001]
cArray_load_34     (load             ) [ 00000]
xor_ln179_4        (xor              ) [ 00001]
specloopname_ln173 (specloopname     ) [ 00000]
store_ln179        (store            ) [ 00000]
store_ln179        (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cArray">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cArray"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="cArray_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="cArray_addr_16_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_16/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="1"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cArray_load/1 cArray_load_32/1 cArray_load_33/2 cArray_load_34/2 store_ln179/3 store_ln179/3 store_ln179/4 store_ln179/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cArray_addr_17_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_17/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="cArray_addr_18_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cArray_addr_18/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_8_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln174_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln174_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_8_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln179_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln179_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln174_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="1"/>
<pin id="152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln179_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln179_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_122_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_122/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="lshr_ln95_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln95_5/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln95_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lshr_ln97_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="6" slack="0"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln97_5/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln99_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lshr_ln99_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="0" index="3" bw="5" slack="0"/>
<pin id="201" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln99_5/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln179_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln179_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln101_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln179_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln179_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_3/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xor_ln179_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179_4/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_8_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="cArray_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="xor_ln179_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179 "/>
</bind>
</comp>

<comp id="261" class="1005" name="cArray_addr_16_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_16 "/>
</bind>
</comp>

<comp id="266" class="1005" name="w_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="1"/>
<pin id="268" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="cArray_addr_17_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_17 "/>
</bind>
</comp>

<comp id="276" class="1005" name="cArray_addr_18_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cArray_addr_18 "/>
</bind>
</comp>

<comp id="281" class="1005" name="empty_122_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_122 "/>
</bind>
</comp>

<comp id="286" class="1005" name="lshr_ln99_5_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln99_5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="xor_ln179_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="xor_ln179_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="xor_ln179_3_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="xor_ln179_4_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln179_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="88"><net_src comp="52" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="89"><net_src comp="59" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="90" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="136"><net_src comp="111" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="147"><net_src comp="120" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="167"><net_src comp="73" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="73" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="73" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="73" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="210"><net_src comp="79" pin="7"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="178" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="79" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="192" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="228"><net_src comp="79" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="79" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="221" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="48" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="246"><net_src comp="111" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="254"><net_src comp="52" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="259"><net_src comp="132" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="264"><net_src comp="59" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="269"><net_src comp="66" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="274"><net_src comp="90" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="279"><net_src comp="97" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="284"><net_src comp="164" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="289"><net_src comp="196" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="294"><net_src comp="206" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="299"><net_src comp="212" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="304"><net_src comp="224" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="309"><net_src comp="230" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cArray | {3 4 }
	Port: w | {}
 - Input state : 
	Port: deAes_return_Pipeline_addRoundKey_label010 : cArray | {1 2 3 }
	Port: deAes_return_Pipeline_addRoundKey_label010 : w | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln174 : 2
		add_ln174 : 2
		br_ln174 : 3
		i_8_cast : 2
		cArray_addr : 3
		xor_ln179 : 2
		zext_ln179 : 2
		cArray_addr_16 : 3
		w_addr : 3
		w_load : 4
		cArray_load : 4
		cArray_load_32 : 4
		store_ln174 : 3
	State 2
		cArray_addr_17 : 1
		zext_ln179_2 : 1
		cArray_addr_18 : 2
		empty_122 : 1
		lshr_ln95_5 : 1
		zext_ln95 : 2
		lshr_ln97_5 : 1
		zext_ln99 : 2
		lshr_ln99_5 : 1
		xor_ln179_1 : 3
		xor_ln179_2 : 3
		cArray_load_33 : 2
		cArray_load_34 : 3
	State 3
		xor_ln179_3 : 1
		xor_ln179_4 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   xor_ln179_fu_132  |    0    |    3    |
|          |  xor_ln179_1_fu_206 |    0    |    32   |
|    xor   |  xor_ln179_2_fu_212 |    0    |    32   |
|          |  xor_ln179_3_fu_224 |    0    |    32   |
|          |  xor_ln179_4_fu_230 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |   add_ln174_fu_120  |    0    |    10   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln174_fu_114  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |   i_8_cast_fu_126   |    0    |    0    |
|          |  zext_ln179_fu_138  |    0    |    0    |
|          | zext_ln179_2_fu_159 |    0    |    0    |
|   zext   |   zext_ln95_fu_178  |    0    |    0    |
|          |   zext_ln99_fu_192  |    0    |    0    |
|          |  zext_ln101_fu_218  |    0    |    0    |
|          | zext_ln179_1_fu_221 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_148    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln179_fu_156  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |   empty_122_fu_164  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  lshr_ln95_5_fu_168 |    0    |    0    |
|partselect|  lshr_ln97_5_fu_182 |    0    |    0    |
|          |  lshr_ln99_5_fu_196 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   149   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|cArray_addr_16_reg_261|    4   |
|cArray_addr_17_reg_271|    4   |
|cArray_addr_18_reg_276|    4   |
|  cArray_addr_reg_251 |    4   |
|   empty_122_reg_281  |    8   |
|      i_8_reg_243     |    3   |
|       i_reg_236      |    3   |
|  lshr_ln99_5_reg_286 |    8   |
|    w_addr_reg_266    |    6   |
|  xor_ln179_1_reg_291 |   32   |
|  xor_ln179_2_reg_296 |   32   |
|  xor_ln179_3_reg_301 |   32   |
|  xor_ln179_4_reg_306 |   32   |
|   xor_ln179_reg_256  |    3   |
+----------------------+--------+
|         Total        |   175  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_79 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_79 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_79 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_79 |  p4  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   100  ||  2.331  ||    67   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   67   |
|  Register |    -   |   175  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   175  |   216  |
+-----------+--------+--------+--------+
