command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4274545	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_sraq_0.c								
ANR	4274546	Function	gen_sraq	1:0:0:1176							
ANR	4274547	FunctionDef	gen_sraq (DisasContext * ctx)		4274546	0					
ANR	4274548	CompoundStatement		3:0:41:1176	4274546	0					
ANR	4274549	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	5:4:48:72	4274546	0	True				
ANR	4274550	IdentifierDecl	l1 = gen_new_label ( )		4274546	0					
ANR	4274551	IdentifierDeclType	int		4274546	0					
ANR	4274552	Identifier	l1		4274546	1					
ANR	4274553	AssignmentExpression	l1 = gen_new_label ( )		4274546	2		=			
ANR	4274554	Identifier	l1		4274546	0					
ANR	4274555	CallExpression	gen_new_label ( )		4274546	1					
ANR	4274556	Callee	gen_new_label		4274546	0					
ANR	4274557	Identifier	gen_new_label		4274546	0					
ANR	4274558	ArgumentList			4274546	1					
ANR	4274559	IdentifierDeclStatement	int l2 = gen_new_label ( ) ;	7:4:79:103	4274546	1	True				
ANR	4274560	IdentifierDecl	l2 = gen_new_label ( )		4274546	0					
ANR	4274561	IdentifierDeclType	int		4274546	0					
ANR	4274562	Identifier	l2		4274546	1					
ANR	4274563	AssignmentExpression	l2 = gen_new_label ( )		4274546	2		=			
ANR	4274564	Identifier	l2		4274546	0					
ANR	4274565	CallExpression	gen_new_label ( )		4274546	1					
ANR	4274566	Callee	gen_new_label		4274546	0					
ANR	4274567	Identifier	gen_new_label		4274546	0					
ANR	4274568	ArgumentList			4274546	1					
ANR	4274569	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	9:4:110:134	4274546	2	True				
ANR	4274570	IdentifierDecl	t0 = tcg_temp_new ( )		4274546	0					
ANR	4274571	IdentifierDeclType	TCGv		4274546	0					
ANR	4274572	Identifier	t0		4274546	1					
ANR	4274573	AssignmentExpression	t0 = tcg_temp_new ( )		4274546	2		=			
ANR	4274574	Identifier	t0		4274546	0					
ANR	4274575	CallExpression	tcg_temp_new ( )		4274546	1					
ANR	4274576	Callee	tcg_temp_new		4274546	0					
ANR	4274577	Identifier	tcg_temp_new		4274546	0					
ANR	4274578	ArgumentList			4274546	1					
ANR	4274579	IdentifierDeclStatement	TCGv t1 = tcg_temp_local_new ( ) ;	11:4:141:171	4274546	3	True				
ANR	4274580	IdentifierDecl	t1 = tcg_temp_local_new ( )		4274546	0					
ANR	4274581	IdentifierDeclType	TCGv		4274546	0					
ANR	4274582	Identifier	t1		4274546	1					
ANR	4274583	AssignmentExpression	t1 = tcg_temp_local_new ( )		4274546	2		=			
ANR	4274584	Identifier	t1		4274546	0					
ANR	4274585	CallExpression	tcg_temp_local_new ( )		4274546	1					
ANR	4274586	Callee	tcg_temp_local_new		4274546	0					
ANR	4274587	Identifier	tcg_temp_local_new		4274546	0					
ANR	4274588	ArgumentList			4274546	1					
ANR	4274589	IdentifierDeclStatement	TCGv t2 = tcg_temp_local_new ( ) ;	13:4:178:208	4274546	4	True				
ANR	4274590	IdentifierDecl	t2 = tcg_temp_local_new ( )		4274546	0					
ANR	4274591	IdentifierDeclType	TCGv		4274546	0					
ANR	4274592	Identifier	t2		4274546	1					
ANR	4274593	AssignmentExpression	t2 = tcg_temp_local_new ( )		4274546	2		=			
ANR	4274594	Identifier	t2		4274546	0					
ANR	4274595	CallExpression	tcg_temp_local_new ( )		4274546	1					
ANR	4274596	Callee	tcg_temp_local_new		4274546	0					
ANR	4274597	Identifier	tcg_temp_local_new		4274546	0					
ANR	4274598	ArgumentList			4274546	1					
ANR	4274599	ExpressionStatement	"tcg_gen_andi_tl ( t2 , cpu_gpr [ rB ( ctx -> opcode ) ] , 0x1F )"	15:4:215:266	4274546	5	True				
ANR	4274600	CallExpression	"tcg_gen_andi_tl ( t2 , cpu_gpr [ rB ( ctx -> opcode ) ] , 0x1F )"		4274546	0					
ANR	4274601	Callee	tcg_gen_andi_tl		4274546	0					
ANR	4274602	Identifier	tcg_gen_andi_tl		4274546	0					
ANR	4274603	ArgumentList	t2		4274546	1					
ANR	4274604	Argument	t2		4274546	0					
ANR	4274605	Identifier	t2		4274546	0					
ANR	4274606	Argument	cpu_gpr [ rB ( ctx -> opcode ) ]		4274546	1					
ANR	4274607	ArrayIndexing	cpu_gpr [ rB ( ctx -> opcode ) ]		4274546	0					
ANR	4274608	Identifier	cpu_gpr		4274546	0					
ANR	4274609	CallExpression	rB ( ctx -> opcode )		4274546	1					
ANR	4274610	Callee	rB		4274546	0					
ANR	4274611	Identifier	rB		4274546	0					
ANR	4274612	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274613	Argument	ctx -> opcode		4274546	0					
ANR	4274614	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274615	Identifier	ctx		4274546	0					
ANR	4274616	Identifier	opcode		4274546	1					
ANR	4274617	Argument	0x1F		4274546	2					
ANR	4274618	PrimaryExpression	0x1F		4274546	0					
ANR	4274619	ExpressionStatement	"tcg_gen_shr_tl ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] , t2 )"	17:4:273:321	4274546	6	True				
ANR	4274620	CallExpression	"tcg_gen_shr_tl ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] , t2 )"		4274546	0					
ANR	4274621	Callee	tcg_gen_shr_tl		4274546	0					
ANR	4274622	Identifier	tcg_gen_shr_tl		4274546	0					
ANR	4274623	ArgumentList	t0		4274546	1					
ANR	4274624	Argument	t0		4274546	0					
ANR	4274625	Identifier	t0		4274546	0					
ANR	4274626	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	1					
ANR	4274627	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	0					
ANR	4274628	Identifier	cpu_gpr		4274546	0					
ANR	4274629	CallExpression	rS ( ctx -> opcode )		4274546	1					
ANR	4274630	Callee	rS		4274546	0					
ANR	4274631	Identifier	rS		4274546	0					
ANR	4274632	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274633	Argument	ctx -> opcode		4274546	0					
ANR	4274634	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274635	Identifier	ctx		4274546	0					
ANR	4274636	Identifier	opcode		4274546	1					
ANR	4274637	Argument	t2		4274546	2					
ANR	4274638	Identifier	t2		4274546	0					
ANR	4274639	ExpressionStatement	"tcg_gen_sar_tl ( t1 , cpu_gpr [ rS ( ctx -> opcode ) ] , t2 )"	19:4:328:376	4274546	7	True				
ANR	4274640	CallExpression	"tcg_gen_sar_tl ( t1 , cpu_gpr [ rS ( ctx -> opcode ) ] , t2 )"		4274546	0					
ANR	4274641	Callee	tcg_gen_sar_tl		4274546	0					
ANR	4274642	Identifier	tcg_gen_sar_tl		4274546	0					
ANR	4274643	ArgumentList	t1		4274546	1					
ANR	4274644	Argument	t1		4274546	0					
ANR	4274645	Identifier	t1		4274546	0					
ANR	4274646	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	1					
ANR	4274647	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	0					
ANR	4274648	Identifier	cpu_gpr		4274546	0					
ANR	4274649	CallExpression	rS ( ctx -> opcode )		4274546	1					
ANR	4274650	Callee	rS		4274546	0					
ANR	4274651	Identifier	rS		4274546	0					
ANR	4274652	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274653	Argument	ctx -> opcode		4274546	0					
ANR	4274654	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274655	Identifier	ctx		4274546	0					
ANR	4274656	Identifier	opcode		4274546	1					
ANR	4274657	Argument	t2		4274546	2					
ANR	4274658	Identifier	t2		4274546	0					
ANR	4274659	ExpressionStatement	"tcg_gen_subfi_tl ( t2 , 32 , t2 )"	21:4:383:411	4274546	8	True				
ANR	4274660	CallExpression	"tcg_gen_subfi_tl ( t2 , 32 , t2 )"		4274546	0					
ANR	4274661	Callee	tcg_gen_subfi_tl		4274546	0					
ANR	4274662	Identifier	tcg_gen_subfi_tl		4274546	0					
ANR	4274663	ArgumentList	t2		4274546	1					
ANR	4274664	Argument	t2		4274546	0					
ANR	4274665	Identifier	t2		4274546	0					
ANR	4274666	Argument	32		4274546	1					
ANR	4274667	PrimaryExpression	32		4274546	0					
ANR	4274668	Argument	t2		4274546	2					
ANR	4274669	Identifier	t2		4274546	0					
ANR	4274670	ExpressionStatement	"tcg_gen_shl_tl ( t2 , cpu_gpr [ rS ( ctx -> opcode ) ] , t2 )"	23:4:418:466	4274546	9	True				
ANR	4274671	CallExpression	"tcg_gen_shl_tl ( t2 , cpu_gpr [ rS ( ctx -> opcode ) ] , t2 )"		4274546	0					
ANR	4274672	Callee	tcg_gen_shl_tl		4274546	0					
ANR	4274673	Identifier	tcg_gen_shl_tl		4274546	0					
ANR	4274674	ArgumentList	t2		4274546	1					
ANR	4274675	Argument	t2		4274546	0					
ANR	4274676	Identifier	t2		4274546	0					
ANR	4274677	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	1					
ANR	4274678	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	0					
ANR	4274679	Identifier	cpu_gpr		4274546	0					
ANR	4274680	CallExpression	rS ( ctx -> opcode )		4274546	1					
ANR	4274681	Callee	rS		4274546	0					
ANR	4274682	Identifier	rS		4274546	0					
ANR	4274683	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274684	Argument	ctx -> opcode		4274546	0					
ANR	4274685	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274686	Identifier	ctx		4274546	0					
ANR	4274687	Identifier	opcode		4274546	1					
ANR	4274688	Argument	t2		4274546	2					
ANR	4274689	Identifier	t2		4274546	0					
ANR	4274690	ExpressionStatement	"tcg_gen_or_tl ( t0 , t0 , t2 )"	25:4:473:498	4274546	10	True				
ANR	4274691	CallExpression	"tcg_gen_or_tl ( t0 , t0 , t2 )"		4274546	0					
ANR	4274692	Callee	tcg_gen_or_tl		4274546	0					
ANR	4274693	Identifier	tcg_gen_or_tl		4274546	0					
ANR	4274694	ArgumentList	t0		4274546	1					
ANR	4274695	Argument	t0		4274546	0					
ANR	4274696	Identifier	t0		4274546	0					
ANR	4274697	Argument	t0		4274546	1					
ANR	4274698	Identifier	t0		4274546	0					
ANR	4274699	Argument	t2		4274546	2					
ANR	4274700	Identifier	t2		4274546	0					
ANR	4274701	ExpressionStatement	"gen_store_spr ( SPR_MQ , t0 )"	27:4:505:530	4274546	11	True				
ANR	4274702	CallExpression	"gen_store_spr ( SPR_MQ , t0 )"		4274546	0					
ANR	4274703	Callee	gen_store_spr		4274546	0					
ANR	4274704	Identifier	gen_store_spr		4274546	0					
ANR	4274705	ArgumentList	SPR_MQ		4274546	1					
ANR	4274706	Argument	SPR_MQ		4274546	0					
ANR	4274707	Identifier	SPR_MQ		4274546	0					
ANR	4274708	Argument	t0		4274546	1					
ANR	4274709	Identifier	t0		4274546	0					
ANR	4274710	ExpressionStatement	"tcg_gen_andi_tl ( t0 , cpu_gpr [ rB ( ctx -> opcode ) ] , 0x20 )"	29:4:537:588	4274546	12	True				
ANR	4274711	CallExpression	"tcg_gen_andi_tl ( t0 , cpu_gpr [ rB ( ctx -> opcode ) ] , 0x20 )"		4274546	0					
ANR	4274712	Callee	tcg_gen_andi_tl		4274546	0					
ANR	4274713	Identifier	tcg_gen_andi_tl		4274546	0					
ANR	4274714	ArgumentList	t0		4274546	1					
ANR	4274715	Argument	t0		4274546	0					
ANR	4274716	Identifier	t0		4274546	0					
ANR	4274717	Argument	cpu_gpr [ rB ( ctx -> opcode ) ]		4274546	1					
ANR	4274718	ArrayIndexing	cpu_gpr [ rB ( ctx -> opcode ) ]		4274546	0					
ANR	4274719	Identifier	cpu_gpr		4274546	0					
ANR	4274720	CallExpression	rB ( ctx -> opcode )		4274546	1					
ANR	4274721	Callee	rB		4274546	0					
ANR	4274722	Identifier	rB		4274546	0					
ANR	4274723	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274724	Argument	ctx -> opcode		4274546	0					
ANR	4274725	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274726	Identifier	ctx		4274546	0					
ANR	4274727	Identifier	opcode		4274546	1					
ANR	4274728	Argument	0x20		4274546	2					
ANR	4274729	PrimaryExpression	0x20		4274546	0					
ANR	4274730	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t2 , 0 , l1 )"	31:4:595:637	4274546	13	True				
ANR	4274731	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t2 , 0 , l1 )"		4274546	0					
ANR	4274732	Callee	tcg_gen_brcondi_tl		4274546	0					
ANR	4274733	Identifier	tcg_gen_brcondi_tl		4274546	0					
ANR	4274734	ArgumentList	TCG_COND_EQ		4274546	1					
ANR	4274735	Argument	TCG_COND_EQ		4274546	0					
ANR	4274736	Identifier	TCG_COND_EQ		4274546	0					
ANR	4274737	Argument	t2		4274546	1					
ANR	4274738	Identifier	t2		4274546	0					
ANR	4274739	Argument	0		4274546	2					
ANR	4274740	PrimaryExpression	0		4274546	0					
ANR	4274741	Argument	l1		4274546	3					
ANR	4274742	Identifier	l1		4274546	0					
ANR	4274743	ExpressionStatement	"tcg_gen_mov_tl ( t2 , cpu_gpr [ rS ( ctx -> opcode ) ] )"	33:4:644:688	4274546	14	True				
ANR	4274744	CallExpression	"tcg_gen_mov_tl ( t2 , cpu_gpr [ rS ( ctx -> opcode ) ] )"		4274546	0					
ANR	4274745	Callee	tcg_gen_mov_tl		4274546	0					
ANR	4274746	Identifier	tcg_gen_mov_tl		4274546	0					
ANR	4274747	ArgumentList	t2		4274546	1					
ANR	4274748	Argument	t2		4274546	0					
ANR	4274749	Identifier	t2		4274546	0					
ANR	4274750	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	1					
ANR	4274751	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	0					
ANR	4274752	Identifier	cpu_gpr		4274546	0					
ANR	4274753	CallExpression	rS ( ctx -> opcode )		4274546	1					
ANR	4274754	Callee	rS		4274546	0					
ANR	4274755	Identifier	rS		4274546	0					
ANR	4274756	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274757	Argument	ctx -> opcode		4274546	0					
ANR	4274758	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274759	Identifier	ctx		4274546	0					
ANR	4274760	Identifier	opcode		4274546	1					
ANR	4274761	ExpressionStatement	"tcg_gen_sari_tl ( t1 , cpu_gpr [ rS ( ctx -> opcode ) ] , 31 )"	35:4:695:744	4274546	15	True				
ANR	4274762	CallExpression	"tcg_gen_sari_tl ( t1 , cpu_gpr [ rS ( ctx -> opcode ) ] , 31 )"		4274546	0					
ANR	4274763	Callee	tcg_gen_sari_tl		4274546	0					
ANR	4274764	Identifier	tcg_gen_sari_tl		4274546	0					
ANR	4274765	ArgumentList	t1		4274546	1					
ANR	4274766	Argument	t1		4274546	0					
ANR	4274767	Identifier	t1		4274546	0					
ANR	4274768	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	1					
ANR	4274769	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4274546	0					
ANR	4274770	Identifier	cpu_gpr		4274546	0					
ANR	4274771	CallExpression	rS ( ctx -> opcode )		4274546	1					
ANR	4274772	Callee	rS		4274546	0					
ANR	4274773	Identifier	rS		4274546	0					
ANR	4274774	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274775	Argument	ctx -> opcode		4274546	0					
ANR	4274776	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274777	Identifier	ctx		4274546	0					
ANR	4274778	Identifier	opcode		4274546	1					
ANR	4274779	Argument	31		4274546	2					
ANR	4274780	PrimaryExpression	31		4274546	0					
ANR	4274781	ExpressionStatement	gen_set_label ( l1 )	37:4:751:768	4274546	16	True				
ANR	4274782	CallExpression	gen_set_label ( l1 )		4274546	0					
ANR	4274783	Callee	gen_set_label		4274546	0					
ANR	4274784	Identifier	gen_set_label		4274546	0					
ANR	4274785	ArgumentList	l1		4274546	1					
ANR	4274786	Argument	l1		4274546	0					
ANR	4274787	Identifier	l1		4274546	0					
ANR	4274788	ExpressionStatement	tcg_temp_free ( t0 )	39:4:775:792	4274546	17	True				
ANR	4274789	CallExpression	tcg_temp_free ( t0 )		4274546	0					
ANR	4274790	Callee	tcg_temp_free		4274546	0					
ANR	4274791	Identifier	tcg_temp_free		4274546	0					
ANR	4274792	ArgumentList	t0		4274546	1					
ANR	4274793	Argument	t0		4274546	0					
ANR	4274794	Identifier	t0		4274546	0					
ANR	4274795	ExpressionStatement	"tcg_gen_mov_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t1 )"	41:4:799:843	4274546	18	True				
ANR	4274796	CallExpression	"tcg_gen_mov_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t1 )"		4274546	0					
ANR	4274797	Callee	tcg_gen_mov_tl		4274546	0					
ANR	4274798	Identifier	tcg_gen_mov_tl		4274546	0					
ANR	4274799	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4274546	1					
ANR	4274800	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4274546	0					
ANR	4274801	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4274546	0					
ANR	4274802	Identifier	cpu_gpr		4274546	0					
ANR	4274803	CallExpression	rA ( ctx -> opcode )		4274546	1					
ANR	4274804	Callee	rA		4274546	0					
ANR	4274805	Identifier	rA		4274546	0					
ANR	4274806	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274807	Argument	ctx -> opcode		4274546	0					
ANR	4274808	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274809	Identifier	ctx		4274546	0					
ANR	4274810	Identifier	opcode		4274546	1					
ANR	4274811	Argument	t1		4274546	1					
ANR	4274812	Identifier	t1		4274546	0					
ANR	4274813	ExpressionStatement	"tcg_gen_movi_tl ( cpu_ca , 0 )"	43:4:850:876	4274546	19	True				
ANR	4274814	CallExpression	"tcg_gen_movi_tl ( cpu_ca , 0 )"		4274546	0					
ANR	4274815	Callee	tcg_gen_movi_tl		4274546	0					
ANR	4274816	Identifier	tcg_gen_movi_tl		4274546	0					
ANR	4274817	ArgumentList	cpu_ca		4274546	1					
ANR	4274818	Argument	cpu_ca		4274546	0					
ANR	4274819	Identifier	cpu_ca		4274546	0					
ANR	4274820	Argument	0		4274546	1					
ANR	4274821	PrimaryExpression	0		4274546	0					
ANR	4274822	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_GE , t1 , 0 , l2 )"	45:4:883:925	4274546	20	True				
ANR	4274823	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_GE , t1 , 0 , l2 )"		4274546	0					
ANR	4274824	Callee	tcg_gen_brcondi_tl		4274546	0					
ANR	4274825	Identifier	tcg_gen_brcondi_tl		4274546	0					
ANR	4274826	ArgumentList	TCG_COND_GE		4274546	1					
ANR	4274827	Argument	TCG_COND_GE		4274546	0					
ANR	4274828	Identifier	TCG_COND_GE		4274546	0					
ANR	4274829	Argument	t1		4274546	1					
ANR	4274830	Identifier	t1		4274546	0					
ANR	4274831	Argument	0		4274546	2					
ANR	4274832	PrimaryExpression	0		4274546	0					
ANR	4274833	Argument	l2		4274546	3					
ANR	4274834	Identifier	l2		4274546	0					
ANR	4274835	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t2 , 0 , l2 )"	47:4:932:974	4274546	21	True				
ANR	4274836	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t2 , 0 , l2 )"		4274546	0					
ANR	4274837	Callee	tcg_gen_brcondi_tl		4274546	0					
ANR	4274838	Identifier	tcg_gen_brcondi_tl		4274546	0					
ANR	4274839	ArgumentList	TCG_COND_EQ		4274546	1					
ANR	4274840	Argument	TCG_COND_EQ		4274546	0					
ANR	4274841	Identifier	TCG_COND_EQ		4274546	0					
ANR	4274842	Argument	t2		4274546	1					
ANR	4274843	Identifier	t2		4274546	0					
ANR	4274844	Argument	0		4274546	2					
ANR	4274845	PrimaryExpression	0		4274546	0					
ANR	4274846	Argument	l2		4274546	3					
ANR	4274847	Identifier	l2		4274546	0					
ANR	4274848	ExpressionStatement	"tcg_gen_movi_tl ( cpu_ca , 1 )"	49:4:981:1007	4274546	22	True				
ANR	4274849	CallExpression	"tcg_gen_movi_tl ( cpu_ca , 1 )"		4274546	0					
ANR	4274850	Callee	tcg_gen_movi_tl		4274546	0					
ANR	4274851	Identifier	tcg_gen_movi_tl		4274546	0					
ANR	4274852	ArgumentList	cpu_ca		4274546	1					
ANR	4274853	Argument	cpu_ca		4274546	0					
ANR	4274854	Identifier	cpu_ca		4274546	0					
ANR	4274855	Argument	1		4274546	1					
ANR	4274856	PrimaryExpression	1		4274546	0					
ANR	4274857	ExpressionStatement	gen_set_label ( l2 )	51:4:1014:1031	4274546	23	True				
ANR	4274858	CallExpression	gen_set_label ( l2 )		4274546	0					
ANR	4274859	Callee	gen_set_label		4274546	0					
ANR	4274860	Identifier	gen_set_label		4274546	0					
ANR	4274861	ArgumentList	l2		4274546	1					
ANR	4274862	Argument	l2		4274546	0					
ANR	4274863	Identifier	l2		4274546	0					
ANR	4274864	ExpressionStatement	tcg_temp_free ( t1 )	53:4:1038:1055	4274546	24	True				
ANR	4274865	CallExpression	tcg_temp_free ( t1 )		4274546	0					
ANR	4274866	Callee	tcg_temp_free		4274546	0					
ANR	4274867	Identifier	tcg_temp_free		4274546	0					
ANR	4274868	ArgumentList	t1		4274546	1					
ANR	4274869	Argument	t1		4274546	0					
ANR	4274870	Identifier	t1		4274546	0					
ANR	4274871	ExpressionStatement	tcg_temp_free ( t2 )	55:4:1062:1079	4274546	25	True				
ANR	4274872	CallExpression	tcg_temp_free ( t2 )		4274546	0					
ANR	4274873	Callee	tcg_temp_free		4274546	0					
ANR	4274874	Identifier	tcg_temp_free		4274546	0					
ANR	4274875	ArgumentList	t2		4274546	1					
ANR	4274876	Argument	t2		4274546	0					
ANR	4274877	Identifier	t2		4274546	0					
ANR	4274878	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4274546	26					
ANR	4274879	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	57:8:1090:1119	4274546	0	True				
ANR	4274880	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4274546	0					
ANR	4274881	Callee	unlikely		4274546	0					
ANR	4274882	Identifier	unlikely		4274546	0					
ANR	4274883	ArgumentList	Rc ( ctx -> opcode ) != 0		4274546	1					
ANR	4274884	Argument	Rc ( ctx -> opcode ) != 0		4274546	0					
ANR	4274885	EqualityExpression	Rc ( ctx -> opcode ) != 0		4274546	0		!=			
ANR	4274886	CallExpression	Rc ( ctx -> opcode )		4274546	0					
ANR	4274887	Callee	Rc		4274546	0					
ANR	4274888	Identifier	Rc		4274546	0					
ANR	4274889	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274890	Argument	ctx -> opcode		4274546	0					
ANR	4274891	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274892	Identifier	ctx		4274546	0					
ANR	4274893	Identifier	opcode		4274546	1					
ANR	4274894	PrimaryExpression	0		4274546	1					
ANR	4274895	ExpressionStatement	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"	59:8:1131:1173	4274546	1	True				
ANR	4274896	CallExpression	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"		4274546	0					
ANR	4274897	Callee	gen_set_Rc0		4274546	0					
ANR	4274898	Identifier	gen_set_Rc0		4274546	0					
ANR	4274899	ArgumentList	ctx		4274546	1					
ANR	4274900	Argument	ctx		4274546	0					
ANR	4274901	Identifier	ctx		4274546	0					
ANR	4274902	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4274546	1					
ANR	4274903	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4274546	0					
ANR	4274904	Identifier	cpu_gpr		4274546	0					
ANR	4274905	CallExpression	rA ( ctx -> opcode )		4274546	1					
ANR	4274906	Callee	rA		4274546	0					
ANR	4274907	Identifier	rA		4274546	0					
ANR	4274908	ArgumentList	ctx -> opcode		4274546	1					
ANR	4274909	Argument	ctx -> opcode		4274546	0					
ANR	4274910	PtrMemberAccess	ctx -> opcode		4274546	0					
ANR	4274911	Identifier	ctx		4274546	0					
ANR	4274912	Identifier	opcode		4274546	1					
ANR	4274913	ReturnType	static void		4274546	1					
ANR	4274914	Identifier	gen_sraq		4274546	2					
ANR	4274915	ParameterList	DisasContext * ctx		4274546	3					
ANR	4274916	Parameter	DisasContext * ctx	1:21:21:37	4274546	0	True				
ANR	4274917	ParameterType	DisasContext *		4274546	0					
ANR	4274918	Identifier	ctx		4274546	1					
ANR	4274919	CFGEntryNode	ENTRY		4274546		True				
ANR	4274920	CFGExitNode	EXIT		4274546		True				
ANR	4274921	Symbol	ctx -> opcode		4274546						
ANR	4274922	Symbol	* rS		4274546						
ANR	4274923	Symbol	l1		4274546						
ANR	4274924	Symbol	cpu_ca		4274546						
ANR	4274925	Symbol	l2		4274546						
ANR	4274926	Symbol	rA		4274546						
ANR	4274927	Symbol	rB		4274546						
ANR	4274928	Symbol	Rc		4274546						
ANR	4274929	Symbol	tcg_temp_local_new		4274546						
ANR	4274930	Symbol	* rB		4274546						
ANR	4274931	Symbol	* rA		4274546						
ANR	4274932	Symbol	cpu_gpr		4274546						
ANR	4274933	Symbol	TCG_COND_GE		4274546						
ANR	4274934	Symbol	rS		4274546						
ANR	4274935	Symbol	unlikely		4274546						
ANR	4274936	Symbol	ctx		4274546						
ANR	4274937	Symbol	tcg_temp_new		4274546						
ANR	4274938	Symbol	TCG_COND_EQ		4274546						
ANR	4274939	Symbol	* ctx		4274546						
ANR	4274940	Symbol	gen_new_label		4274546						
ANR	4274941	Symbol	* cpu_gpr		4274546						
ANR	4274942	Symbol	t0		4274546						
ANR	4274943	Symbol	t1		4274546						
ANR	4274944	Symbol	t2		4274546						
ANR	4274945	Symbol	SPR_MQ		4274546						
