Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May  1 13:38:08 2025
| Host         : mayoarch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nes_timing_summary_routed.rpt -pb nes_timing_summary_routed.pb -rpx nes_timing_summary_routed.rpx -warn_on_violation
| Design       : nes
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.310        0.000                      0                 1500        0.100        0.000                      0                 1500        3.000        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
Clk                        {0.000 5.000}        10.000          100.000         
  clk_buf_out_clk_wiz_1    {0.000 5.000}        10.000          100.000         
    clkfbout_clk_wiz_0     {0.000 25.000}       50.000          20.000          
    clkfbout_vga_clk_wiz   {0.000 5.000}        10.000          100.000         
    master_clk_clk_wiz_0   {0.000 23.279}       46.559          21.478          
    ppu_clk_clk_wiz_0      {0.000 93.117}       186.235         5.370           
    vga_clk_5_vga_clk_wiz  {0.000 4.000}        8.000           125.000         
    vga_clk_vga_clk_wiz    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_1       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_buf_out_clk_wiz_1                                                                                                                                                      3.000        0.000                       0                     4  
    clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
    clkfbout_vga_clk_wiz                                                                                                                                                     7.845        0.000                       0                     3  
    master_clk_clk_wiz_0        18.310        0.000                      0                  407        0.106        0.000                      0                  407       22.779        0.000                       0                   180  
    ppu_clk_clk_wiz_0          175.084        0.000                      0                  504        0.100        0.000                      0                  504       27.125        0.000                       0                   166  
    vga_clk_5_vga_clk_wiz                                                                                                                                                    5.845        0.000                       0                    10  
    vga_clk_vga_clk_wiz         29.254        0.000                      0                  419        0.118        0.000                      0                  419       19.020        0.000                       0                   209  
  clkfbout_clk_wiz_1                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ppu_clk_clk_wiz_0     master_clk_clk_wiz_0       36.955        0.000                      0                  122        0.167        0.000                      0                  122  
master_clk_clk_wiz_0  ppu_clk_clk_wiz_0          30.132        0.000                      0                   94        0.228        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     master_clk_clk_wiz_0  master_clk_clk_wiz_0       41.051        0.000                      0                  115        0.536        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_1                            
(none)                 clkfbout_vga_clk_wiz                          
(none)                 vga_clk_5_vga_clk_wiz                         
(none)                                        master_clk_clk_wiz_0   
(none)                                        ppu_clk_clk_wiz_0      
(none)                                        vga_clk_vga_clk_wiz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_buf_out_clk_wiz_1
  To Clock:  clk_buf_out_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_buf_out_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_buf/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_buf/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk_inst/clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clk_wiz
  To Clock:  clkfbout_vga_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  master_clk_clk_wiz_0
  To Clock:  master_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.310ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/ena_iram_reg/D
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 fall@23.279ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.704ns (16.227%)  route 3.634ns (83.773%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 21.716 - 23.279 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632    -0.895    cpu_inst/cpu_6502/CLK
    SLICE_X7Y36          FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/Q
                         net (fo=27, routed)          1.685     1.246    cpu_inst/cpu_6502/Set_Addr_To_r[1]
    SLICE_X15Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.370 f  cpu_inst/cpu_6502/ena_iram_i_2/O
                         net (fo=6, routed)           0.598     1.968    cpu_inst/cpu_6502/ena_iram_i_2_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     2.092 r  cpu_inst/cpu_6502/ena_iram_i_1/O
                         net (fo=10, routed)          1.352     3.444    cpu_inst/p_0_in
    SLICE_X8Y32          FDRE                                         r  cpu_inst/ena_iram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    24.650 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.811    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    18.590 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.177    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.268 f  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    21.889    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    18.306 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    20.180    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.271 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.445    21.716    cpu_inst/CLK
    SLICE_X8Y32          FDRE                                         r  cpu_inst/ena_iram_reg/C  (IS_INVERTED)
                         clock pessimism              0.560    22.277    
                         clock uncertainty           -0.497    21.780    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.026    21.754    cpu_inst/ena_iram_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 18.310    

Slack (MET) :             18.903ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/wea_iram_reg/D
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 fall@23.279ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.446%)  route 3.033ns (78.554%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 21.719 - 23.279 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.632    -0.895    cpu_inst/cpu_6502/CLK
    SLICE_X7Y36          FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/Q
                         net (fo=27, routed)          1.685     1.246    cpu_inst/cpu_6502/Set_Addr_To_r[1]
    SLICE_X15Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.370 f  cpu_inst/cpu_6502/ena_iram_i_2/O
                         net (fo=6, routed)           0.598     1.968    cpu_inst/cpu_6502/ena_iram_i_2_n_0
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.124     2.092 r  cpu_inst/cpu_6502/ena_iram_i_1/O
                         net (fo=10, routed)          0.750     2.842    cpu_inst/cpu_6502/p_0_in
    SLICE_X8Y36          LUT2 (Prop_lut2_I0_O)        0.124     2.966 r  cpu_inst/cpu_6502/wea_iram_i_1/O
                         net (fo=1, routed)           0.000     2.966    cpu_inst/cpu_6502_n_56
    SLICE_X8Y36          FDRE                                         r  cpu_inst/wea_iram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    24.650 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.811    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    18.590 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.177    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.268 f  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    21.889    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    18.306 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    20.180    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.271 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.448    21.719    cpu_inst/CLK
    SLICE_X8Y36          FDRE                                         r  cpu_inst/wea_iram_reg/C  (IS_INVERTED)
                         clock pessimism              0.560    22.280    
                         clock uncertainty           -0.497    21.783    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.086    21.869    cpu_inst/wea_iram_reg
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                 18.903    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 cpu_inst/wea_iram_reg/C
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 fall@23.279ns)
  Data Path Delay:        1.241ns  (logic 0.524ns (42.219%)  route 0.717ns (57.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 45.039 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 22.319 - 23.279 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    24.720 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    25.953    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    18.988 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.654    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.750 f  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    22.497    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    18.688 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    20.656    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.752 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    22.319    cpu_inst/CLK
    SLICE_X8Y36          FDRE                                         r  cpu_inst/wea_iram_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.524    22.843 r  cpu_inst/wea_iram_reg/Q
                         net (fo=1, routed)           0.717    23.560    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y12         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.489    45.039    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.574    45.614    
                         clock uncertainty           -0.497    45.117    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    44.585    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.585    
                         arrival time                         -23.560    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.502ns  (required time - arrival time)
  Source:                 cpu_inst/ena_iram_reg/C
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 fall@23.279ns)
  Data Path Delay:        0.857ns  (logic 0.524ns (61.130%)  route 0.333ns (38.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 45.039 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 22.315 - 23.279 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    24.720 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    25.953    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    18.988 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.654    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.750 f  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    22.497    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    18.688 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    20.656    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    20.752 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.562    22.315    cpu_inst/CLK
    SLICE_X8Y32          FDRE                                         r  cpu_inst/ena_iram_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.524    22.839 r  cpu_inst/ena_iram_reg/Q
                         net (fo=1, routed)           0.333    23.172    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y12         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.489    45.039    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.574    45.614    
                         clock uncertainty           -0.497    45.117    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.674    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.674    
                         arrival time                         -23.172    
  -------------------------------------------------------------------
                         slack                                 21.502    

Slack (MET) :             32.738ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 4.220ns (31.696%)  route 9.094ns (68.304%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 44.997 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478    -0.483 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661     1.179    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325     1.504 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720     2.224    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327     2.551 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012     3.563    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.687    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.237 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.237    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.550 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615     5.165    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306     5.471 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933     6.405    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.529 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586     7.114    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.238 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          0.811     8.049    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.173 f  cpu_inst/cpu_6502/BusB_r[0]_i_1/O
                         net (fo=17, routed)          1.654     9.828    cpu_inst/cpu_6502/BusB_r[0]_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.162    10.113    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=2, routed)           0.528    10.766    cpu_inst/cpu_6502/BusA[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.890 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    10.890    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.403 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.403    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.642 r  cpu_inst/cpu_6502/BAL_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.411    12.053    cpu_inst/cpu_6502/BAL_reg[7]_i_7_n_5
    SLICE_X11Y32         LUT4 (Prop_lut4_I2_O)        0.301    12.354 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    12.354    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.446    44.997    cpu_inst/cpu_6502/CLK
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C
                         clock pessimism              0.560    45.557    
                         clock uncertainty           -0.497    45.060    
    SLICE_X11Y32         FDCE (Setup_fdce_C_D)        0.031    45.091    cpu_inst/cpu_6502/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         45.091    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                 32.738    

Slack (MET) :             32.745ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.371ns  (logic 4.194ns (31.367%)  route 9.177ns (68.633%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 44.997 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478    -0.483 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661     1.179    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325     1.504 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720     2.224    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327     2.551 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012     3.563    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.687    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.237 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.237    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.550 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615     5.165    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306     5.471 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933     6.405    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.529 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586     7.114    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.238 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.095     8.333    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.457 r  cpu_inst/cpu_6502/IR[4]_i_2/O
                         net (fo=13, routed)          0.884     9.341    cpu_inst/cpu_6502/data_in_mux[4]
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  cpu_inst/cpu_6502/BusA_r[4]_i_4/O
                         net (fo=1, routed)           0.589    10.055    cpu_inst/cpu_6502/BusA_r[4]_i_4_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.179 r  cpu_inst/cpu_6502/BusA_r[4]_i_1/O
                         net (fo=2, routed)           0.748    10.927    cpu_inst/cpu_6502/BusA[4]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.124    11.051 r  cpu_inst/cpu_6502/BAL[7]_i_17/O
                         net (fo=1, routed)           0.000    11.051    cpu_inst/cpu_6502/BAL[7]_i_17_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.564 r  cpu_inst/cpu_6502/BAL_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.564    cpu_inst/cpu_6502/BAL_reg[7]_i_7_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.783 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.332    12.115    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.295    12.410 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    12.410    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X8Y33          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.446    44.997    cpu_inst/cpu_6502/CLK
    SLICE_X8Y33          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C
                         clock pessimism              0.574    45.571    
                         clock uncertainty           -0.497    45.074    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)        0.081    45.155    cpu_inst/cpu_6502/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         45.155    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                 32.745    

Slack (MET) :             32.761ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 4.309ns (32.398%)  route 8.991ns (67.602%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 44.994 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478    -0.483 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661     1.179    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325     1.504 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720     2.224    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327     2.551 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012     3.563    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.687    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.237 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.237    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.550 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615     5.165    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306     5.471 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933     6.405    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.529 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586     7.114    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.238 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          0.811     8.049    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.173 f  cpu_inst/cpu_6502/BusB_r[0]_i_1/O
                         net (fo=17, routed)          1.654     9.828    cpu_inst/cpu_6502/BusB_r[0]_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.162    10.113    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=2, routed)           0.528    10.766    cpu_inst/cpu_6502/BusA[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.890 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    10.890    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.403 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.403    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.726 r  cpu_inst/cpu_6502/BAL_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.308    12.034    cpu_inst/cpu_6502/BAL_reg[7]_i_7_n_6
    SLICE_X9Y31          LUT4 (Prop_lut4_I2_O)        0.306    12.340 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    12.340    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.443    44.994    cpu_inst/cpu_6502/CLK
    SLICE_X9Y31          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C
                         clock pessimism              0.574    45.568    
                         clock uncertainty           -0.497    45.071    
    SLICE_X9Y31          FDCE (Setup_fdce_C_D)        0.029    45.100    cpu_inst/cpu_6502/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         45.100    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                 32.761    

Slack (MET) :             32.762ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 4.082ns (30.608%)  route 9.254ns (69.392%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 44.994 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478    -0.483 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661     1.179    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325     1.504 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720     2.224    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327     2.551 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012     3.563    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.687    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.237 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.237    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.550 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615     5.165    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306     5.471 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933     6.405    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.529 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586     7.114    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.238 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          0.811     8.049    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.173 f  cpu_inst/cpu_6502/BusB_r[0]_i_1/O
                         net (fo=17, routed)          1.654     9.828    cpu_inst/cpu_6502/BusB_r[0]_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.162    10.113    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=2, routed)           0.528    10.766    cpu_inst/cpu_6502/BusA[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.890 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    10.890    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.498 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.571    12.069    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_4
    SLICE_X10Y29         LUT4 (Prop_lut4_I2_O)        0.307    12.376 r  cpu_inst/cpu_6502/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    12.376    cpu_inst/cpu_6502/BAL[3]_i_1_n_0
    SLICE_X10Y29         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.443    44.994    cpu_inst/cpu_6502/CLK
    SLICE_X10Y29         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/C
                         clock pessimism              0.560    45.554    
                         clock uncertainty           -0.497    45.057    
    SLICE_X10Y29         FDCE (Setup_fdce_C_D)        0.081    45.138    cpu_inst/cpu_6502/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         45.138    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                 32.762    

Slack (MET) :             32.768ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.194ns (31.576%)  route 9.088ns (68.424%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 44.997 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478    -0.483 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661     1.179    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325     1.504 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720     2.224    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327     2.551 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012     3.563    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.687    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.237 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.237    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.550 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615     5.165    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306     5.471 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933     6.405    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.529 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586     7.114    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.238 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          0.811     8.049    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.173 f  cpu_inst/cpu_6502/BusB_r[0]_i_1/O
                         net (fo=17, routed)          1.654     9.828    cpu_inst/cpu_6502/BusB_r[0]_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.162    10.113    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=2, routed)           0.528    10.766    cpu_inst/cpu_6502/BusA[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.890 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    10.890    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.403 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.403    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.622 r  cpu_inst/cpu_6502/BAL_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.405    12.027    cpu_inst/cpu_6502/BAL_reg[7]_i_7_n_7
    SLICE_X11Y32         LUT4 (Prop_lut4_I2_O)        0.295    12.322 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    12.322    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.446    44.997    cpu_inst/cpu_6502/CLK
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.560    45.557    
                         clock uncertainty           -0.497    45.060    
    SLICE_X11Y32         FDCE (Setup_fdce_C_D)        0.029    45.089    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         45.089    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                 32.768    

Slack (MET) :             32.772ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.280ns  (logic 4.302ns (32.394%)  route 8.978ns (67.606%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 44.997 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478    -0.483 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661     1.179    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325     1.504 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720     2.224    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327     2.551 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012     3.563    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.687 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.687    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.237 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.237    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.550 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615     5.165    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306     5.471 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933     6.405    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.529 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586     7.114    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.238 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          0.811     8.049    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.173 f  cpu_inst/cpu_6502/BusB_r[0]_i_1/O
                         net (fo=17, routed)          1.654     9.828    cpu_inst/cpu_6502/BusB_r[0]_i_1_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.162    10.113    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=2, routed)           0.528    10.766    cpu_inst/cpu_6502/BusA[0]
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    10.890 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000    10.890    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.403 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.403    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.718 r  cpu_inst/cpu_6502/BAL_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.295    12.013    cpu_inst/cpu_6502/BAL_reg[7]_i_7_n_4
    SLICE_X11Y32         LUT4 (Prop_lut4_I2_O)        0.307    12.320 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    12.320    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.446    44.997    cpu_inst/cpu_6502/CLK
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C
                         clock pessimism              0.560    45.557    
                         clock uncertainty           -0.497    45.060    
    SLICE_X11Y32         FDCE (Setup_fdce_C_D)        0.031    45.091    cpu_inst/cpu_6502/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         45.091    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 32.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.119%)  route 0.317ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.569    -0.628    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y47          FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.317    -0.148    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.874    -0.830    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.323    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.254    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/RstCycle_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMI_entered_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.002%)  route 0.092ns (32.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X9Y37          FDPE                                         r  cpu_inst/cpu_6502/RstCycle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDPE (Prop_fdpe_C_Q)         0.141    -0.491 f  cpu_inst/cpu_6502/RstCycle_reg/Q
                         net (fo=8, routed)           0.092    -0.400    cpu_inst/cpu_6502/RstCycle_reg_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.355 r  cpu_inst/cpu_6502/NMI_entered_i_1/O
                         net (fo=1, routed)           0.000    -0.355    cpu_inst/cpu_6502/NMI_entered_i_1_n_0
    SLICE_X8Y37          FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X8Y37          FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/C
                         clock pessimism              0.252    -0.619    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.120    -0.499    cpu_inst/cpu_6502/NMI_entered_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/AD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.501%)  route 0.285ns (60.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.561    -0.636    cpu_inst/cpu_6502/CLK
    SLICE_X11Y31         FDCE                                         r  cpu_inst/cpu_6502/AD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.495 r  cpu_inst/cpu_6502/AD_reg[4]/Q
                         net (fo=3, routed)           0.121    -0.374    cpu_inst/cpu_6502/AD_reg[4]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.329 r  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=11, routed)          0.164    -0.165    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.831    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.558    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.375    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/NMI_entered_reg/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMIAct_reg/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.565    -0.632    cpu_inst/cpu_6502/CLK
    SLICE_X8Y37          FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.468 f  cpu_inst/cpu_6502/NMI_entered_reg/Q
                         net (fo=4, routed)           0.115    -0.353    cpu_inst/cpu_6502/NMI_entered_reg_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.308 r  cpu_inst/cpu_6502/NMIAct_i_1/O
                         net (fo=1, routed)           0.000    -0.308    cpu_inst/cpu_6502/NMIAct_i_1_n_0
    SLICE_X9Y37          FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X9Y37          FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/C
                         clock pessimism              0.252    -0.619    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.091    -0.528    cpu_inst/cpu_6502/NMIAct_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.399%)  route 0.137ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.569    -0.628    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y47          FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.137    -0.327    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y48          FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.839    -0.866    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y48          FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.059    -0.553    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_inst/count_cpu_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            clk_inst/cpu_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.356%)  route 0.137ns (39.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.595    -0.602    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  clk_inst/count_cpu_reg[2]/Q
                         net (fo=3, routed)           0.137    -0.301    clk_inst/count_cpu[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  clk_inst/cpu_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.256    clk_inst/cpu_clk_en_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  clk_inst/cpu_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X1Y38          FDRE                                         r  clk_inst/cpu_clk_en_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091    -0.495    clk_inst/cpu_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_inst/count_cpu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            clk_inst/count_cpu_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.595    -0.602    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  clk_inst/count_cpu_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.263    clk_inst/count_cpu[0]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.043    -0.220 r  clk_inst/count_cpu[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    clk_inst/count_cpu[3]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[3]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131    -0.471    clk_inst/count_cpu_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_inst/count_cpu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            clk_inst/count_cpu_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.595    -0.602    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  clk_inst/count_cpu_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.263    clk_inst/count_cpu[0]
    SLICE_X2Y38          LUT4 (Prop_lut4_I1_O)        0.045    -0.218 r  clk_inst/count_cpu[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    clk_inst/count_cpu[2]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.481    clk_inst/count_cpu_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/P_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/P_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.746%)  route 0.181ns (49.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.588    -0.609    cpu_inst/cpu_6502/CLK
    SLICE_X5Y31          FDCE                                         r  cpu_inst/cpu_6502/P_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  cpu_inst/cpu_6502/P_reg[7]/Q
                         net (fo=5, routed)           0.181    -0.288    cpu_inst/cpu_6502/alu/P_reg[7]_1
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  cpu_inst/cpu_6502/alu/P[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    cpu_inst/cpu_6502/alu_n_19
    SLICE_X5Y31          FDCE                                         r  cpu_inst/cpu_6502/P_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.857    -0.848    cpu_inst/cpu_6502/CLK
    SLICE_X5Y31          FDCE                                         r  cpu_inst/cpu_6502/P_reg[7]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.092    -0.517    cpu_inst/cpu_6502/P_reg[7]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/P_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/P_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.588    -0.609    cpu_inst/cpu_6502/CLK
    SLICE_X6Y31          FDCE                                         r  cpu_inst/cpu_6502/P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  cpu_inst/cpu_6502/P_reg[2]/Q
                         net (fo=4, routed)           0.186    -0.259    cpu_inst/cpu_6502/alu/P_reg[2]
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  cpu_inst/cpu_6502/alu/P[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    cpu_inst/cpu_6502/alu_n_17
    SLICE_X6Y31          FDCE                                         r  cpu_inst/cpu_6502/P_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.857    -0.848    cpu_inst/cpu_6502/CLK
    SLICE_X6Y31          FDCE                                         r  cpu_inst/cpu_6502/P_reg[2]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.120    -0.489    cpu_inst/cpu_6502/P_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         master_clk_clk_wiz_0
Waveform(ns):       { 0.000 23.279 }
Period(ns):         46.559
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y9      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y9      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y10     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y10     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB18_X0Y12     cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB18_X0Y12     cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y0      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y0      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y2      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y2      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       46.559      166.801    MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y48      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y48      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y47      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y47      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y48      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y48      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y47      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X8Y47      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X2Y38      clk_inst/count_cpu_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ppu_clk_clk_wiz_0
  To Clock:  ppu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      175.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             175.084ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 3.307ns (31.949%)  route 7.044ns (68.051%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.945 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.945    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.167 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456     5.623    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299     5.922 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200     7.122    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.246 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580     7.826    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.950 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.950    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.348 r  ppu_inst/next_v0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.348    ppu_inst/next_v0_inferred__1/i__carry__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.570 r  ppu_inst/next_v0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.590     9.160    ppu_inst/next_v0_inferred__1/i__carry__2_n_7
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.299     9.459 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000     9.459    ppu_inst/v[13]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[13]/C
                         clock pessimism              0.560   185.308    
                         clock uncertainty           -0.842   184.466    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.077   184.543    ppu_inst/v_reg[13]
  -------------------------------------------------------------------
                         required time                        184.543    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                175.084    

Slack (MET) :             175.263ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 3.423ns (33.638%)  route 6.753ns (66.362%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.945 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.945    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.167 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456     5.623    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299     5.922 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200     7.122    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.246 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580     7.826    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.950 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.950    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.348 r  ppu_inst/next_v0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.348    ppu_inst/next_v0_inferred__1/i__carry__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.682 r  ppu_inst/next_v0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.299     8.981    ppu_inst/next_v0_inferred__1/i__carry__2_n_6
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.303     9.284 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000     9.284    ppu_inst/v[14]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[14]/C
                         clock pessimism              0.560   185.308    
                         clock uncertainty           -0.842   184.466    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.081   184.547    ppu_inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                        184.547    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                175.263    

Slack (MET) :             175.496ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.893ns  (logic 2.938ns (29.697%)  route 6.955ns (70.303%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.945 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.945    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.167 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456     5.623    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299     5.922 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200     7.122    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.246 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580     7.826    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.950 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.950    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.198 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.501     8.700    ppu_inst/next_v0_inferred__1/i__carry__1_n_5
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.302     9.002 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000     9.002    ppu_inst/v[11]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/C
                         clock pessimism              0.560   185.308    
                         clock uncertainty           -0.842   184.466    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.031   184.497    ppu_inst/v_reg[11]
  -------------------------------------------------------------------
                         required time                        184.497    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                175.496    

Slack (MET) :             175.522ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.913ns  (logic 3.046ns (30.729%)  route 6.867ns (69.271%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.945 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.945    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.167 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456     5.623    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299     5.922 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200     7.122    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.246 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580     7.826    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     7.950 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.950    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.302 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.413     8.715    ppu_inst/next_v0_inferred__1/i__carry__1_n_4
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.306     9.021 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000     9.021    ppu_inst/v[12]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.560   185.308    
                         clock uncertainty           -0.842   184.466    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.077   184.543    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                        184.543    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                175.522    

Slack (MET) :             175.588ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 3.247ns (33.098%)  route 6.563ns (66.902%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 184.746 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.960 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856     5.816    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302     6.118 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042     7.160    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.284    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.834 r  ppu_inst/next_v0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    ppu_inst/next_v0_inferred__1/i__carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.168 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.448     8.616    ppu_inst/next_v0_inferred__1/i__carry__1_n_6
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.303     8.919 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000     8.919    ppu_inst/v[10]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.519   184.746    ppu_inst/ppu_clk
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.573   185.319    
                         clock uncertainty           -0.842   184.477    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.029   184.506    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                        184.506    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                175.588    

Slack (MET) :             175.711ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 3.131ns (32.359%)  route 6.545ns (67.641%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.960 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856     5.816    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302     6.118 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042     7.160    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.284    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.834 r  ppu_inst/next_v0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    ppu_inst/next_v0_inferred__1/i__carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.056 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.430     8.485    ppu_inst/next_v0_inferred__1/i__carry__1_n_7
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.299     8.784 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000     8.784    ppu_inst/v[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[9]/C
                         clock pessimism              0.560   185.308    
                         clock uncertainty           -0.842   184.466    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.029   184.495    ppu_inst/v_reg[9]
  -------------------------------------------------------------------
                         required time                        184.495    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                175.711    

Slack (MET) :             175.916ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 3.006ns (31.735%)  route 6.466ns (68.265%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.960 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856     5.816    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302     6.118 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042     7.160    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.284    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.924 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.351     8.274    ppu_inst/next_v0_inferred__1/i__carry__0_n_4
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.306     8.580 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000     8.580    ppu_inst/v[8]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[8]/C
                         clock pessimism              0.560   185.307    
                         clock uncertainty           -0.842   184.465    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.031   184.496    ppu_inst/v_reg[8]
  -------------------------------------------------------------------
                         required time                        184.496    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                175.916    

Slack (MET) :             176.056ns  (required time - arrival time)
  Source:                 ppu_inst/nesX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.205ns (25.594%)  route 6.410ns (74.406%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 184.713 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y42         FDRE                                         r  ppu_inst/nesX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/nesX_reg[8]/Q
                         net (fo=13, routed)          1.621     1.182    ppu_inst/ppu_hdmi_inst/Q[8]
    SLICE_X13Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.306 r  ppu_inst/ppu_hdmi_inst/buffer_i_21/O
                         net (fo=1, routed)           0.000     1.306    ppu_inst/ppu_hdmi_inst/buffer_i_21_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.856 r  ppu_inst/ppu_hdmi_inst/buffer_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.856    ppu_inst/ppu_hdmi_inst/buffer_i_4_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.970 r  ppu_inst/ppu_hdmi_inst/buffer_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.970    ppu_inst/ppu_hdmi_inst/buffer_i_3_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.192 r  ppu_inst/ppu_hdmi_inst/buffer_i_2/O[0]
                         net (fo=15, routed)          2.235     4.427    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.321     4.748 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           1.125     5.873    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.356     6.229 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           1.430     7.659    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y3          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.487   184.713    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.488   185.202    
                         clock uncertainty           -0.842   184.360    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   183.715    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        183.715    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                176.056    

Slack (MET) :             176.074ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 2.942ns (31.432%)  route 6.418ns (68.568%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.960 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856     5.816    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302     6.118 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042     7.160    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.284    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.864 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.303     8.166    ppu_inst/next_v0_inferred__1/i__carry__0_n_5
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.302     8.468 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000     8.468    ppu_inst/v[7]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[7]/C
                         clock pessimism              0.560   185.307    
                         clock uncertainty           -0.842   184.465    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.077   184.542    ppu_inst/v_reg[7]
  -------------------------------------------------------------------
                         required time                        184.542    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                176.074    

Slack (MET) :             176.327ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0 rise@186.235ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 2.590ns (28.589%)  route 6.469ns (71.411%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.682ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.635    -0.892    ppu_inst/ppu_clk
    SLICE_X7Y40          FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=11, routed)          1.024     0.552    ppu_inst/cpu_count[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.296     0.848 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=10, routed)          1.640     2.488    cpu_inst/cpu_6502/ppudata_write_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  cpu_inst/cpu_6502/w_i_2/O
                         net (fo=6, routed)           0.700     3.312    cpu_inst/cpu_6502/w_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     3.436 r  cpu_inst/cpu_6502/v[4]_i_11/O
                         net (fo=1, routed)           0.853     4.289    cpu_inst/cpu_6502/v[4]_i_11_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.413 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000     4.413    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.960 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856     5.816    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302     6.118 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042     7.160    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.284 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.284    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.511 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.354     7.865    ppu_inst/next_v0_inferred__1/i__carry__0_n_6
    SLICE_X0Y40          LUT6 (Prop_lut6_I4_O)        0.303     8.168 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000     8.168    ppu_inst/v[6]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[6]/C
                         clock pessimism              0.560   185.307    
                         clock uncertainty           -0.842   184.465    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.029   184.494    ppu_inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                        184.494    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                176.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg__4/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.254%)  route 0.201ns (58.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X9Y41          FDRE                                         r  ppu_inst/nesX_reg__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/nesX_reg__4/Q
                         net (fo=1, routed)           0.201    -0.288    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.879    -0.825    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.389    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg__7/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.864%)  route 0.202ns (55.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X8Y41          FDRE                                         r  ppu_inst/nesX_reg__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  ppu_inst/nesX_reg__7/Q
                         net (fo=1, routed)           0.202    -0.265    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.879    -0.825    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.389    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg__6/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.471%)  route 0.205ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X8Y41          FDRE                                         r  ppu_inst/nesX_reg__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  ppu_inst/nesX_reg__6/Q
                         net (fo=1, routed)           0.205    -0.261    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.879    -0.825    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.389    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.595    -0.602    ppu_inst/ppu_clk
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  ppu_inst/pt_lo_reg_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.399    ppu_inst/pt_lo_reg[5]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.354 r  ppu_inst/shift_reg_lo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    ppu_inst/shift_reg_lo[5]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X5Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[5]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092    -0.497    ppu_inst/shift_reg_lo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ppu_inst/name_table_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_render_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.595    -0.602    ppu_inst/ppu_clk
    SLICE_X4Y43          FDRE                                         r  ppu_inst/name_table_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  ppu_inst/name_table_reg_reg[4]/Q
                         net (fo=2, routed)           0.062    -0.399    ppu_inst/name_table_reg[4]
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.045    -0.354 r  ppu_inst/v_render[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    ppu_inst/next_v_render[8]
    SLICE_X5Y43          FDRE                                         r  ppu_inst/v_render_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X5Y43          FDRE                                         r  ppu_inst/v_render_reg[8]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.092    -0.497    ppu_inst/v_render_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.595    -0.602    ppu_inst/ppu_clk
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  ppu_inst/pt_lo_reg_reg[4]/Q
                         net (fo=2, routed)           0.064    -0.397    ppu_inst/pt_lo_reg[4]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.352 r  ppu_inst/shift_reg_lo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    ppu_inst/shift_reg_lo[4]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X5Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[4]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092    -0.497    ppu_inst/shift_reg_lo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ppu_inst/shift_reg_lo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.595    -0.602    ppu_inst/ppu_clk
    SLICE_X5Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  ppu_inst/shift_reg_lo_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.359    ppu_inst/next_shift_reg_lo0[3]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.045    -0.314 r  ppu_inst/shift_reg_lo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    ppu_inst/shift_reg_lo[3]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X6Y46          FDRE                                         r  ppu_inst/shift_reg_lo_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.120    -0.466    ppu_inst/shift_reg_lo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.138%)  route 0.272ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X11Y40         FDRE                                         r  ppu_inst/nesX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/nesX_reg[4]/Q
                         net (fo=31, routed)          0.272    -0.217    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.878    -0.826    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.553    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.370    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.209ns (76.147%)  route 0.065ns (23.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X8Y40          FDRE                                         r  ppu_inst/ppudata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  ppu_inst/ppudata_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.401    ppu_inst/ppudata[4]
    SLICE_X9Y40          LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  ppu_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    ppu_inst/data_out[4]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  ppu_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X9Y40          FDRE                                         r  ppu_inst/data_out_reg[4]/C
                         clock pessimism              0.251    -0.617    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.091    -0.526    ppu_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.595    -0.602    ppu_inst/ppu_clk
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  ppu_inst/pt_lo_reg_reg[1]/Q
                         net (fo=2, routed)           0.096    -0.365    ppu_inst/pt_lo_reg[1]
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  ppu_inst/shift_reg_lo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    ppu_inst/shift_reg_lo[1]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  ppu_inst/shift_reg_lo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X5Y45          FDRE                                         r  ppu_inst/shift_reg_lo_reg[1]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092    -0.497    ppu_inst/shift_reg_lo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ppu_clk_clk_wiz_0
Waveform(ns):       { 0.000 93.117 }
Period(ns):         186.235
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y3      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y4      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y10     ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       186.235     27.125     MMCME2_ADV_X0Y2  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X9Y40      ppu_inst/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X9Y40      ppu_inst/data_out_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X2Y46      ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X7Y40      ppu_inst/cpu_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X9Y40      ppu_inst/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X9Y40      ppu_inst/data_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_5_vga_clk_wiz
  To Clock:  vga_clk_5_vga_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_5_vga_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_clk_wiz
  To Clock:  vga_clk_vga_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       29.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.254ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.511ns  (logic 3.491ns (33.214%)  route 7.020ns (66.786%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.549     8.030    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.154 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0/O
                         net (fo=1, routed)           0.670     8.824    ppu_inst/ppu_hdmi_inst/controller/g0_b0_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.948 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.641     9.589    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[30]
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.562    38.991    
                         clock uncertainty           -0.101    38.890    
    SLICE_X10Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.843    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                 29.254    

Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.482ns  (logic 3.491ns (33.305%)  route 6.991ns (66.695%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.646     8.127    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.251 r  ppu_inst/ppu_hdmi_inst/controller/g0_b6/O
                         net (fo=1, routed)           0.689     8.940    ppu_inst/ppu_hdmi_inst/controller/g0_b6_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.064 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           0.496     9.560    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[36]
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.562    38.991    
                         clock uncertainty           -0.101    38.890    
    SLICE_X10Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.871    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.871    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.494ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 3.491ns (34.004%)  route 6.776ns (65.996%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.479     7.960    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.084 r  ppu_inst/ppu_hdmi_inst/controller/g0_b1/O
                         net (fo=1, routed)           0.665     8.749    ppu_inst/ppu_hdmi_inst/controller/g0_b1_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.471     9.344    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[31]
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.562    38.991    
                         clock uncertainty           -0.101    38.890    
    SLICE_X10Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.838    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 29.494    

Slack (MET) :             29.699ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.080ns  (logic 3.491ns (34.631%)  route 6.589ns (65.369%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.459     7.940    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  ppu_inst/ppu_hdmi_inst/controller/g0_b13/O
                         net (fo=1, routed)           0.403     8.467    ppu_inst/ppu_hdmi_inst/controller/g0_b13_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.567     9.158    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[27]
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.437    38.426    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.857    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 29.699    

Slack (MET) :             29.701ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 3.491ns (34.602%)  route 6.598ns (65.398%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.273     7.754    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.878 r  ppu_inst/ppu_hdmi_inst/controller/g0_b14/O
                         net (fo=1, routed)           0.670     8.548    ppu_inst/ppu_hdmi_inst/controller/g0_b14_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.672 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.495     9.167    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[28]
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.437    38.426    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.868    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 29.701    

Slack (MET) :             29.789ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.984ns  (logic 3.491ns (34.966%)  route 6.493ns (65.034%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.707     8.188    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.312 r  ppu_inst/ppu_hdmi_inst/controller/g0_b3/O
                         net (fo=1, routed)           0.286     8.598    ppu_inst/ppu_hdmi_inst/controller/g0_b3_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.722 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.340     9.062    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[33]
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.562    38.991    
                         clock uncertainty           -0.101    38.890    
    SLICE_X10Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.851    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 29.789    

Slack (MET) :             29.804ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 3.491ns (35.068%)  route 6.464ns (64.932%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.423 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.114     7.595    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.719 r  ppu_inst/ppu_hdmi_inst/controller/g0_b16/O
                         net (fo=1, routed)           0.689     8.408    ppu_inst/ppu_hdmi_inst/controller/g0_b16_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.532 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.501     9.033    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X10Y24         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.434    38.423    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y24         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.562    38.985    
                         clock uncertainty           -0.101    38.884    
    SLICE_X10Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.837    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 29.804    

Slack (MET) :             29.814ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.969ns  (logic 3.491ns (35.020%)  route 6.478ns (64.980%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.429 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.547     8.028    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.152 r  ppu_inst/ppu_hdmi_inst/controller/g0_b5/O
                         net (fo=1, routed)           0.149     8.301    ppu_inst/ppu_hdmi_inst/controller/g0_b5_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.425 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           0.622     9.046    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[35]
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.440    38.429    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y20         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.562    38.991    
                         clock uncertainty           -0.101    38.890    
    SLICE_X10Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.860    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                 29.814    

Slack (MET) :             29.814ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 3.491ns (35.063%)  route 6.465ns (64.937%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 38.426 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.212     3.744    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[56]
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.868    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X48Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     4.113 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.113    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     4.217 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.947     6.165    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.316     6.481 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          1.402     7.883    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.007 r  ppu_inst/ppu_hdmi_inst/controller/g0_b11/O
                         net (fo=1, routed)           0.403     8.410    ppu_inst/ppu_hdmi_inst/controller/g0_b11_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.534 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.500     9.034    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.437    38.426    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.562    38.988    
                         clock uncertainty           -0.101    38.887    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.848    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 29.814    

Slack (MET) :             29.846ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz rise@40.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 3.491ns (35.112%)  route 6.451ns (64.888%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.423 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.607    -0.922    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.532 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.063     3.595    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[58]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.719 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.719    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     3.964 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.964    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X48Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     4.068 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.307     5.376    ppu_inst/ppu_hdmi_inst/controller/doutb[2]
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.316     5.692 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_3/O
                         net (fo=24, routed)          2.077     7.769    ppu_inst/ppu_hdmi_inst/controller/sel0[2]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.893 r  ppu_inst/ppu_hdmi_inst/controller/g0_b18/O
                         net (fo=1, routed)           0.502     8.394    ppu_inst/ppu_hdmi_inst/controller/g0_b18_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.502     9.020    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X10Y24         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.434    38.423    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y24         SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.562    38.985    
                         clock uncertainty           -0.101    38.884    
    SLICE_X10Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 29.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X7Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d_reg[3]/Q
                         net (fo=4, routed)           0.066    -0.409    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d[3]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.045    -0.364 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.364    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_1
    SLICE_X6Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852    -0.855    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.252    -0.603    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121    -0.482    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.088    -0.387    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/p_0_in1_in
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.045    -0.342 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.342    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_6
    SLICE_X2Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.851    -0.856    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121    -0.482    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.758%)  route 0.148ns (44.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.148    -0.328    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/p_0_in0_in
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_6
    SLICE_X2Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.854    -0.853    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121    -0.458    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.137    -0.339    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/p_0_in2_in
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.294    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X2Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.851    -0.856    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121    -0.482    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.340%)  route 0.092ns (30.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.585    -0.614    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y21          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.092    -0.358    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X1Y22          LUT5 (Prop_lut5_I2_O)        0.045    -0.313 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X1Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.853    -0.854    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092    -0.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y24          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.358    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X1Y24          LUT4 (Prop_lut4_I2_O)        0.045    -0.313 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.313    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X1Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.850    -0.857    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.512    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.857%)  route 0.113ns (35.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d_reg[2]/Q
                         net (fo=4, routed)           0.113    -0.341    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.296    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_1
    SLICE_X5Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.849    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y23          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.092    -0.513    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.553    -0.646    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X33Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.362    ppu_inst/ppu_hdmi_inst/controller/drawX[1]
    SLICE_X32Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.317 r  ppu_inst/ppu_hdmi_inst/controller/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    ppu_inst/ppu_hdmi_inst/controller/hc[4]
    SLICE_X32Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X32Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/C
                         clock pessimism              0.255    -0.633    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.092    -0.541    ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.553    -0.646    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X33Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.363    ppu_inst/ppu_hdmi_inst/controller/drawX[1]
    SLICE_X32Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.318 r  ppu_inst/ppu_hdmi_inst/controller/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    ppu_inst/ppu_hdmi_inst/controller/hc[3]
    SLICE_X32Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X32Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/C
                         clock pessimism              0.255    -0.633    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.091    -0.542    ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz rise@0.000ns - vga_clk_vga_clk_wiz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.130%)  route 0.145ns (43.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y24          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.145    -0.333    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n0q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.288    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n0q_m[2]_i_1__1_n_0
    SLICE_X4Y24          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.848    -0.859    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n0q_m_reg[2]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.092    -0.514    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_vga_clk_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_buf/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clock_buf/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ppu_clk_clk_wiz_0
  To Clock:  master_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.955ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 1.516ns (18.368%)  route 6.738ns (81.632%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 45.040 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.816     3.182    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.152     3.334 f  ppu_inst/chr_rom_inst_i_4/O
                         net (fo=4, routed)           0.316     3.650    ppu_inst/addra[9]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.326     3.976 r  ppu_inst/vram_inst_i_6/O
                         net (fo=1, routed)           0.403     4.379    ppu_inst/vram_inst_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.503 f  ppu_inst/vram_inst_i_4/O
                         net (fo=9, routed)           1.295     5.798    ppu_inst/vram_inst_i_4_n_0
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.148     5.946 r  ppu_inst/vram_inst_i_1/O
                         net (fo=1, routed)           1.351     7.297    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.490    45.040    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.382    45.422    
                         clock uncertainty           -0.435    44.988    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.736    44.252    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.252    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                 36.955    

Slack (MET) :             38.137ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.890ns (12.318%)  route 6.335ns (87.682%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 45.023 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.002     3.368    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.124     3.492 r  ppu_inst/chr_rom_inst_i_5/O
                         net (fo=3, routed)           2.777     6.269    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.473    45.023    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.406    
                         clock uncertainty           -0.435    44.971    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    44.405    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.405    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                 38.137    

Slack (MET) :             38.492ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 0.890ns (12.923%)  route 5.997ns (87.077%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 45.041 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.002     3.368    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.124     3.492 r  ppu_inst/chr_rom_inst_i_5/O
                         net (fo=3, routed)           2.439     5.931    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.491    45.041    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.423    
                         clock uncertainty           -0.435    44.989    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    44.423    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.423    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                 38.492    

Slack (MET) :             38.543ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.916ns (13.848%)  route 5.699ns (86.152%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 45.023 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.235     3.601    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.150     3.751 r  ppu_inst/chr_rom_inst_i_12/O
                         net (fo=3, routed)           1.907     5.658    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.473    45.023    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.406    
                         clock uncertainty           -0.435    44.971    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    44.201    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.201    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 38.543    

Slack (MET) :             38.569ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.890ns (13.071%)  route 5.919ns (86.929%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 45.040 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.235     3.601    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.725 r  ppu_inst/chr_rom_inst_i_11/O
                         net (fo=3, routed)           2.128     5.852    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.490    45.040    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.382    45.422    
                         clock uncertainty           -0.435    44.988    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    44.422    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.422    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                 38.569    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 0.890ns (13.115%)  route 5.896ns (86.885%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 45.023 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.235     3.601    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.725 r  ppu_inst/chr_rom_inst_i_11/O
                         net (fo=3, routed)           2.105     5.830    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.473    45.023    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.406    
                         clock uncertainty           -0.435    44.971    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    44.405    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.405    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.691ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.916ns (14.209%)  route 5.531ns (85.791%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 45.023 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.796     3.162    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.150     3.312 r  ppu_inst/chr_rom_inst_i_8/O
                         net (fo=3, routed)           2.179     5.490    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.473    45.023    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.406    
                         clock uncertainty           -0.435    44.971    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    44.181    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.181    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                 38.691    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 0.890ns (13.344%)  route 5.779ns (86.656%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 45.041 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.799     3.165    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.124     3.289 r  ppu_inst/chr_rom_inst_i_3/O
                         net (fo=3, routed)           2.424     5.713    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.491    45.041    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.423    
                         clock uncertainty           -0.435    44.989    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    44.423    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.423    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.750ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.918ns (14.298%)  route 5.502ns (85.702%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 45.040 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.002     3.368    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.152     3.520 r  ppu_inst/chr_rom_inst_i_6/O
                         net (fo=3, routed)           1.944     5.464    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.490    45.040    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.382    45.422    
                         clock uncertainty           -0.435    44.988    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    44.214    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.214    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                 38.750    

Slack (MET) :             38.782ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 0.918ns (14.393%)  route 5.460ns (85.607%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 45.023 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.570    -0.957    ppu_inst/ppu_clk
    SLICE_X10Y41         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.760     0.321    ppu_inst/ppumask[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     0.445 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.242    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.366 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.003     3.369    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.152     3.521 r  ppu_inst/chr_rom_inst_i_2/O
                         net (fo=2, routed)           1.901     5.422    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.473    45.023    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.382    45.406    
                         clock uncertainty           -0.435    44.971    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.768    44.203    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.203    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                 38.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ppu_inst/nmi_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/NMI_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.185ns (17.953%)  route 0.845ns (82.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.566    -0.631    ppu_inst/ppu_clk
    SLICE_X11Y39         FDRE                                         r  ppu_inst/nmi_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  ppu_inst/nmi_n_reg/Q
                         net (fo=2, routed)           0.845     0.355    cpu_inst/cpu_6502/nmi_n
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.044     0.399 r  cpu_inst/cpu_6502/NMI_n_o_i_1/O
                         net (fo=1, routed)           0.000     0.399    cpu_inst/cpu_6502/NMI_n_o_i_1_n_0
    SLICE_X11Y37         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.834    -0.871    cpu_inst/cpu_6502/CLK
    SLICE_X11Y37         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
                         clock pessimism              0.564    -0.307    
                         clock uncertainty            0.435     0.127    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.105     0.232    cpu_inst/cpu_6502/NMI_n_o_reg
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.164ns (12.711%)  route 1.126ns (87.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X8Y40          FDRE                                         r  ppu_inst/ppudata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  ppu_inst/ppudata_reg[3]/Q
                         net (fo=2, routed)           1.126     0.660    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    -0.261    
                         clock uncertainty            0.435     0.174    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.470    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.164ns (12.606%)  route 1.137ns (87.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X8Y40          FDRE                                         r  ppu_inst/ppudata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  ppu_inst/ppudata_reg[6]/Q
                         net (fo=2, routed)           1.137     0.671    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    -0.261    
                         clock uncertainty            0.435     0.174    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.470    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.141ns (11.044%)  route 1.136ns (88.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.593    -0.604    ppu_inst/ppu_clk
    SLICE_X7Y39          FDRE                                         r  ppu_inst/ppudata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  ppu_inst/ppudata_reg[1]/Q
                         net (fo=2, routed)           1.136     0.672    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    -0.261    
                         clock uncertainty            0.435     0.174    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.470    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.254ns (22.248%)  route 0.888ns (77.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.566    -0.631    ppu_inst/ppu_clk
    SLICE_X8Y38          FDRE                                         r  ppu_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  ppu_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.458    -0.010    cpu_inst/cpu_6502/DL_reg[7]_0[2]
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.035 r  cpu_inst/cpu_6502/IR[2]_i_2/O
                         net (fo=15, routed)          0.430     0.465    cpu_inst/cpu_6502/data_in_mux[2]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.510 r  cpu_inst/cpu_6502/BusB_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.510    cpu_inst/cpu_6502/BusB_r[2]_i_1_n_0
    SLICE_X14Y30         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.828    -0.877    cpu_inst/cpu_6502/CLK
    SLICE_X14Y30         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[2]/C
                         clock pessimism              0.564    -0.313    
                         clock uncertainty            0.435     0.121    
    SLICE_X14Y30         FDCE (Hold_fdce_C_D)         0.120     0.241    cpu_inst/cpu_6502/BusB_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.231ns (20.686%)  route 0.886ns (79.314%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X9Y40          FDRE                                         r  ppu_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/data_out_reg[4]/Q
                         net (fo=1, routed)           0.539     0.049    cpu_inst/cpu_6502/DL_reg[7]_0[4]
    SLICE_X8Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.094 r  cpu_inst/cpu_6502/IR[4]_i_2/O
                         net (fo=13, routed)          0.347     0.441    cpu_inst/cpu_6502/data_in_mux[4]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.486 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000     0.486    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X11Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.564    -0.311    
                         clock uncertainty            0.435     0.123    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.091     0.214    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.148ns (11.127%)  route 1.182ns (88.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X8Y40          FDRE                                         r  ppu_inst/ppudata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  ppu_inst/ppudata_reg[7]/Q
                         net (fo=2, routed)           1.182     0.700    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    -0.261    
                         clock uncertainty            0.435     0.174    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.242     0.416    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.254ns (21.558%)  route 0.924ns (78.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.566    -0.631    ppu_inst/ppu_clk
    SLICE_X8Y38          FDRE                                         r  ppu_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  ppu_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.513     0.045    cpu_inst/cpu_6502/DL_reg[7]_0[3]
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.090 r  cpu_inst/cpu_6502/IR[3]_i_2/O
                         net (fo=14, routed)          0.412     0.502    cpu_inst/cpu_6502/data_in_mux[3]
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.045     0.547 r  cpu_inst/cpu_6502/IR[3]_i_1/O
                         net (fo=1, routed)           0.000     0.547    cpu_inst/cpu_6502/IR[3]_i_1_n_0
    SLICE_X8Y34          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X8Y34          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[3]/C
                         clock pessimism              0.564    -0.309    
                         clock uncertainty            0.435     0.125    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.121     0.246    cpu_inst/cpu_6502/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ppu_inst/v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.187ns (15.595%)  route 1.012ns (84.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.596    -0.601    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ppu_inst/v_reg[11]/Q
                         net (fo=5, routed)           0.336    -0.125    ppu_inst/v_reg[12]_0[10]
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.046    -0.079 r  ppu_inst/chr_rom_inst_i_2/O
                         net (fo=2, routed)           0.677     0.598    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y9          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.881    -0.823    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.564    -0.260    
                         clock uncertainty            0.435     0.175    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.121     0.296    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.296    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ppu_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - ppu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.254ns (21.983%)  route 0.901ns (78.017%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.566    -0.631    ppu_inst/ppu_clk
    SLICE_X8Y38          FDRE                                         r  ppu_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  ppu_inst/data_out_reg[5]/Q
                         net (fo=1, routed)           0.576     0.109    cpu_inst/cpu_6502/DL_reg[7]_0[5]
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.154 r  cpu_inst/cpu_6502/IR[5]_i_2/O
                         net (fo=12, routed)          0.325     0.479    cpu_inst/cpu_6502/data_in_mux[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.045     0.524 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000     0.524    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.829    -0.876    cpu_inst/cpu_6502/CLK
    SLICE_X9Y31          FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C
                         clock pessimism              0.564    -0.312    
                         clock uncertainty            0.435     0.122    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.091     0.213    cpu_inst/cpu_6502/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  master_clk_clk_wiz_0
  To Clock:  ppu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.132ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.925ns  (logic 5.369ns (33.715%)  route 10.556ns (66.285%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.126 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   150.126    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   150.348 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456   150.804    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299   151.103 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200   152.303    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124   152.427 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580   153.008    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124   153.132 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000   153.132    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.530 r  ppu_inst/next_v0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   153.530    ppu_inst/next_v0_inferred__1/i__carry__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   153.752 r  ppu_inst/next_v0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.590   154.341    ppu_inst/next_v0_inferred__1/i__carry__2_n_7
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.299   154.640 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000   154.640    ppu_inst/v[13]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[13]/C
                         clock pessimism              0.382   185.130    
                         clock uncertainty           -0.435   184.696    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.077   184.773    ppu_inst/v_reg[13]
  -------------------------------------------------------------------
                         required time                        184.773    
                         arrival time                        -154.640    
  -------------------------------------------------------------------
                         slack                                 30.132    

Slack (MET) :             30.311ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.750ns  (logic 5.485ns (34.825%)  route 10.265ns (65.175%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.126 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   150.126    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   150.348 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456   150.804    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299   151.103 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200   152.303    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124   152.427 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580   153.008    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124   153.132 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000   153.132    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   153.530 r  ppu_inst/next_v0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000   153.530    ppu_inst/next_v0_inferred__1/i__carry__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   153.864 r  ppu_inst/next_v0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.299   154.162    ppu_inst/next_v0_inferred__1/i__carry__2_n_6
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.303   154.465 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000   154.465    ppu_inst/v[14]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[14]/C
                         clock pessimism              0.382   185.130    
                         clock uncertainty           -0.435   184.696    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.081   184.777    ppu_inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                        184.777    
                         arrival time                        -154.466    
  -------------------------------------------------------------------
                         slack                                 30.311    

Slack (MET) :             30.544ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.467ns  (logic 5.000ns (32.326%)  route 10.467ns (67.674%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.126 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   150.126    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   150.348 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456   150.804    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299   151.103 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200   152.303    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124   152.427 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580   153.008    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124   153.132 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000   153.132    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   153.380 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.501   153.881    ppu_inst/next_v0_inferred__1/i__carry__1_n_5
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.302   154.183 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000   154.183    ppu_inst/v[11]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/C
                         clock pessimism              0.382   185.130    
                         clock uncertainty           -0.435   184.696    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.031   184.727    ppu_inst/v_reg[11]
  -------------------------------------------------------------------
                         required time                        184.727    
                         arrival time                        -154.183    
  -------------------------------------------------------------------
                         slack                                 30.544    

Slack (MET) :             30.571ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.487ns  (logic 5.108ns (32.983%)  route 10.379ns (67.017%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.126 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   150.126    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   150.348 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456   150.804    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299   151.103 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200   152.303    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124   152.427 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580   153.008    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124   153.132 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000   153.132    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   153.484 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.413   153.896    ppu_inst/next_v0_inferred__1/i__carry__1_n_4
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.306   154.202 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000   154.202    ppu_inst/v[12]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.382   185.130    
                         clock uncertainty           -0.435   184.696    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.077   184.773    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                        184.773    
                         arrival time                        -154.202    
  -------------------------------------------------------------------
                         slack                                 30.571    

Slack (MET) :             30.623ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.384ns  (logic 5.309ns (34.509%)  route 10.075ns (65.491%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 184.746 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   150.141 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856   150.997    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302   151.299 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042   152.341    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124   152.465 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   152.465    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.015 r  ppu_inst/next_v0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   153.015    ppu_inst/next_v0_inferred__1/i__carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   153.349 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.448   153.797    ppu_inst/next_v0_inferred__1/i__carry__1_n_6
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.303   154.100 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000   154.100    ppu_inst/v[10]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.519   184.746    ppu_inst/ppu_clk
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.382   185.128    
                         clock uncertainty           -0.435   184.694    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.029   184.723    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                        184.723    
                         arrival time                        -154.100    
  -------------------------------------------------------------------
                         slack                                 30.623    

Slack (MET) :             30.759ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.250ns  (logic 5.193ns (34.053%)  route 10.057ns (65.947%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 184.748 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   150.141 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856   150.997    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302   151.299 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042   152.341    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124   152.465 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   152.465    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.015 r  ppu_inst/next_v0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000   153.015    ppu_inst/next_v0_inferred__1/i__carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   153.237 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.430   153.666    ppu_inst/next_v0_inferred__1/i__carry__1_n_7
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.299   153.965 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000   153.965    ppu_inst/v[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521   184.748    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[9]/C
                         clock pessimism              0.382   185.130    
                         clock uncertainty           -0.435   184.696    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.029   184.725    ppu_inst/v_reg[9]
  -------------------------------------------------------------------
                         required time                        184.725    
                         arrival time                        -153.965    
  -------------------------------------------------------------------
                         slack                                 30.759    

Slack (MET) :             30.964ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        15.046ns  (logic 5.068ns (33.683%)  route 9.978ns (66.317%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   150.141 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856   150.997    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302   151.299 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042   152.341    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124   152.465 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   152.465    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   153.105 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.351   153.456    ppu_inst/next_v0_inferred__1/i__carry__0_n_4
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.306   153.762 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000   153.762    ppu_inst/v[8]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[8]/C
                         clock pessimism              0.382   185.129    
                         clock uncertainty           -0.435   184.695    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.031   184.726    ppu_inst/v_reg[8]
  -------------------------------------------------------------------
                         required time                        184.726    
                         arrival time                        -153.762    
  -------------------------------------------------------------------
                         slack                                 30.964    

Slack (MET) :             31.122ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        14.934ns  (logic 5.004ns (33.508%)  route 9.930ns (66.492%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   150.141 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856   150.997    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302   151.299 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042   152.341    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124   152.465 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   152.465    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   153.045 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.303   153.347    ppu_inst/next_v0_inferred__1/i__carry__0_n_5
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.302   153.649 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000   153.649    ppu_inst/v[7]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[7]/C
                         clock pessimism              0.382   185.129    
                         clock uncertainty           -0.435   184.695    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.077   184.772    ppu_inst/v_reg[7]
  -------------------------------------------------------------------
                         required time                        184.772    
                         arrival time                        -153.649    
  -------------------------------------------------------------------
                         slack                                 31.122    

Slack (MET) :             31.375ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        14.633ns  (logic 4.652ns (31.790%)  route 9.981ns (68.210%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 f  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 f  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          0.933   146.081    cpu_inst/cpu_6502/addra[7]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124   146.205 f  cpu_inst/cpu_6502/BusB_r[0]_i_6/O
                         net (fo=2, routed)           0.586   146.790    cpu_inst/cpu_6502/BusB_r[0]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124   146.914 f  cpu_inst/cpu_6502/BusB_r[0]_i_3/O
                         net (fo=22, routed)          1.561   148.475    cpu_inst/cpu_6502/PC_reg[15]_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152   148.627 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=13, routed)          0.641   149.268    cpu_inst/cpu_6502/WRn_i_reg_2
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.326   149.594 r  cpu_inst/cpu_6502/v[4]_i_7/O
                         net (fo=1, routed)           0.000   149.594    ppu_inst/S[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   150.141 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856   150.997    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302   151.299 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042   152.341    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124   152.465 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   152.465    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   152.692 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.354   153.046    ppu_inst/next_v0_inferred__1/i__carry__0_n_6
    SLICE_X0Y40          LUT6 (Prop_lut6_I4_O)        0.303   153.349 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000   153.349    ppu_inst/v[6]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[6]/C
                         clock pessimism              0.382   185.129    
                         clock uncertainty           -0.435   184.695    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.029   184.724    ppu_inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                        184.724    
                         arrival time                        -153.349    
  -------------------------------------------------------------------
                         slack                                 31.375    

Slack (MET) :             32.235ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0 rise@186.235ns - master_clk_clk_wiz_0 rise@139.676ns)
  Data Path Delay:        13.825ns  (logic 4.477ns (32.384%)  route 9.348ns (67.616%))
  Logic Levels:           15  (CARRY4=4 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 184.747 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 138.716 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746   138.894    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809   135.085 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566   138.716    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.478   139.194 r  cpu_inst/cpu_6502/MCycle_reg[2]/Q
                         net (fo=60, routed)          1.661   140.855    cpu_inst/cpu_6502/MCycle[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.325   141.180 f  cpu_inst/cpu_6502/PC[7]_i_15/O
                         net (fo=8, routed)           0.720   141.900    cpu_inst/cpu_6502/PC[7]_i_15_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.327   142.227 r  cpu_inst/cpu_6502/PC[7]_i_6/O
                         net (fo=27, routed)          1.012   143.239    cpu_inst/cpu_6502/PC[7]_i_6_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I1_O)        0.124   143.363 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.363    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   143.913 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.913    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   144.226 r  cpu_inst/cpu_6502/PC_reg[7]_i_5/O[3]
                         net (fo=2, routed)           0.615   144.841    cpu_inst/cpu_6502/PC_reg[7]_i_5_n_4
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.306   145.147 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=11, routed)          1.034   146.181    cpu_inst/cpu_6502/addra[7]
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.124   146.305 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=3, routed)           0.917   147.222    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124   147.346 f  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=22, routed)          0.903   148.250    cpu_inst/cpu_6502/ppudata[7]_i_3_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.150   148.400 r  cpu_inst/cpu_6502/t[4]_i_3/O
                         net (fo=4, routed)           0.911   149.310    cpu_inst/cpu_6502/t[4]_i_3_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.355   149.665 f  cpu_inst/cpu_6502/t[1]_i_2/O
                         net (fo=1, routed)           0.433   150.098    clk_inst/t_reg[1]
    SLICE_X7Y39          LUT3 (Prop_lut3_I2_O)        0.124   150.222 r  clk_inst/t[1]_i_1/O
                         net (fo=3, routed)           0.567   150.790    ppu_inst/D[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.124   150.914 r  ppu_inst/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000   150.914    ppu_inst/i__carry_i_5__0_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   151.446 r  ppu_inst/next_v0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   151.446    ppu_inst/next_v0_inferred__1/i__carry_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.668 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.574   152.241    ppu_inst/next_v0_inferred__1/i__carry__0_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.299   152.540 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000   152.540    ppu_inst/v[5]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621   184.845    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583   181.261 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520   184.747    ppu_inst/ppu_clk
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[5]/C
                         clock pessimism              0.382   185.129    
                         clock uncertainty           -0.435   184.695    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.081   184.776    ppu_inst/v_reg[5]
  -------------------------------------------------------------------
                         required time                        184.776    
                         arrival time                        -152.540    
  -------------------------------------------------------------------
                         slack                                 32.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.446ns (41.166%)  route 0.637ns (58.834%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.310    -0.155    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.110 r  cpu_inst/cpu_6502/v[10]_i_8/O
                         net (fo=1, routed)           0.000    -0.110    cpu_inst/cpu_6502/v[10]_i_8_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.042 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[2]
                         net (fo=2, routed)           0.327     0.369    ppu_inst/next_v0_inferred__0/i__carry_1[2]
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.108     0.477 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000     0.477    ppu_inst/v[10]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.865    -0.840    ppu_inst/ppu_clk
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.564    -0.276    
                         clock uncertainty            0.435     0.158    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.091     0.249    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/ppudata_write_reg/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.676%)  route 0.929ns (83.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.929     0.464    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.045     0.509 r  cpu_inst/cpu_6502/ppudata_write_i_1/O
                         net (fo=1, routed)           0.000     0.509    ppu_inst/ppudata_write_reg_0
    SLICE_X8Y39          FDRE                                         r  ppu_inst/ppudata_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.836    -0.869    ppu_inst/ppu_clk
    SLICE_X8Y39          FDRE                                         r  ppu_inst/ppudata_write_reg/C
                         clock pessimism              0.564    -0.305    
                         clock uncertainty            0.435     0.129    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.121     0.250    ppu_inst/ppudata_write_reg
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.404ns (34.050%)  route 0.782ns (65.950%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.334    -0.131    ppu_inst/write_n
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  ppu_inst/v[3]_i_9/O
                         net (fo=1, routed)           0.140     0.054    cpu_inst/cpu_6502/v_reg[3]_i_2_2
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.045     0.099 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     0.099    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.162 r  cpu_inst/cpu_6502/v_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.308     0.470    ppu_inst/v_reg[3]_1[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.110     0.580 r  ppu_inst/v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.580    ppu_inst/v[3]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  ppu_inst/v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X2Y39          FDRE                                         r  ppu_inst/v_reg[3]/C
                         clock pessimism              0.564    -0.275    
                         clock uncertainty            0.435     0.159    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     0.280    ppu_inst/v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.507ns (41.341%)  route 0.719ns (58.659%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.334    -0.131    ppu_inst/write_n
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.045    -0.086 r  ppu_inst/v[3]_i_9/O
                         net (fo=1, routed)           0.140     0.054    cpu_inst/cpu_6502/v_reg[3]_i_2_2
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.045     0.099 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     0.099    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.214 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.214    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.268 r  ppu_inst/v_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.245     0.513    ppu_inst/v_reg[4]_i_2_n_7
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.107     0.620 r  ppu_inst/v[4]_i_1/O
                         net (fo=1, routed)           0.000     0.620    ppu_inst/v[4]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  ppu_inst/v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X2Y39          FDRE                                         r  ppu_inst/v_reg[4]/C
                         clock pessimism              0.564    -0.275    
                         clock uncertainty            0.435     0.159    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     0.280    ppu_inst/v_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/w_reg/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.704%)  route 0.998ns (84.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.998     0.533    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.578 r  cpu_inst/cpu_6502/w_i_1/O
                         net (fo=1, routed)           0.000     0.578    ppu_inst/w_reg_0
    SLICE_X9Y41          FDRE                                         r  ppu_inst/w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X9Y41          FDRE                                         r  ppu_inst/w_reg/C
                         clock pessimism              0.564    -0.304    
                         clock uncertainty            0.435     0.130    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.092     0.222    ppu_inst/w_reg
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.592ns (47.616%)  route 0.651ns (52.384%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.310    -0.155    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.110 r  cpu_inst/cpu_6502/v[10]_i_8/O
                         net (fo=1, routed)           0.000    -0.110    cpu_inst/cpu_6502/v[10]_i_8_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.045 r  cpu_inst/cpu_6502/v_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.045    cpu_inst/cpu_6502/v_reg[10]_i_2_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.099 r  cpu_inst/cpu_6502/i__carry_i_6/O[0]
                         net (fo=3, routed)           0.218     0.317    ppu_inst/next_v0_inferred__0/i__carry_0[0]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.107     0.424 r  ppu_inst/i__carry__1_i_6/O
                         net (fo=2, routed)           0.067     0.491    ppu_inst/i__carry__1_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.536 r  ppu_inst/v[12]_i_2/O
                         net (fo=1, routed)           0.056     0.592    ppu_inst/v[12]_i_2_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.637 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000     0.637    ppu_inst/v[12]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.867    -0.838    ppu_inst/ppu_clk
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.564    -0.274    
                         clock uncertainty            0.435     0.160    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120     0.280    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/name_table_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.294ns (24.259%)  route 0.918ns (75.741%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.604    -0.593    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.389 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.465     0.076    ppu_inst/vram_inst_n_6
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.045     0.121 r  ppu_inst/next_name_table_reg_inferred_i_16/O
                         net (fo=3, routed)           0.453     0.574    ppu_inst/next_name_table_reg_inferred_i_16_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.619 r  ppu_inst/next_name_table_reg_inferred_i_7/O
                         net (fo=1, routed)           0.000     0.619    ppu_inst/next_name_table_reg[1]
    SLICE_X4Y43          FDRE                                         r  ppu_inst/name_table_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y43          FDRE                                         r  ppu_inst/name_table_reg_reg[1]/C
                         clock pessimism              0.564    -0.275    
                         clock uncertainty            0.435     0.159    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.092     0.251    ppu_inst/name_table_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_lo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.363ns (28.702%)  route 0.902ns (71.298%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.569    -0.628    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y48          FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.289    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.043    -0.246 r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.266     0.020    ppu_inst/douta[0]
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.111     0.131 r  ppu_inst/next_name_table_reg_inferred_i_17/O
                         net (fo=3, routed)           0.460     0.591    ppu_inst/next_name_table_reg_inferred_i_17_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.636 r  ppu_inst/next_pt_lo_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     0.636    ppu_inst/next_pt_lo_reg[0]
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.868    -0.837    ppu_inst/ppu_clk
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/C
                         clock pessimism              0.564    -0.273    
                         clock uncertainty            0.435     0.161    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.092     0.253    ppu_inst/pt_lo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/ppustatus_read_reg/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.213%)  route 1.037ns (84.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          1.037     0.571    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.616 r  cpu_inst/cpu_6502/ppustatus_read_i_1/O
                         net (fo=1, routed)           0.000     0.616    ppu_inst/ppustatus_read_reg_0
    SLICE_X11Y39         FDRE                                         r  ppu_inst/ppustatus_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.836    -0.869    ppu_inst/ppu_clk
    SLICE_X11Y39         FDRE                                         r  ppu_inst/ppustatus_read_reg/C
                         clock pessimism              0.564    -0.305    
                         clock uncertainty            0.435     0.129    
    SLICE_X11Y39         FDRE (Hold_fdre_C_D)         0.091     0.220    ppu_inst/ppustatus_read_reg
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/t_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.231ns (17.931%)  route 1.057ns (82.069%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.591    -0.606    cpu_inst/cpu_6502/CLK
    SLICE_X5Y36          FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=24, routed)          0.549     0.084    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.129 r  cpu_inst/cpu_6502/t[14]_i_3/O
                         net (fo=10, routed)          0.508     0.637    cpu_inst/cpu_6502/t[14]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.045     0.682 r  cpu_inst/cpu_6502/t[9]_i_1/O
                         net (fo=1, routed)           0.000     0.682    ppu_inst/D[9]
    SLICE_X6Y40          FDRE                                         r  ppu_inst/t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.865    -0.840    ppu_inst/ppu_clk
    SLICE_X6Y40          FDRE                                         r  ppu_inst/t_reg[9]/C
                         clock pessimism              0.564    -0.276    
                         clock uncertainty            0.435     0.158    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120     0.278    ppu_inst/t_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  master_clk_clk_wiz_0
  To Clock:  master_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.051ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/DL_reg[4]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.642ns (14.087%)  route 3.915ns (85.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 44.989 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.592     3.597    cpu_inst/cpu_6502/clear
    SLICE_X13Y26         FDCE                                         f  cpu_inst/cpu_6502/DL_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    44.989    cpu_inst/cpu_6502/CLK
    SLICE_X13Y26         FDCE                                         r  cpu_inst/cpu_6502/DL_reg[4]/C
                         clock pessimism              0.560    45.549    
                         clock uncertainty           -0.497    45.052    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    44.647    cpu_inst/cpu_6502/DL_reg[4]
  -------------------------------------------------------------------
                         required time                         44.647    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 41.051    

Slack (MET) :             41.095ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[4]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.642ns (14.087%)  route 3.915ns (85.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 44.989 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.592     3.597    cpu_inst/cpu_6502/clear
    SLICE_X12Y26         FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    44.989    cpu_inst/cpu_6502/CLK
    SLICE_X12Y26         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[4]/C
                         clock pessimism              0.560    45.549    
                         clock uncertainty           -0.497    45.052    
    SLICE_X12Y26         FDCE (Recov_fdce_C_CLR)     -0.361    44.691    cpu_inst/cpu_6502/BusB_r_reg[4]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 41.095    

Slack (MET) :             41.137ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[0]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.642ns (14.087%)  route 3.915ns (85.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 44.989 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.592     3.597    cpu_inst/cpu_6502/clear
    SLICE_X12Y26         FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    44.989    cpu_inst/cpu_6502/CLK
    SLICE_X12Y26         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[0]/C
                         clock pessimism              0.560    45.549    
                         clock uncertainty           -0.497    45.052    
    SLICE_X12Y26         FDCE (Recov_fdce_C_CLR)     -0.319    44.733    cpu_inst/cpu_6502/BusB_r_reg[0]
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 41.137    

Slack (MET) :             41.137ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[3]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.642ns (14.087%)  route 3.915ns (85.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 44.989 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.592     3.597    cpu_inst/cpu_6502/clear
    SLICE_X12Y26         FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    44.989    cpu_inst/cpu_6502/CLK
    SLICE_X12Y26         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[3]/C
                         clock pessimism              0.560    45.549    
                         clock uncertainty           -0.497    45.052    
    SLICE_X12Y26         FDCE (Recov_fdce_C_CLR)     -0.319    44.733    cpu_inst/cpu_6502/BusB_r_reg[3]
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 41.137    

Slack (MET) :             41.293ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[5]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.642ns (14.585%)  route 3.760ns (85.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 44.990 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.437     3.441    cpu_inst/cpu_6502/clear
    SLICE_X14Y27         FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.439    44.990    cpu_inst/cpu_6502/CLK
    SLICE_X14Y27         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[5]/C
                         clock pessimism              0.560    45.550    
                         clock uncertainty           -0.497    45.053    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.319    44.734    cpu_inst/cpu_6502/BusB_r_reg[5]
  -------------------------------------------------------------------
                         required time                         44.734    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                 41.293    

Slack (MET) :             41.344ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[1]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.642ns (14.749%)  route 3.711ns (85.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 44.992 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.388     3.392    cpu_inst/cpu_6502/clear
    SLICE_X14Y28         FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.441    44.992    cpu_inst/cpu_6502/CLK
    SLICE_X14Y28         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[1]/C
                         clock pessimism              0.560    45.552    
                         clock uncertainty           -0.497    45.055    
    SLICE_X14Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.736    cpu_inst/cpu_6502/BusB_r_reg[1]
  -------------------------------------------------------------------
                         required time                         44.736    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 41.344    

Slack (MET) :             41.363ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/DL_reg[0]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.642ns (14.812%)  route 3.692ns (85.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 44.992 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.369     3.374    cpu_inst/cpu_6502/clear
    SLICE_X12Y28         FDCE                                         f  cpu_inst/cpu_6502/DL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.441    44.992    cpu_inst/cpu_6502/CLK
    SLICE_X12Y28         FDCE                                         r  cpu_inst/cpu_6502/DL_reg[0]/C
                         clock pessimism              0.560    45.552    
                         clock uncertainty           -0.497    45.055    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.736    cpu_inst/cpu_6502/DL_reg[0]
  -------------------------------------------------------------------
                         required time                         44.736    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 41.363    

Slack (MET) :             41.363ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/DL_reg[1]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.642ns (14.812%)  route 3.692ns (85.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 44.992 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.369     3.374    cpu_inst/cpu_6502/clear
    SLICE_X12Y28         FDCE                                         f  cpu_inst/cpu_6502/DL_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.441    44.992    cpu_inst/cpu_6502/CLK
    SLICE_X12Y28         FDCE                                         r  cpu_inst/cpu_6502/DL_reg[1]/C
                         clock pessimism              0.560    45.552    
                         clock uncertainty           -0.497    45.055    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.736    cpu_inst/cpu_6502/DL_reg[1]
  -------------------------------------------------------------------
                         required time                         44.736    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 41.363    

Slack (MET) :             41.363ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/DL_reg[2]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.642ns (14.812%)  route 3.692ns (85.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 44.992 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.369     3.374    cpu_inst/cpu_6502/clear
    SLICE_X12Y28         FDCE                                         f  cpu_inst/cpu_6502/DL_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.441    44.992    cpu_inst/cpu_6502/CLK
    SLICE_X12Y28         FDCE                                         r  cpu_inst/cpu_6502/DL_reg[2]/C
                         clock pessimism              0.560    45.552    
                         clock uncertainty           -0.497    45.055    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.736    cpu_inst/cpu_6502/DL_reg[2]
  -------------------------------------------------------------------
                         required time                         44.736    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 41.363    

Slack (MET) :             41.528ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[1]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0 rise@46.559ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.642ns (15.721%)  route 3.442ns (84.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 44.993 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.991ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    -0.783    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -4.591 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.566    -0.961    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.323    -0.119    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.005 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.119     3.123    cpu_inst/cpu_6502/clear
    SLICE_X15Y30         FDCE                                         f  cpu_inst/cpu_6502/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    45.168    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    41.585 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.442    44.993    cpu_inst/cpu_6502/CLK
    SLICE_X15Y30         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[1]/C
                         clock pessimism              0.560    45.553    
                         clock uncertainty           -0.497    45.056    
    SLICE_X15Y30         FDCE (Recov_fdce_C_CLR)     -0.405    44.651    cpu_inst/cpu_6502/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         44.651    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                 41.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[1]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.504%)  route 0.295ns (58.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.165    -0.130    cpu_inst/cpu_6502/clear
    SLICE_X8Y35          FDCE                                         f  cpu_inst/cpu_6502/MCycle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.833    -0.872    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
                         clock pessimism              0.274    -0.598    
    SLICE_X8Y35          FDCE (Remov_fdce_C_CLR)     -0.067    -0.665    cpu_inst/cpu_6502/MCycle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[2]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.504%)  route 0.295ns (58.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.165    -0.130    cpu_inst/cpu_6502/clear
    SLICE_X8Y35          FDCE                                         f  cpu_inst/cpu_6502/MCycle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.833    -0.872    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
                         clock pessimism              0.274    -0.598    
    SLICE_X8Y35          FDCE (Remov_fdce_C_CLR)     -0.067    -0.665    cpu_inst/cpu_6502/MCycle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[0]/PRE
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.504%)  route 0.295ns (58.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.165    -0.130    cpu_inst/cpu_6502/clear
    SLICE_X8Y35          FDPE                                         f  cpu_inst/cpu_6502/MCycle_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.833    -0.872    cpu_inst/cpu_6502/CLK
    SLICE_X8Y35          FDPE                                         r  cpu_inst/cpu_6502/MCycle_reg[0]/C
                         clock pessimism              0.274    -0.598    
    SLICE_X8Y35          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.669    cpu_inst/cpu_6502/MCycle_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Write_Data_r_reg[3]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.372%)  route 0.284ns (57.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.155    -0.140    cpu_inst/cpu_6502/clear
    SLICE_X10Y35         FDCE                                         f  cpu_inst/cpu_6502/Write_Data_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.833    -0.872    cpu_inst/cpu_6502/CLK
    SLICE_X10Y35         FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/C
                         clock pessimism              0.254    -0.618    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.685    cpu_inst/cpu_6502/Write_Data_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[2]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.719%)  route 0.280ns (57.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.151    -0.144    cpu_inst/cpu_6502/clear
    SLICE_X11Y34         FDCE                                         f  cpu_inst/cpu_6502/BAL_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X11Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/C
                         clock pessimism              0.254    -0.619    
    SLICE_X11Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    cpu_inst/cpu_6502/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[12]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.606%)  route 0.378ns (64.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.249    -0.046    cpu_inst/cpu_6502/clear
    SLICE_X12Y34         FDCE                                         f  cpu_inst/cpu_6502/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X12Y34         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[12]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X12Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    cpu_inst/cpu_6502/PC_reg[12]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[13]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.606%)  route 0.378ns (64.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.249    -0.046    cpu_inst/cpu_6502/clear
    SLICE_X12Y34         FDCE                                         f  cpu_inst/cpu_6502/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X12Y34         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[13]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X12Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    cpu_inst/cpu_6502/PC_reg[13]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[8]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.606%)  route 0.378ns (64.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.249    -0.046    cpu_inst/cpu_6502/clear
    SLICE_X12Y34         FDCE                                         f  cpu_inst/cpu_6502/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X12Y34         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X12Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    cpu_inst/cpu_6502/PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[9]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.606%)  route 0.378ns (64.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.249    -0.046    cpu_inst/cpu_6502/clear
    SLICE_X12Y34         FDCE                                         f  cpu_inst/cpu_6502/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X12Y34         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[9]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X12Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    cpu_inst/cpu_6502/PC_reg[9]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[3]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0 rise@0.000ns - master_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.178%)  route 0.421ns (66.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.629    -0.570    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -1.879 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.129    -0.340    cpu_inst/cpu_6502/Res_n_i
    SLICE_X11Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.295 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.292    -0.003    cpu_inst/cpu_6502/clear
    SLICE_X8Y34          FDCE                                         f  cpu_inst/cpu_6502/IR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X8Y34          FDCE                                         r  cpu_inst/cpu_6502/IR_reg[3]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X8Y34          FDCE (Remov_fdce_C_CLR)     -0.067    -0.666    cpu_inst/cpu_6502/IR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.663    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.809ns  (logic 0.096ns (2.521%)  route 3.713ns (97.479%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    N15                                               0.000    25.000 f  Clk (IN)
                         net (fo=0)                   0.000    25.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    26.440 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.709 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.375    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.471 f  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.746    24.217    clk_inst/clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.809    20.409 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.968    22.377    clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.473 f  clk_inst/clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.744    24.217    clk_inst/clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.091ns (2.540%)  route 3.492ns (97.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -1.390    clk_inst/clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_buf/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clock_buf/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clock_buf/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clock_buf/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clock_buf/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_buf/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_buf/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clock_buf/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_buf/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk_wiz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk_wiz fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817     4.110    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.294 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_buf_vga_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk_wiz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_buf_vga_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_clk_5_vga_clk_wiz
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  master_clk_clk_wiz_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/cpu_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.807ns  (logic 1.440ns (21.163%)  route 5.366ns (78.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.366     6.683    clk_inst/reset_rtl_0_IBUF
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.807 r  clk_inst/cpu_clk_en_i_1/O
                         net (fo=1, routed)           0.000     6.807    clk_inst/cpu_clk_en_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  clk_inst/cpu_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X1Y38          FDRE                                         r  clk_inst/cpu_clk_en_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.316ns (21.257%)  route 4.877ns (78.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.877     6.193    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.316ns (21.257%)  route 4.877ns (78.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.877     6.193    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.316ns (21.257%)  route 4.877ns (78.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.877     6.193    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.316ns (21.257%)  route 4.877ns (78.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.877     6.193    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            cpu_inst/cpu_6502/Res_n_d_reg/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.316ns (23.366%)  route 4.318ns (76.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.318     5.634    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X10Y36         FDCE                                         f  cpu_inst/cpu_6502/Res_n_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.449    -1.559    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_d_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            cpu_inst/cpu_6502/Res_n_i_reg/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.316ns (23.366%)  route 4.318ns (76.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.318     5.634    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X10Y36         FDCE                                         f  cpu_inst/cpu_6502/Res_n_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.449    -1.559    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.000ns (0.000%)  route 4.303ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          4.303     4.303    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.000ns (0.000%)  route 4.303ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          4.303     4.303    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 0.000ns (0.000%)  route 4.303ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          4.303     4.303    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.519    -1.489    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.882     1.882    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.882     1.882    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.882     1.882    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.882     1.882    clk_inst/locked
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/cpu_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.045ns (2.329%)  route 1.887ns (97.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.488ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.887     1.887    clk_inst/locked
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  clk_inst/cpu_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.932    clk_inst/cpu_clk_en_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  clk_inst/cpu_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X1Y38          FDRE                                         r  clk_inst/cpu_clk_en_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            cpu_inst/cpu_6502/Res_n_d_reg/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 0.394ns (16.868%)  route 1.940ns (83.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.940     2.333    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X10Y36         FDCE                                         f  cpu_inst/cpu_6502/Res_n_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.833    -0.872    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_d_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            cpu_inst/cpu_6502/Res_n_i_reg/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 0.394ns (16.868%)  route 1.940ns (83.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.940     2.333    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X10Y36         FDCE                                         f  cpu_inst/cpu_6502/Res_n_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.833    -0.872    cpu_inst/cpu_6502/CLK
    SLICE_X10Y36         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.612ns  (logic 0.394ns (15.066%)  route 2.219ns (84.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          2.219     2.612    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.612ns  (logic 0.394ns (15.066%)  route 2.219ns (84.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          2.219     2.612    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/count_cpu_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.612ns  (logic 0.394ns (15.066%)  route 2.219ns (84.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          2.219     2.612    clk_inst/reset_rtl_0_IBUF
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.866    -0.839    clk_inst/CLK
    SLICE_X2Y38          FDRE                                         r  clk_inst/count_cpu_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ppu_clk_clk_wiz_0

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.148ns  (logic 4.022ns (26.555%)  route 11.125ns (73.445%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.634    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.856 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456    11.312    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299    11.611 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200    12.811    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124    12.935 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580    13.515    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124    13.639 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    13.639    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.037 r  ppu_inst/next_v0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.037    ppu_inst/next_v0_inferred__1/i__carry__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.259 r  ppu_inst/next_v0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.590    14.849    ppu_inst/next_v0_inferred__1/i__carry__2_n_7
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.299    15.148 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000    15.148    ppu_inst/v[13]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521    -1.487    ppu_inst/ppu_clk
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.973ns  (logic 4.138ns (27.640%)  route 10.834ns (72.360%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.634    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.856 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456    11.312    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299    11.611 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200    12.811    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124    12.935 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580    13.515    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124    13.639 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    13.639    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.037 r  ppu_inst/next_v0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.037    ppu_inst/next_v0_inferred__1/i__carry__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.371 r  ppu_inst/next_v0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.299    14.670    ppu_inst/next_v0_inferred__1/i__carry__2_n_6
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.303    14.973 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000    14.973    ppu_inst/v[14]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521    -1.487    ppu_inst/ppu_clk
    SLICE_X2Y42          FDRE                                         r  ppu_inst/v_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.717ns  (logic 4.072ns (27.672%)  route 10.645ns (72.328%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856    11.614    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302    11.916 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042    12.958    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.082 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.082    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.632 r  ppu_inst/next_v0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.632    ppu_inst/next_v0_inferred__1/i__carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.966 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.448    14.414    ppu_inst/next_v0_inferred__1/i__carry__1_n_6
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.303    14.717 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000    14.717    ppu_inst/v[10]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.519    -1.489    ppu_inst/ppu_clk
    SLICE_X4Y42          FDRE                                         r  ppu_inst/v_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.710ns  (logic 3.761ns (25.572%)  route 10.948ns (74.428%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.634    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.856 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456    11.312    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299    11.611 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200    12.811    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124    12.935 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580    13.515    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124    13.639 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    13.639    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.991 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.413    14.404    ppu_inst/next_v0_inferred__1/i__carry__1_n_4
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.306    14.710 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000    14.710    ppu_inst/v[12]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521    -1.487    ppu_inst/ppu_clk
    SLICE_X2Y41          FDRE                                         r  ppu_inst/v_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.690ns  (logic 3.653ns (24.870%)  route 11.037ns (75.130%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  ppu_inst/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.634    cpu_inst/cpu_6502/v_reg[10][0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.856 r  cpu_inst/cpu_6502/v_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.456    11.312    ppu_inst/next_v0_inferred__0/i__carry_1[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299    11.611 f  ppu_inst/i__carry__0_i_5/O
                         net (fo=9, routed)           1.200    12.811    ppu_inst/i__carry__0_i_5_n_0
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124    12.935 r  ppu_inst/i__carry__1_i_7/O
                         net (fo=2, routed)           0.580    13.515    ppu_inst/i__carry__1_i_7_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124    13.639 r  ppu_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000    13.639    ppu_inst/i__carry__1_i_2_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.887 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.501    14.388    ppu_inst/next_v0_inferred__1/i__carry__1_n_5
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.302    14.690 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000    14.690    ppu_inst/v[11]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521    -1.487    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.583ns  (logic 3.956ns (27.131%)  route 10.626ns (72.869%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856    11.614    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302    11.916 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042    12.958    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.082 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.082    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.632 r  ppu_inst/next_v0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.632    ppu_inst/next_v0_inferred__1/i__carry__0_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.854 r  ppu_inst/next_v0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.430    14.284    ppu_inst/next_v0_inferred__1/i__carry__1_n_7
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.299    14.583 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000    14.583    ppu_inst/v[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.521    -1.487    ppu_inst/ppu_clk
    SLICE_X0Y41          FDRE                                         r  ppu_inst/v_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.379ns  (logic 3.831ns (26.646%)  route 10.547ns (73.354%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856    11.614    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302    11.916 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042    12.958    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.082 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.082    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.722 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.351    14.073    ppu_inst/next_v0_inferred__1/i__carry__0_n_4
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.306    14.379 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000    14.379    ppu_inst/v[8]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520    -1.488    ppu_inst/ppu_clk
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.267ns  (logic 3.767ns (26.408%)  route 10.499ns (73.592%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856    11.614    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302    11.916 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042    12.958    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.082 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.082    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.662 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.303    13.965    ppu_inst/next_v0_inferred__1/i__carry__0_n_5
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.302    14.267 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000    14.267    ppu_inst/v[7]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520    -1.488    ppu_inst/ppu_clk
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.966ns  (logic 3.415ns (24.455%)  route 10.551ns (75.545%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.520 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.520    ppu_inst/CO[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  ppu_inst/v_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.856    11.614    clk_inst/O[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.302    11.916 r  clk_inst/v[6]_i_4/O
                         net (fo=10, routed)          1.042    12.958    ppu_inst/v_reg[6]_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.124    13.082 r  ppu_inst/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.082    ppu_inst/i__carry__0_i_3__0_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.309 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.354    13.663    ppu_inst/next_v0_inferred__1/i__carry__0_n_6
    SLICE_X0Y40          LUT6 (Prop_lut6_I4_O)        0.303    13.966 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000    13.966    ppu_inst/v[6]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520    -1.488    ppu_inst/ppu_clk
    SLICE_X0Y40          FDRE                                         r  ppu_inst/v_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.378ns  (logic 3.335ns (24.932%)  route 10.043ns (75.068%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          5.957     7.274    clk_inst/reset_rtl_0_IBUF
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  clk_inst/t[13]_i_2/O
                         net (fo=22, routed)          1.767     9.165    ppu_inst/ppustatus_reg[7]_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.289 r  ppu_inst/v[3]_i_3/O
                         net (fo=2, routed)           0.574     9.864    ppu_inst/DI[0]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     9.988 r  ppu_inst/v[3]_i_7/O
                         net (fo=1, routed)           0.000     9.988    cpu_inst/cpu_6502/v_reg[3][0]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.235 r  cpu_inst/cpu_6502/v_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.633    10.867    clk_inst/next_v0_inferred__1/i__carry[0]
    SLICE_X3Y39          LUT5 (Prop_lut5_I3_O)        0.299    11.166 r  clk_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.537    11.704    ppu_inst/v_reg[4]_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.284 r  ppu_inst/next_v0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.284    ppu_inst/next_v0_inferred__1/i__carry_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.506 r  ppu_inst/next_v0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.574    13.079    ppu_inst/next_v0_inferred__1/i__carry__0_n_7
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.299    13.378 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000    13.378    ppu_inst/v[5]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.621    -1.390    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.583    -4.974 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.520    -1.488    ppu_inst/ppu_clk
    SLICE_X2Y40          FDRE                                         r  ppu_inst/v_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.045ns (3.658%)  route 1.185ns (96.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.185     1.185    ppu_inst/locked
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.230 r  ppu_inst/next_pt_hi_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     1.230    ppu_inst/next_pt_hi_reg[0]
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.868    -0.837    ppu_inst/ppu_clk
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.045ns (3.619%)  route 1.198ns (96.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.198     1.198    ppu_inst/locked
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.243 r  ppu_inst/next_pt_lo_reg_inferred_i_2/O
                         net (fo=1, routed)           0.000     1.243    ppu_inst/next_pt_lo_reg[6]
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[6]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.045ns (3.510%)  route 1.237ns (96.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.237     1.237    ppu_inst/locked
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.282 r  ppu_inst/next_pt_hi_reg_inferred_i_5/O
                         net (fo=1, routed)           0.000     1.282    ppu_inst/next_pt_hi_reg[3]
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.868    -0.837    ppu_inst/ppu_clk
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.045ns (3.449%)  route 1.260ns (96.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.260     1.260    ppu_inst/locked
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.305 r  ppu_inst/next_pt_lo_reg_inferred_i_3/O
                         net (fo=1, routed)           0.000     1.305    ppu_inst/next_pt_lo_reg[5]
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.045ns (3.421%)  route 1.270ns (96.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.270     1.270    ppu_inst/locked
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.315 r  ppu_inst/next_pt_hi_reg_inferred_i_3/O
                         net (fo=1, routed)           0.000     1.315    ppu_inst/next_pt_hi_reg[5]
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.045ns (3.412%)  route 1.274ns (96.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.274     1.274    ppu_inst/locked
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.319 r  ppu_inst/next_pt_hi_reg_inferred_i_7/O
                         net (fo=1, routed)           0.000     1.319    ppu_inst/next_pt_hi_reg[1]
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.045ns (3.409%)  route 1.275ns (96.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.275     1.275    ppu_inst/locked
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  ppu_inst/next_pt_lo_reg_inferred_i_7/O
                         net (fo=1, routed)           0.000     1.320    ppu_inst/next_pt_lo_reg[1]
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.045ns (3.287%)  route 1.324ns (96.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.324     1.324    ppu_inst/locked
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.369 r  ppu_inst/next_pt_lo_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     1.369    ppu_inst/next_pt_lo_reg[0]
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.868    -0.837    ppu_inst/ppu_clk
    SLICE_X3Y45          FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_lo_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.045ns (3.285%)  route 1.325ns (96.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.325     1.325    ppu_inst/locked
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.370 r  ppu_inst/next_pt_lo_reg_inferred_i_6/O
                         net (fo=1, routed)           0.000     1.370    ppu_inst/next_pt_lo_reg[2]
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y46          FDRE                                         r  ppu_inst/pt_lo_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/pt_hi_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.045ns (3.269%)  route 1.332ns (96.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.673ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=53, routed)          1.332     1.332    ppu_inst/locked
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.377 r  ppu_inst/next_pt_hi_reg_inferred_i_4/O
                         net (fo=1, routed)           0.000     1.377    ppu_inst/next_pt_hi_reg[4]
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.901    -0.805    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.638    -2.443 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.710    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.866    -0.839    ppu_inst/ppu_clk
    SLICE_X4Y45          FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_clk_vga_clk_wiz

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.621ns  (logic 1.440ns (14.972%)  route 8.181ns (85.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.494     9.621    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.503    -1.508    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.621ns  (logic 1.440ns (14.972%)  route 8.181ns (85.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.494     9.621    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.503    -1.508    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.499ns  (logic 1.440ns (15.165%)  route 8.059ns (84.835%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.371     9.499    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y23          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y23          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.367ns  (logic 1.440ns (15.378%)  route 7.927ns (84.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.239     9.367    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.363ns  (logic 1.440ns (15.385%)  route 7.922ns (84.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.235     9.363    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.363ns  (logic 1.440ns (15.385%)  route 7.922ns (84.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.235     9.363    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.502    -1.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.348ns  (logic 1.440ns (15.410%)  route 7.907ns (84.590%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.220     9.348    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    -1.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.348ns  (logic 1.440ns (15.410%)  route 7.907ns (84.590%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.220     9.348    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    -1.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.344ns  (logic 1.440ns (15.417%)  route 7.903ns (84.583%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.216     9.344    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    -1.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.344ns  (logic 1.440ns (15.417%)  route 7.903ns (84.583%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          4.687     6.004    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.216     9.344    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X1Y22          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    -1.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/dout_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[5]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.394ns (23.897%)  route 1.253ns (76.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.253     1.647    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X30Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[7]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.394ns (23.897%)  route 1.253ns (76.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.253     1.647    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X30Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[8]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.394ns (23.897%)  route 1.253ns (76.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.253     1.647    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X30Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hs_reg/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.394ns (23.897%)  route 1.253ns (76.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.253     1.647    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X30Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hs_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[0]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.394ns (23.503%)  route 1.281ns (76.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.281     1.675    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X33Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X33Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.394ns (23.503%)  route 1.281ns (76.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.281     1.675    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X33Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X33Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[2]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.394ns (23.503%)  route 1.281ns (76.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.281     1.675    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X33Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X33Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.394ns (23.442%)  route 1.285ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.285     1.679    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X32Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X32Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.394ns (23.442%)  route 1.285ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.285     1.679    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X32Y27         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.819    -0.888    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X32Y27         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[6]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.394ns (22.104%)  route 1.387ns (77.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=80, routed)          1.387     1.781    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X30Y30         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=2, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.822    -0.885    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X30Y30         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[6]/C





